]> git.proxmox.com Git - mirror_qemu.git/blob - hw/rdma/rdma_backend.c
hw/rdma: Introduce protected qlist
[mirror_qemu.git] / hw / rdma / rdma_backend.c
1 /*
2 * QEMU paravirtual RDMA - Generic RDMA backend
3 *
4 * Copyright (C) 2018 Oracle
5 * Copyright (C) 2018 Red Hat Inc
6 *
7 * Authors:
8 * Yuval Shaia <yuval.shaia@oracle.com>
9 * Marcel Apfelbaum <marcel@redhat.com>
10 *
11 * This work is licensed under the terms of the GNU GPL, version 2 or later.
12 * See the COPYING file in the top-level directory.
13 *
14 */
15
16 #include "qemu/osdep.h"
17 #include "sysemu/sysemu.h"
18 #include "qapi/error.h"
19 #include "qapi/qmp/qlist.h"
20 #include "qapi/qmp/qnum.h"
21 #include "qapi/qapi-events-rdma.h"
22
23 #include <infiniband/verbs.h>
24 #include <infiniband/umad_types.h>
25 #include <infiniband/umad.h>
26 #include <rdma/rdma_user_cm.h>
27
28 #include "contrib/rdmacm-mux/rdmacm-mux.h"
29 #include "trace.h"
30 #include "rdma_utils.h"
31 #include "rdma_rm.h"
32 #include "rdma_backend.h"
33
34 #define THR_NAME_LEN 16
35 #define THR_POLL_TO 5000
36
37 #define MAD_HDR_SIZE sizeof(struct ibv_grh)
38
39 typedef struct BackendCtx {
40 void *up_ctx;
41 struct ibv_sge sge; /* Used to save MAD recv buffer */
42 } BackendCtx;
43
44 struct backend_umad {
45 struct ib_user_mad hdr;
46 char mad[RDMA_MAX_PRIVATE_DATA];
47 };
48
49 static void (*comp_handler)(void *ctx, struct ibv_wc *wc);
50
51 static void dummy_comp_handler(void *ctx, struct ibv_wc *wc)
52 {
53 rdma_error_report("No completion handler is registered");
54 }
55
56 static inline void complete_work(enum ibv_wc_status status, uint32_t vendor_err,
57 void *ctx)
58 {
59 struct ibv_wc wc = {0};
60
61 wc.status = status;
62 wc.vendor_err = vendor_err;
63
64 comp_handler(ctx, &wc);
65 }
66
67 static void rdma_poll_cq(RdmaDeviceResources *rdma_dev_res, struct ibv_cq *ibcq)
68 {
69 int i, ne;
70 BackendCtx *bctx;
71 struct ibv_wc wc[2];
72
73 do {
74 ne = ibv_poll_cq(ibcq, ARRAY_SIZE(wc), wc);
75
76 trace_rdma_poll_cq(ne, ibcq);
77
78 for (i = 0; i < ne; i++) {
79 bctx = rdma_rm_get_cqe_ctx(rdma_dev_res, wc[i].wr_id);
80 if (unlikely(!bctx)) {
81 rdma_error_report("No matching ctx for req %"PRId64,
82 wc[i].wr_id);
83 continue;
84 }
85
86 comp_handler(bctx->up_ctx, &wc[i]);
87
88 rdma_rm_dealloc_cqe_ctx(rdma_dev_res, wc[i].wr_id);
89 g_free(bctx);
90 }
91 } while (ne > 0);
92
93 if (ne < 0) {
94 rdma_error_report("ibv_poll_cq fail, rc=%d, errno=%d", ne, errno);
95 }
96 }
97
98 static void *comp_handler_thread(void *arg)
99 {
100 RdmaBackendDev *backend_dev = (RdmaBackendDev *)arg;
101 int rc;
102 struct ibv_cq *ev_cq;
103 void *ev_ctx;
104 int flags;
105 GPollFD pfds[1];
106
107 /* Change to non-blocking mode */
108 flags = fcntl(backend_dev->channel->fd, F_GETFL);
109 rc = fcntl(backend_dev->channel->fd, F_SETFL, flags | O_NONBLOCK);
110 if (rc < 0) {
111 rdma_error_report("Failed to change backend channel FD to non-blocking");
112 return NULL;
113 }
114
115 pfds[0].fd = backend_dev->channel->fd;
116 pfds[0].events = G_IO_IN | G_IO_HUP | G_IO_ERR;
117
118 backend_dev->comp_thread.is_running = true;
119
120 while (backend_dev->comp_thread.run) {
121 do {
122 rc = qemu_poll_ns(pfds, 1, THR_POLL_TO * (int64_t)SCALE_MS);
123 } while (!rc && backend_dev->comp_thread.run);
124
125 if (backend_dev->comp_thread.run) {
126 rc = ibv_get_cq_event(backend_dev->channel, &ev_cq, &ev_ctx);
127 if (unlikely(rc)) {
128 rdma_error_report("ibv_get_cq_event fail, rc=%d, errno=%d", rc,
129 errno);
130 continue;
131 }
132
133 rc = ibv_req_notify_cq(ev_cq, 0);
134 if (unlikely(rc)) {
135 rdma_error_report("ibv_req_notify_cq fail, rc=%d, errno=%d", rc,
136 errno);
137 }
138
139 rdma_poll_cq(backend_dev->rdma_dev_res, ev_cq);
140
141 ibv_ack_cq_events(ev_cq, 1);
142 }
143 }
144
145 /* TODO: Post cqe for all remaining buffs that were posted */
146
147 backend_dev->comp_thread.is_running = false;
148
149 qemu_thread_exit(0);
150
151 return NULL;
152 }
153
154 static inline void disable_rdmacm_mux_async(RdmaBackendDev *backend_dev)
155 {
156 atomic_set(&backend_dev->rdmacm_mux.can_receive, 0);
157 }
158
159 static inline void enable_rdmacm_mux_async(RdmaBackendDev *backend_dev)
160 {
161 atomic_set(&backend_dev->rdmacm_mux.can_receive, sizeof(RdmaCmMuxMsg));
162 }
163
164 static inline int rdmacm_mux_can_process_async(RdmaBackendDev *backend_dev)
165 {
166 return atomic_read(&backend_dev->rdmacm_mux.can_receive);
167 }
168
169 static int rdmacm_mux_check_op_status(CharBackend *mad_chr_be)
170 {
171 RdmaCmMuxMsg msg = {};
172 int ret;
173
174 ret = qemu_chr_fe_read_all(mad_chr_be, (uint8_t *)&msg, sizeof(msg));
175 if (ret != sizeof(msg)) {
176 rdma_error_report("Got invalid message from mux: size %d, expecting %d",
177 ret, (int)sizeof(msg));
178 return -EIO;
179 }
180
181 trace_rdmacm_mux_check_op_status(msg.hdr.msg_type, msg.hdr.op_code,
182 msg.hdr.err_code);
183
184 if (msg.hdr.msg_type != RDMACM_MUX_MSG_TYPE_RESP) {
185 rdma_error_report("Got invalid message type %d", msg.hdr.msg_type);
186 return -EIO;
187 }
188
189 if (msg.hdr.err_code != RDMACM_MUX_ERR_CODE_OK) {
190 rdma_error_report("Operation failed in mux, error code %d",
191 msg.hdr.err_code);
192 return -EIO;
193 }
194
195 return 0;
196 }
197
198 static int rdmacm_mux_send(RdmaBackendDev *backend_dev, RdmaCmMuxMsg *msg)
199 {
200 int rc = 0;
201
202 msg->hdr.msg_type = RDMACM_MUX_MSG_TYPE_REQ;
203 trace_rdmacm_mux("send", msg->hdr.msg_type, msg->hdr.op_code);
204 disable_rdmacm_mux_async(backend_dev);
205 rc = qemu_chr_fe_write(backend_dev->rdmacm_mux.chr_be,
206 (const uint8_t *)msg, sizeof(*msg));
207 if (rc != sizeof(*msg)) {
208 enable_rdmacm_mux_async(backend_dev);
209 rdma_error_report("Failed to send request to rdmacm_mux (rc=%d)", rc);
210 return -EIO;
211 }
212
213 rc = rdmacm_mux_check_op_status(backend_dev->rdmacm_mux.chr_be);
214 if (rc) {
215 rdma_error_report("Failed to execute rdmacm_mux request %d (rc=%d)",
216 msg->hdr.op_code, rc);
217 }
218
219 enable_rdmacm_mux_async(backend_dev);
220
221 return 0;
222 }
223
224 static void stop_backend_thread(RdmaBackendThread *thread)
225 {
226 thread->run = false;
227 while (thread->is_running) {
228 sleep(THR_POLL_TO / SCALE_US / 2);
229 }
230 }
231
232 static void start_comp_thread(RdmaBackendDev *backend_dev)
233 {
234 char thread_name[THR_NAME_LEN] = {0};
235
236 stop_backend_thread(&backend_dev->comp_thread);
237
238 snprintf(thread_name, sizeof(thread_name), "rdma_comp_%s",
239 ibv_get_device_name(backend_dev->ib_dev));
240 backend_dev->comp_thread.run = true;
241 qemu_thread_create(&backend_dev->comp_thread.thread, thread_name,
242 comp_handler_thread, backend_dev, QEMU_THREAD_DETACHED);
243 }
244
245 void rdma_backend_register_comp_handler(void (*handler)(void *ctx,
246 struct ibv_wc *wc))
247 {
248 comp_handler = handler;
249 }
250
251 void rdma_backend_unregister_comp_handler(void)
252 {
253 rdma_backend_register_comp_handler(dummy_comp_handler);
254 }
255
256 int rdma_backend_query_port(RdmaBackendDev *backend_dev,
257 struct ibv_port_attr *port_attr)
258 {
259 int rc;
260
261 rc = ibv_query_port(backend_dev->context, backend_dev->port_num, port_attr);
262 if (rc) {
263 rdma_error_report("ibv_query_port fail, rc=%d, errno=%d", rc, errno);
264 return -EIO;
265 }
266
267 return 0;
268 }
269
270 void rdma_backend_poll_cq(RdmaDeviceResources *rdma_dev_res, RdmaBackendCQ *cq)
271 {
272 rdma_poll_cq(rdma_dev_res, cq->ibcq);
273 }
274
275 static GHashTable *ah_hash;
276
277 static struct ibv_ah *create_ah(RdmaBackendDev *backend_dev, struct ibv_pd *pd,
278 uint8_t sgid_idx, union ibv_gid *dgid)
279 {
280 GBytes *ah_key = g_bytes_new(dgid, sizeof(*dgid));
281 struct ibv_ah *ah = g_hash_table_lookup(ah_hash, ah_key);
282
283 if (ah) {
284 trace_rdma_create_ah_cache_hit(be64_to_cpu(dgid->global.subnet_prefix),
285 be64_to_cpu(dgid->global.interface_id));
286 g_bytes_unref(ah_key);
287 } else {
288 struct ibv_ah_attr ah_attr = {
289 .is_global = 1,
290 .port_num = backend_dev->port_num,
291 .grh.hop_limit = 1,
292 };
293
294 ah_attr.grh.dgid = *dgid;
295 ah_attr.grh.sgid_index = sgid_idx;
296
297 ah = ibv_create_ah(pd, &ah_attr);
298 if (ah) {
299 g_hash_table_insert(ah_hash, ah_key, ah);
300 } else {
301 g_bytes_unref(ah_key);
302 rdma_error_report("Failed to create AH for gid <0x%" PRIx64", 0x%"PRIx64">",
303 be64_to_cpu(dgid->global.subnet_prefix),
304 be64_to_cpu(dgid->global.interface_id));
305 }
306
307 trace_rdma_create_ah_cache_miss(be64_to_cpu(dgid->global.subnet_prefix),
308 be64_to_cpu(dgid->global.interface_id));
309 }
310
311 return ah;
312 }
313
314 static void destroy_ah_hash_key(gpointer data)
315 {
316 g_bytes_unref(data);
317 }
318
319 static void destroy_ah_hast_data(gpointer data)
320 {
321 struct ibv_ah *ah = data;
322
323 ibv_destroy_ah(ah);
324 }
325
326 static void ah_cache_init(void)
327 {
328 ah_hash = g_hash_table_new_full(g_bytes_hash, g_bytes_equal,
329 destroy_ah_hash_key, destroy_ah_hast_data);
330 }
331
332 static int build_host_sge_array(RdmaDeviceResources *rdma_dev_res,
333 struct ibv_sge *dsge, struct ibv_sge *ssge,
334 uint8_t num_sge)
335 {
336 RdmaRmMR *mr;
337 int ssge_idx;
338
339 for (ssge_idx = 0; ssge_idx < num_sge; ssge_idx++) {
340 mr = rdma_rm_get_mr(rdma_dev_res, ssge[ssge_idx].lkey);
341 if (unlikely(!mr)) {
342 rdma_error_report("Invalid lkey 0x%x", ssge[ssge_idx].lkey);
343 return VENDOR_ERR_INVLKEY | ssge[ssge_idx].lkey;
344 }
345
346 dsge->addr = (uintptr_t)mr->virt + ssge[ssge_idx].addr - mr->start;
347 dsge->length = ssge[ssge_idx].length;
348 dsge->lkey = rdma_backend_mr_lkey(&mr->backend_mr);
349
350 dsge++;
351 }
352
353 return 0;
354 }
355
356 static void trace_mad_message(const char *title, char *buf, int len)
357 {
358 int i;
359 char *b = g_malloc0(len * 3 + 1);
360 char b1[4];
361
362 for (i = 0; i < len; i++) {
363 sprintf(b1, "%.2X ", buf[i] & 0x000000FF);
364 strcat(b, b1);
365 }
366
367 trace_rdma_mad_message(title, len, b);
368
369 g_free(b);
370 }
371
372 static int mad_send(RdmaBackendDev *backend_dev, uint8_t sgid_idx,
373 union ibv_gid *sgid, struct ibv_sge *sge, uint32_t num_sge)
374 {
375 RdmaCmMuxMsg msg = {};
376 char *hdr, *data;
377 int ret;
378
379 if (num_sge != 2) {
380 return -EINVAL;
381 }
382
383 msg.hdr.op_code = RDMACM_MUX_OP_CODE_MAD;
384 memcpy(msg.hdr.sgid.raw, sgid->raw, sizeof(msg.hdr.sgid));
385
386 msg.umad_len = sge[0].length + sge[1].length;
387
388 if (msg.umad_len > sizeof(msg.umad.mad)) {
389 return -ENOMEM;
390 }
391
392 msg.umad.hdr.addr.qpn = htobe32(1);
393 msg.umad.hdr.addr.grh_present = 1;
394 msg.umad.hdr.addr.gid_index = sgid_idx;
395 memcpy(msg.umad.hdr.addr.gid, sgid->raw, sizeof(msg.umad.hdr.addr.gid));
396 msg.umad.hdr.addr.hop_limit = 0xFF;
397
398 hdr = rdma_pci_dma_map(backend_dev->dev, sge[0].addr, sge[0].length);
399 if (!hdr) {
400 return -ENOMEM;
401 }
402 data = rdma_pci_dma_map(backend_dev->dev, sge[1].addr, sge[1].length);
403 if (!data) {
404 rdma_pci_dma_unmap(backend_dev->dev, hdr, sge[0].length);
405 return -ENOMEM;
406 }
407
408 memcpy(&msg.umad.mad[0], hdr, sge[0].length);
409 memcpy(&msg.umad.mad[sge[0].length], data, sge[1].length);
410
411 rdma_pci_dma_unmap(backend_dev->dev, data, sge[1].length);
412 rdma_pci_dma_unmap(backend_dev->dev, hdr, sge[0].length);
413
414 trace_mad_message("send", msg.umad.mad, msg.umad_len);
415
416 ret = rdmacm_mux_send(backend_dev, &msg);
417 if (ret) {
418 rdma_error_report("Failed to send MAD to rdma_umadmux (%d)", ret);
419 return -EIO;
420 }
421
422 return 0;
423 }
424
425 void rdma_backend_post_send(RdmaBackendDev *backend_dev,
426 RdmaBackendQP *qp, uint8_t qp_type,
427 struct ibv_sge *sge, uint32_t num_sge,
428 uint8_t sgid_idx, union ibv_gid *sgid,
429 union ibv_gid *dgid, uint32_t dqpn, uint32_t dqkey,
430 void *ctx)
431 {
432 BackendCtx *bctx;
433 struct ibv_sge new_sge[MAX_SGE];
434 uint32_t bctx_id;
435 int rc;
436 struct ibv_send_wr wr = {0}, *bad_wr;
437
438 if (!qp->ibqp) { /* This field is not initialized for QP0 and QP1 */
439 if (qp_type == IBV_QPT_SMI) {
440 rdma_error_report("Got QP0 request");
441 complete_work(IBV_WC_GENERAL_ERR, VENDOR_ERR_QP0, ctx);
442 } else if (qp_type == IBV_QPT_GSI) {
443 rc = mad_send(backend_dev, sgid_idx, sgid, sge, num_sge);
444 if (rc) {
445 complete_work(IBV_WC_GENERAL_ERR, VENDOR_ERR_MAD_SEND, ctx);
446 } else {
447 complete_work(IBV_WC_SUCCESS, 0, ctx);
448 }
449 }
450 return;
451 }
452
453 bctx = g_malloc0(sizeof(*bctx));
454 bctx->up_ctx = ctx;
455
456 rc = rdma_rm_alloc_cqe_ctx(backend_dev->rdma_dev_res, &bctx_id, bctx);
457 if (unlikely(rc)) {
458 complete_work(IBV_WC_GENERAL_ERR, VENDOR_ERR_NOMEM, ctx);
459 goto out_free_bctx;
460 }
461
462 rc = build_host_sge_array(backend_dev->rdma_dev_res, new_sge, sge, num_sge);
463 if (rc) {
464 complete_work(IBV_WC_GENERAL_ERR, rc, ctx);
465 goto out_dealloc_cqe_ctx;
466 }
467
468 if (qp_type == IBV_QPT_UD) {
469 wr.wr.ud.ah = create_ah(backend_dev, qp->ibpd, sgid_idx, dgid);
470 if (!wr.wr.ud.ah) {
471 complete_work(IBV_WC_GENERAL_ERR, VENDOR_ERR_FAIL_BACKEND, ctx);
472 goto out_dealloc_cqe_ctx;
473 }
474 wr.wr.ud.remote_qpn = dqpn;
475 wr.wr.ud.remote_qkey = dqkey;
476 }
477
478 wr.num_sge = num_sge;
479 wr.opcode = IBV_WR_SEND;
480 wr.send_flags = IBV_SEND_SIGNALED;
481 wr.sg_list = new_sge;
482 wr.wr_id = bctx_id;
483
484 rc = ibv_post_send(qp->ibqp, &wr, &bad_wr);
485 if (rc) {
486 rdma_error_report("ibv_post_send fail, qpn=0x%x, rc=%d, errno=%d",
487 qp->ibqp->qp_num, rc, errno);
488 complete_work(IBV_WC_GENERAL_ERR, VENDOR_ERR_FAIL_BACKEND, ctx);
489 goto out_dealloc_cqe_ctx;
490 }
491
492 return;
493
494 out_dealloc_cqe_ctx:
495 rdma_rm_dealloc_cqe_ctx(backend_dev->rdma_dev_res, bctx_id);
496
497 out_free_bctx:
498 g_free(bctx);
499 }
500
501 static unsigned int save_mad_recv_buffer(RdmaBackendDev *backend_dev,
502 struct ibv_sge *sge, uint32_t num_sge,
503 void *ctx)
504 {
505 BackendCtx *bctx;
506 int rc;
507 uint32_t bctx_id;
508
509 if (num_sge != 1) {
510 rdma_error_report("Invalid num_sge (%d), expecting 1", num_sge);
511 return VENDOR_ERR_INV_NUM_SGE;
512 }
513
514 if (sge[0].length < RDMA_MAX_PRIVATE_DATA + sizeof(struct ibv_grh)) {
515 rdma_error_report("Too small buffer for MAD");
516 return VENDOR_ERR_INV_MAD_BUFF;
517 }
518
519 bctx = g_malloc0(sizeof(*bctx));
520
521 rc = rdma_rm_alloc_cqe_ctx(backend_dev->rdma_dev_res, &bctx_id, bctx);
522 if (unlikely(rc)) {
523 g_free(bctx);
524 return VENDOR_ERR_NOMEM;
525 }
526
527 bctx->up_ctx = ctx;
528 bctx->sge = *sge;
529
530 rdma_protected_qlist_append_int64(&backend_dev->recv_mads_list, bctx_id);
531
532 return 0;
533 }
534
535 void rdma_backend_post_recv(RdmaBackendDev *backend_dev,
536 RdmaDeviceResources *rdma_dev_res,
537 RdmaBackendQP *qp, uint8_t qp_type,
538 struct ibv_sge *sge, uint32_t num_sge, void *ctx)
539 {
540 BackendCtx *bctx;
541 struct ibv_sge new_sge[MAX_SGE];
542 uint32_t bctx_id;
543 int rc;
544 struct ibv_recv_wr wr = {0}, *bad_wr;
545
546 if (!qp->ibqp) { /* This field does not get initialized for QP0 and QP1 */
547 if (qp_type == IBV_QPT_SMI) {
548 rdma_error_report("Got QP0 request");
549 complete_work(IBV_WC_GENERAL_ERR, VENDOR_ERR_QP0, ctx);
550 }
551 if (qp_type == IBV_QPT_GSI) {
552 rc = save_mad_recv_buffer(backend_dev, sge, num_sge, ctx);
553 if (rc) {
554 complete_work(IBV_WC_GENERAL_ERR, rc, ctx);
555 }
556 }
557 return;
558 }
559
560 bctx = g_malloc0(sizeof(*bctx));
561 bctx->up_ctx = ctx;
562
563 rc = rdma_rm_alloc_cqe_ctx(rdma_dev_res, &bctx_id, bctx);
564 if (unlikely(rc)) {
565 complete_work(IBV_WC_GENERAL_ERR, VENDOR_ERR_NOMEM, ctx);
566 goto out_free_bctx;
567 }
568
569 rc = build_host_sge_array(rdma_dev_res, new_sge, sge, num_sge);
570 if (rc) {
571 complete_work(IBV_WC_GENERAL_ERR, rc, ctx);
572 goto out_dealloc_cqe_ctx;
573 }
574
575 wr.num_sge = num_sge;
576 wr.sg_list = new_sge;
577 wr.wr_id = bctx_id;
578 rc = ibv_post_recv(qp->ibqp, &wr, &bad_wr);
579 if (rc) {
580 rdma_error_report("ibv_post_recv fail, qpn=0x%x, rc=%d, errno=%d",
581 qp->ibqp->qp_num, rc, errno);
582 complete_work(IBV_WC_GENERAL_ERR, VENDOR_ERR_FAIL_BACKEND, ctx);
583 goto out_dealloc_cqe_ctx;
584 }
585
586 return;
587
588 out_dealloc_cqe_ctx:
589 rdma_rm_dealloc_cqe_ctx(rdma_dev_res, bctx_id);
590
591 out_free_bctx:
592 g_free(bctx);
593 }
594
595 int rdma_backend_create_pd(RdmaBackendDev *backend_dev, RdmaBackendPD *pd)
596 {
597 pd->ibpd = ibv_alloc_pd(backend_dev->context);
598
599 if (!pd->ibpd) {
600 rdma_error_report("ibv_alloc_pd fail, errno=%d", errno);
601 return -EIO;
602 }
603
604 return 0;
605 }
606
607 void rdma_backend_destroy_pd(RdmaBackendPD *pd)
608 {
609 if (pd->ibpd) {
610 ibv_dealloc_pd(pd->ibpd);
611 }
612 }
613
614 int rdma_backend_create_mr(RdmaBackendMR *mr, RdmaBackendPD *pd, void *addr,
615 size_t length, int access)
616 {
617 mr->ibmr = ibv_reg_mr(pd->ibpd, addr, length, access);
618 if (!mr->ibmr) {
619 rdma_error_report("ibv_reg_mr fail, errno=%d", errno);
620 return -EIO;
621 }
622
623 mr->ibpd = pd->ibpd;
624
625 return 0;
626 }
627
628 void rdma_backend_destroy_mr(RdmaBackendMR *mr)
629 {
630 if (mr->ibmr) {
631 ibv_dereg_mr(mr->ibmr);
632 }
633 }
634
635 int rdma_backend_create_cq(RdmaBackendDev *backend_dev, RdmaBackendCQ *cq,
636 int cqe)
637 {
638 int rc;
639
640 cq->ibcq = ibv_create_cq(backend_dev->context, cqe + 1, NULL,
641 backend_dev->channel, 0);
642 if (!cq->ibcq) {
643 rdma_error_report("ibv_create_cq fail, errno=%d", errno);
644 return -EIO;
645 }
646
647 rc = ibv_req_notify_cq(cq->ibcq, 0);
648 if (rc) {
649 rdma_warn_report("ibv_req_notify_cq fail, rc=%d, errno=%d", rc, errno);
650 }
651
652 cq->backend_dev = backend_dev;
653
654 return 0;
655 }
656
657 void rdma_backend_destroy_cq(RdmaBackendCQ *cq)
658 {
659 if (cq->ibcq) {
660 ibv_destroy_cq(cq->ibcq);
661 }
662 }
663
664 int rdma_backend_create_qp(RdmaBackendQP *qp, uint8_t qp_type,
665 RdmaBackendPD *pd, RdmaBackendCQ *scq,
666 RdmaBackendCQ *rcq, uint32_t max_send_wr,
667 uint32_t max_recv_wr, uint32_t max_send_sge,
668 uint32_t max_recv_sge)
669 {
670 struct ibv_qp_init_attr attr = {0};
671
672 qp->ibqp = 0;
673
674 switch (qp_type) {
675 case IBV_QPT_GSI:
676 return 0;
677
678 case IBV_QPT_RC:
679 /* fall through */
680 case IBV_QPT_UD:
681 /* do nothing */
682 break;
683
684 default:
685 rdma_error_report("Unsupported QP type %d", qp_type);
686 return -EIO;
687 }
688
689 attr.qp_type = qp_type;
690 attr.send_cq = scq->ibcq;
691 attr.recv_cq = rcq->ibcq;
692 attr.cap.max_send_wr = max_send_wr;
693 attr.cap.max_recv_wr = max_recv_wr;
694 attr.cap.max_send_sge = max_send_sge;
695 attr.cap.max_recv_sge = max_recv_sge;
696
697 qp->ibqp = ibv_create_qp(pd->ibpd, &attr);
698 if (!qp->ibqp) {
699 rdma_error_report("ibv_create_qp fail, errno=%d", errno);
700 return -EIO;
701 }
702
703 qp->ibpd = pd->ibpd;
704
705 /* TODO: Query QP to get max_inline_data and save it to be used in send */
706
707 return 0;
708 }
709
710 int rdma_backend_qp_state_init(RdmaBackendDev *backend_dev, RdmaBackendQP *qp,
711 uint8_t qp_type, uint32_t qkey)
712 {
713 struct ibv_qp_attr attr = {0};
714 int rc, attr_mask;
715
716 attr_mask = IBV_QP_STATE | IBV_QP_PKEY_INDEX | IBV_QP_PORT;
717 attr.qp_state = IBV_QPS_INIT;
718 attr.pkey_index = 0;
719 attr.port_num = backend_dev->port_num;
720
721 switch (qp_type) {
722 case IBV_QPT_RC:
723 attr_mask |= IBV_QP_ACCESS_FLAGS;
724 trace_rdma_backend_rc_qp_state_init(qp->ibqp->qp_num);
725 break;
726
727 case IBV_QPT_UD:
728 attr.qkey = qkey;
729 attr_mask |= IBV_QP_QKEY;
730 trace_rdma_backend_ud_qp_state_init(qp->ibqp->qp_num, qkey);
731 break;
732
733 default:
734 rdma_error_report("Unsupported QP type %d", qp_type);
735 return -EIO;
736 }
737
738 rc = ibv_modify_qp(qp->ibqp, &attr, attr_mask);
739 if (rc) {
740 rdma_error_report("ibv_modify_qp fail, rc=%d, errno=%d", rc, errno);
741 return -EIO;
742 }
743
744 return 0;
745 }
746
747 int rdma_backend_qp_state_rtr(RdmaBackendDev *backend_dev, RdmaBackendQP *qp,
748 uint8_t qp_type, uint8_t sgid_idx,
749 union ibv_gid *dgid, uint32_t dqpn,
750 uint32_t rq_psn, uint32_t qkey, bool use_qkey)
751 {
752 struct ibv_qp_attr attr = {0};
753 union ibv_gid ibv_gid = {
754 .global.interface_id = dgid->global.interface_id,
755 .global.subnet_prefix = dgid->global.subnet_prefix
756 };
757 int rc, attr_mask;
758
759 attr.qp_state = IBV_QPS_RTR;
760 attr_mask = IBV_QP_STATE;
761
762 qp->sgid_idx = sgid_idx;
763
764 switch (qp_type) {
765 case IBV_QPT_RC:
766 attr.path_mtu = IBV_MTU_1024;
767 attr.dest_qp_num = dqpn;
768 attr.max_dest_rd_atomic = 1;
769 attr.min_rnr_timer = 12;
770 attr.ah_attr.port_num = backend_dev->port_num;
771 attr.ah_attr.is_global = 1;
772 attr.ah_attr.grh.hop_limit = 1;
773 attr.ah_attr.grh.dgid = ibv_gid;
774 attr.ah_attr.grh.sgid_index = qp->sgid_idx;
775 attr.rq_psn = rq_psn;
776
777 attr_mask |= IBV_QP_AV | IBV_QP_PATH_MTU | IBV_QP_DEST_QPN |
778 IBV_QP_RQ_PSN | IBV_QP_MAX_DEST_RD_ATOMIC |
779 IBV_QP_MIN_RNR_TIMER;
780
781 trace_rdma_backend_rc_qp_state_rtr(qp->ibqp->qp_num,
782 be64_to_cpu(ibv_gid.global.
783 subnet_prefix),
784 be64_to_cpu(ibv_gid.global.
785 interface_id),
786 qp->sgid_idx, dqpn, rq_psn);
787 break;
788
789 case IBV_QPT_UD:
790 if (use_qkey) {
791 attr.qkey = qkey;
792 attr_mask |= IBV_QP_QKEY;
793 }
794 trace_rdma_backend_ud_qp_state_rtr(qp->ibqp->qp_num, use_qkey ? qkey :
795 0);
796 break;
797 }
798
799 rc = ibv_modify_qp(qp->ibqp, &attr, attr_mask);
800 if (rc) {
801 rdma_error_report("ibv_modify_qp fail, rc=%d, errno=%d", rc, errno);
802 return -EIO;
803 }
804
805 return 0;
806 }
807
808 int rdma_backend_qp_state_rts(RdmaBackendQP *qp, uint8_t qp_type,
809 uint32_t sq_psn, uint32_t qkey, bool use_qkey)
810 {
811 struct ibv_qp_attr attr = {0};
812 int rc, attr_mask;
813
814 attr.qp_state = IBV_QPS_RTS;
815 attr.sq_psn = sq_psn;
816 attr_mask = IBV_QP_STATE | IBV_QP_SQ_PSN;
817
818 switch (qp_type) {
819 case IBV_QPT_RC:
820 attr.timeout = 14;
821 attr.retry_cnt = 7;
822 attr.rnr_retry = 7;
823 attr.max_rd_atomic = 1;
824
825 attr_mask |= IBV_QP_TIMEOUT | IBV_QP_RETRY_CNT | IBV_QP_RNR_RETRY |
826 IBV_QP_MAX_QP_RD_ATOMIC;
827 trace_rdma_backend_rc_qp_state_rts(qp->ibqp->qp_num, sq_psn);
828 break;
829
830 case IBV_QPT_UD:
831 if (use_qkey) {
832 attr.qkey = qkey;
833 attr_mask |= IBV_QP_QKEY;
834 }
835 trace_rdma_backend_ud_qp_state_rts(qp->ibqp->qp_num, sq_psn,
836 use_qkey ? qkey : 0);
837 break;
838 }
839
840 rc = ibv_modify_qp(qp->ibqp, &attr, attr_mask);
841 if (rc) {
842 rdma_error_report("ibv_modify_qp fail, rc=%d, errno=%d", rc, errno);
843 return -EIO;
844 }
845
846 return 0;
847 }
848
849 int rdma_backend_query_qp(RdmaBackendQP *qp, struct ibv_qp_attr *attr,
850 int attr_mask, struct ibv_qp_init_attr *init_attr)
851 {
852 if (!qp->ibqp) {
853 attr->qp_state = IBV_QPS_RTS;
854 return 0;
855 }
856
857 return ibv_query_qp(qp->ibqp, attr, attr_mask, init_attr);
858 }
859
860 void rdma_backend_destroy_qp(RdmaBackendQP *qp)
861 {
862 if (qp->ibqp) {
863 ibv_destroy_qp(qp->ibqp);
864 }
865 }
866
867 #define CHK_ATTR(req, dev, member, fmt) ({ \
868 trace_rdma_check_dev_attr(#member, dev.member, req->member); \
869 if (req->member > dev.member) { \
870 rdma_warn_report("%s = "fmt" is higher than host device capability "fmt, \
871 #member, req->member, dev.member); \
872 req->member = dev.member; \
873 } \
874 })
875
876 static int init_device_caps(RdmaBackendDev *backend_dev,
877 struct ibv_device_attr *dev_attr)
878 {
879 struct ibv_device_attr bk_dev_attr;
880 int rc;
881
882 rc = ibv_query_device(backend_dev->context, &bk_dev_attr);
883 if (rc) {
884 rdma_error_report("ibv_query_device fail, rc=%d, errno=%d", rc, errno);
885 return -EIO;
886 }
887
888 dev_attr->max_sge = MAX_SGE;
889
890 CHK_ATTR(dev_attr, bk_dev_attr, max_mr_size, "%" PRId64);
891 CHK_ATTR(dev_attr, bk_dev_attr, max_qp, "%d");
892 CHK_ATTR(dev_attr, bk_dev_attr, max_sge, "%d");
893 CHK_ATTR(dev_attr, bk_dev_attr, max_cq, "%d");
894 CHK_ATTR(dev_attr, bk_dev_attr, max_mr, "%d");
895 CHK_ATTR(dev_attr, bk_dev_attr, max_pd, "%d");
896 CHK_ATTR(dev_attr, bk_dev_attr, max_qp_rd_atom, "%d");
897 CHK_ATTR(dev_attr, bk_dev_attr, max_qp_init_rd_atom, "%d");
898 CHK_ATTR(dev_attr, bk_dev_attr, max_ah, "%d");
899
900 return 0;
901 }
902
903 static inline void build_mad_hdr(struct ibv_grh *grh, union ibv_gid *sgid,
904 union ibv_gid *my_gid, int paylen)
905 {
906 grh->paylen = htons(paylen);
907 grh->sgid = *sgid;
908 grh->dgid = *my_gid;
909 }
910
911 static void process_incoming_mad_req(RdmaBackendDev *backend_dev,
912 RdmaCmMuxMsg *msg)
913 {
914 unsigned long cqe_ctx_id;
915 BackendCtx *bctx;
916 char *mad;
917
918 trace_mad_message("recv", msg->umad.mad, msg->umad_len);
919
920 cqe_ctx_id = rdma_protected_qlist_pop_int64(&backend_dev->recv_mads_list);
921 if (cqe_ctx_id == -ENOENT) {
922 rdma_warn_report("No more free MADs buffers, waiting for a while");
923 sleep(THR_POLL_TO);
924 return;
925 }
926
927 bctx = rdma_rm_get_cqe_ctx(backend_dev->rdma_dev_res, cqe_ctx_id);
928 if (unlikely(!bctx)) {
929 rdma_error_report("No matching ctx for req %ld", cqe_ctx_id);
930 return;
931 }
932
933 mad = rdma_pci_dma_map(backend_dev->dev, bctx->sge.addr,
934 bctx->sge.length);
935 if (!mad || bctx->sge.length < msg->umad_len + MAD_HDR_SIZE) {
936 complete_work(IBV_WC_GENERAL_ERR, VENDOR_ERR_INV_MAD_BUFF,
937 bctx->up_ctx);
938 } else {
939 struct ibv_wc wc = {0};
940 memset(mad, 0, bctx->sge.length);
941 build_mad_hdr((struct ibv_grh *)mad,
942 (union ibv_gid *)&msg->umad.hdr.addr.gid, &msg->hdr.sgid,
943 msg->umad_len);
944 memcpy(&mad[MAD_HDR_SIZE], msg->umad.mad, msg->umad_len);
945 rdma_pci_dma_unmap(backend_dev->dev, mad, bctx->sge.length);
946
947 wc.byte_len = msg->umad_len;
948 wc.status = IBV_WC_SUCCESS;
949 wc.wc_flags = IBV_WC_GRH;
950 comp_handler(bctx->up_ctx, &wc);
951 }
952
953 g_free(bctx);
954 rdma_rm_dealloc_cqe_ctx(backend_dev->rdma_dev_res, cqe_ctx_id);
955 }
956
957 static inline int rdmacm_mux_can_receive(void *opaque)
958 {
959 RdmaBackendDev *backend_dev = (RdmaBackendDev *)opaque;
960
961 return rdmacm_mux_can_process_async(backend_dev);
962 }
963
964 static void rdmacm_mux_read(void *opaque, const uint8_t *buf, int size)
965 {
966 RdmaBackendDev *backend_dev = (RdmaBackendDev *)opaque;
967 RdmaCmMuxMsg *msg = (RdmaCmMuxMsg *)buf;
968
969 trace_rdmacm_mux("read", msg->hdr.msg_type, msg->hdr.op_code);
970
971 if (msg->hdr.msg_type != RDMACM_MUX_MSG_TYPE_REQ &&
972 msg->hdr.op_code != RDMACM_MUX_OP_CODE_MAD) {
973 rdma_error_report("Error: Not a MAD request, skipping");
974 return;
975 }
976 process_incoming_mad_req(backend_dev, msg);
977 }
978
979 static int mad_init(RdmaBackendDev *backend_dev, CharBackend *mad_chr_be)
980 {
981 int ret;
982
983 backend_dev->rdmacm_mux.chr_be = mad_chr_be;
984
985 ret = qemu_chr_fe_backend_connected(backend_dev->rdmacm_mux.chr_be);
986 if (!ret) {
987 rdma_error_report("Missing chardev for MAD multiplexer");
988 return -EIO;
989 }
990
991 rdma_protected_qlist_init(&backend_dev->recv_mads_list);
992
993 enable_rdmacm_mux_async(backend_dev);
994
995 qemu_chr_fe_set_handlers(backend_dev->rdmacm_mux.chr_be,
996 rdmacm_mux_can_receive, rdmacm_mux_read, NULL,
997 NULL, backend_dev, NULL, true);
998
999 return 0;
1000 }
1001
1002 static void mad_fini(RdmaBackendDev *backend_dev)
1003 {
1004 disable_rdmacm_mux_async(backend_dev);
1005 qemu_chr_fe_disconnect(backend_dev->rdmacm_mux.chr_be);
1006 rdma_protected_qlist_destroy(&backend_dev->recv_mads_list);
1007 }
1008
1009 int rdma_backend_get_gid_index(RdmaBackendDev *backend_dev,
1010 union ibv_gid *gid)
1011 {
1012 union ibv_gid sgid;
1013 int ret;
1014 int i = 0;
1015
1016 do {
1017 ret = ibv_query_gid(backend_dev->context, backend_dev->port_num, i,
1018 &sgid);
1019 i++;
1020 } while (!ret && (memcmp(&sgid, gid, sizeof(*gid))));
1021
1022 trace_rdma_backend_get_gid_index(be64_to_cpu(gid->global.subnet_prefix),
1023 be64_to_cpu(gid->global.interface_id),
1024 i - 1);
1025
1026 return ret ? ret : i - 1;
1027 }
1028
1029 int rdma_backend_add_gid(RdmaBackendDev *backend_dev, const char *ifname,
1030 union ibv_gid *gid)
1031 {
1032 RdmaCmMuxMsg msg = {};
1033 int ret;
1034
1035 trace_rdma_backend_gid_change("add", be64_to_cpu(gid->global.subnet_prefix),
1036 be64_to_cpu(gid->global.interface_id));
1037
1038 msg.hdr.op_code = RDMACM_MUX_OP_CODE_REG;
1039 memcpy(msg.hdr.sgid.raw, gid->raw, sizeof(msg.hdr.sgid));
1040
1041 ret = rdmacm_mux_send(backend_dev, &msg);
1042 if (ret) {
1043 rdma_error_report("Failed to register GID to rdma_umadmux (%d)", ret);
1044 return -EIO;
1045 }
1046
1047 qapi_event_send_rdma_gid_status_changed(ifname, true,
1048 gid->global.subnet_prefix,
1049 gid->global.interface_id);
1050
1051 return ret;
1052 }
1053
1054 int rdma_backend_del_gid(RdmaBackendDev *backend_dev, const char *ifname,
1055 union ibv_gid *gid)
1056 {
1057 RdmaCmMuxMsg msg = {};
1058 int ret;
1059
1060 trace_rdma_backend_gid_change("del", be64_to_cpu(gid->global.subnet_prefix),
1061 be64_to_cpu(gid->global.interface_id));
1062
1063 msg.hdr.op_code = RDMACM_MUX_OP_CODE_UNREG;
1064 memcpy(msg.hdr.sgid.raw, gid->raw, sizeof(msg.hdr.sgid));
1065
1066 ret = rdmacm_mux_send(backend_dev, &msg);
1067 if (ret) {
1068 rdma_error_report("Failed to unregister GID from rdma_umadmux (%d)",
1069 ret);
1070 return -EIO;
1071 }
1072
1073 qapi_event_send_rdma_gid_status_changed(ifname, false,
1074 gid->global.subnet_prefix,
1075 gid->global.interface_id);
1076
1077 return 0;
1078 }
1079
1080 int rdma_backend_init(RdmaBackendDev *backend_dev, PCIDevice *pdev,
1081 RdmaDeviceResources *rdma_dev_res,
1082 const char *backend_device_name, uint8_t port_num,
1083 struct ibv_device_attr *dev_attr, CharBackend *mad_chr_be)
1084 {
1085 int i;
1086 int ret = 0;
1087 int num_ibv_devices;
1088 struct ibv_device **dev_list;
1089
1090 memset(backend_dev, 0, sizeof(*backend_dev));
1091
1092 backend_dev->dev = pdev;
1093 backend_dev->port_num = port_num;
1094 backend_dev->rdma_dev_res = rdma_dev_res;
1095
1096 rdma_backend_register_comp_handler(dummy_comp_handler);
1097
1098 dev_list = ibv_get_device_list(&num_ibv_devices);
1099 if (!dev_list) {
1100 rdma_error_report("Failed to get IB devices list");
1101 return -EIO;
1102 }
1103
1104 if (num_ibv_devices == 0) {
1105 rdma_error_report("No IB devices were found");
1106 ret = -ENXIO;
1107 goto out_free_dev_list;
1108 }
1109
1110 if (backend_device_name) {
1111 for (i = 0; dev_list[i]; ++i) {
1112 if (!strcmp(ibv_get_device_name(dev_list[i]),
1113 backend_device_name)) {
1114 break;
1115 }
1116 }
1117
1118 backend_dev->ib_dev = dev_list[i];
1119 if (!backend_dev->ib_dev) {
1120 rdma_error_report("Failed to find IB device %s",
1121 backend_device_name);
1122 ret = -EIO;
1123 goto out_free_dev_list;
1124 }
1125 } else {
1126 backend_dev->ib_dev = *dev_list;
1127 }
1128
1129 rdma_info_report("uverb device %s", backend_dev->ib_dev->dev_name);
1130
1131 backend_dev->context = ibv_open_device(backend_dev->ib_dev);
1132 if (!backend_dev->context) {
1133 rdma_error_report("Failed to open IB device %s",
1134 ibv_get_device_name(backend_dev->ib_dev));
1135 ret = -EIO;
1136 goto out;
1137 }
1138
1139 backend_dev->channel = ibv_create_comp_channel(backend_dev->context);
1140 if (!backend_dev->channel) {
1141 rdma_error_report("Failed to create IB communication channel");
1142 ret = -EIO;
1143 goto out_close_device;
1144 }
1145
1146 ret = init_device_caps(backend_dev, dev_attr);
1147 if (ret) {
1148 rdma_error_report("Failed to initialize device capabilities");
1149 ret = -EIO;
1150 goto out_destroy_comm_channel;
1151 }
1152
1153
1154 ret = mad_init(backend_dev, mad_chr_be);
1155 if (ret) {
1156 rdma_error_report("Failed to initialize mad");
1157 ret = -EIO;
1158 goto out_destroy_comm_channel;
1159 }
1160
1161 backend_dev->comp_thread.run = false;
1162 backend_dev->comp_thread.is_running = false;
1163
1164 ah_cache_init();
1165
1166 goto out_free_dev_list;
1167
1168 out_destroy_comm_channel:
1169 ibv_destroy_comp_channel(backend_dev->channel);
1170
1171 out_close_device:
1172 ibv_close_device(backend_dev->context);
1173
1174 out_free_dev_list:
1175 ibv_free_device_list(dev_list);
1176
1177 out:
1178 return ret;
1179 }
1180
1181
1182 void rdma_backend_start(RdmaBackendDev *backend_dev)
1183 {
1184 start_comp_thread(backend_dev);
1185 }
1186
1187 void rdma_backend_stop(RdmaBackendDev *backend_dev)
1188 {
1189 stop_backend_thread(&backend_dev->comp_thread);
1190 }
1191
1192 void rdma_backend_fini(RdmaBackendDev *backend_dev)
1193 {
1194 rdma_backend_stop(backend_dev);
1195 mad_fini(backend_dev);
1196 g_hash_table_destroy(ah_hash);
1197 ibv_destroy_comp_channel(backend_dev->channel);
1198 ibv_close_device(backend_dev->context);
1199 }