]> git.proxmox.com Git - pve-kernel.git/blob - patches/kernel/0241-x86-microcode-AMD-Add-support-for-fam17h-microcode-l.patch
revert buggy SCSI error handler commit
[pve-kernel.git] / patches / kernel / 0241-x86-microcode-AMD-Add-support-for-fam17h-microcode-l.patch
1 From 674b72ef0eb73751e4f838dc789e4c393d225834 Mon Sep 17 00:00:00 2001
2 From: Tom Lendacky <thomas.lendacky@amd.com>
3 Date: Thu, 30 Nov 2017 16:46:40 -0600
4 Subject: [PATCH 241/242] x86/microcode/AMD: Add support for fam17h microcode
5 loading
6 MIME-Version: 1.0
7 Content-Type: text/plain; charset=UTF-8
8 Content-Transfer-Encoding: 8bit
9
10 commit f4e9b7af0cd58dd039a0fb2cd67d57cea4889abf upstream.
11
12 The size for the Microcode Patch Block (MPB) for an AMD family 17h
13 processor is 3200 bytes. Add a #define for fam17h so that it does
14 not default to 2048 bytes and fail a microcode load/update.
15
16 Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com>
17 Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
18 Reviewed-by: Borislav Petkov <bp@alien8.de>
19 Link: https://lkml.kernel.org/r/20171130224640.15391.40247.stgit@tlendack-t1.amdoffice.net
20 Signed-off-by: Ingo Molnar <mingo@kernel.org>
21 Cc: Alice Ferrazzi <alicef@gentoo.org>
22 Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
23 Signed-off-by: Fabian Grünbichler <f.gruenbichler@proxmox.com>
24 ---
25 arch/x86/kernel/cpu/microcode/amd.c | 4 ++++
26 1 file changed, 4 insertions(+)
27
28 diff --git a/arch/x86/kernel/cpu/microcode/amd.c b/arch/x86/kernel/cpu/microcode/amd.c
29 index 21b185793c80..248cad00fee6 100644
30 --- a/arch/x86/kernel/cpu/microcode/amd.c
31 +++ b/arch/x86/kernel/cpu/microcode/amd.c
32 @@ -467,6 +467,7 @@ static unsigned int verify_patch_size(u8 family, u32 patch_size,
33 #define F14H_MPB_MAX_SIZE 1824
34 #define F15H_MPB_MAX_SIZE 4096
35 #define F16H_MPB_MAX_SIZE 3458
36 +#define F17H_MPB_MAX_SIZE 3200
37
38 switch (family) {
39 case 0x14:
40 @@ -478,6 +479,9 @@ static unsigned int verify_patch_size(u8 family, u32 patch_size,
41 case 0x16:
42 max_size = F16H_MPB_MAX_SIZE;
43 break;
44 + case 0x17:
45 + max_size = F17H_MPB_MAX_SIZE;
46 + break;
47 default:
48 max_size = F1XH_MPB_MAX_SIZE;
49 break;
50 --
51 2.14.2
52