]> git.proxmox.com Git - qemu.git/blame - dma-helpers.c
rng-egd: remove redundant free
[qemu.git] / dma-helpers.c
CommitLineData
244ab90e
AL
1/*
2 * DMA helper functions
3 *
4 * Copyright (c) 2009 Red Hat
5 *
6 * This work is licensed under the terms of the GNU General Public License
7 * (GNU GPL), version 2 or later.
8 */
9
9c17d615 10#include "sysemu/dma.h"
c57c4658 11#include "trace.h"
1de7afc9
PB
12#include "qemu/range.h"
13#include "qemu/thread.h"
6a1751b7 14#include "qemu/main-loop.h"
244ab90e 15
e5332e63
DG
16/* #define DEBUG_IOMMU */
17
df32fd1c 18int dma_memory_set(AddressSpace *as, dma_addr_t addr, uint8_t c, dma_addr_t len)
d86a77f8 19{
df32fd1c 20 dma_barrier(as, DMA_DIRECTION_FROM_DEVICE);
24addbc7 21
d86a77f8
DG
22#define FILLBUF_SIZE 512
23 uint8_t fillbuf[FILLBUF_SIZE];
24 int l;
24addbc7 25 bool error = false;
d86a77f8
DG
26
27 memset(fillbuf, c, FILLBUF_SIZE);
28 while (len > 0) {
29 l = len < FILLBUF_SIZE ? len : FILLBUF_SIZE;
24addbc7 30 error |= address_space_rw(as, addr, fillbuf, l, true);
bc9b78de
BH
31 len -= l;
32 addr += l;
d86a77f8 33 }
e5332e63 34
24addbc7 35 return error;
d86a77f8
DG
36}
37
f487b677
PB
38void qemu_sglist_init(QEMUSGList *qsg, DeviceState *dev, int alloc_hint,
39 AddressSpace *as)
244ab90e 40{
7267c094 41 qsg->sg = g_malloc(alloc_hint * sizeof(ScatterGatherEntry));
244ab90e
AL
42 qsg->nsg = 0;
43 qsg->nalloc = alloc_hint;
44 qsg->size = 0;
df32fd1c 45 qsg->as = as;
f487b677
PB
46 qsg->dev = dev;
47 object_ref(OBJECT(dev));
244ab90e
AL
48}
49
d3231181 50void qemu_sglist_add(QEMUSGList *qsg, dma_addr_t base, dma_addr_t len)
244ab90e
AL
51{
52 if (qsg->nsg == qsg->nalloc) {
53 qsg->nalloc = 2 * qsg->nalloc + 1;
7267c094 54 qsg->sg = g_realloc(qsg->sg, qsg->nalloc * sizeof(ScatterGatherEntry));
244ab90e
AL
55 }
56 qsg->sg[qsg->nsg].base = base;
57 qsg->sg[qsg->nsg].len = len;
58 qsg->size += len;
59 ++qsg->nsg;
60}
61
62void qemu_sglist_destroy(QEMUSGList *qsg)
63{
f487b677 64 object_unref(OBJECT(qsg->dev));
7267c094 65 g_free(qsg->sg);
ea8d82a1 66 memset(qsg, 0, sizeof(*qsg));
244ab90e
AL
67}
68
59a703eb 69typedef struct {
37b7842c 70 BlockDriverAIOCB common;
59a703eb
AL
71 BlockDriverState *bs;
72 BlockDriverAIOCB *acb;
73 QEMUSGList *sg;
74 uint64_t sector_num;
43cf8ae6 75 DMADirection dir;
c3adb5b9 76 bool in_cancel;
59a703eb 77 int sg_cur_index;
d3231181 78 dma_addr_t sg_cur_byte;
59a703eb
AL
79 QEMUIOVector iov;
80 QEMUBH *bh;
cb144ccb 81 DMAIOFunc *io_func;
37b7842c 82} DMAAIOCB;
59a703eb
AL
83
84static void dma_bdrv_cb(void *opaque, int ret);
85
86static void reschedule_dma(void *opaque)
87{
37b7842c 88 DMAAIOCB *dbs = (DMAAIOCB *)opaque;
59a703eb
AL
89
90 qemu_bh_delete(dbs->bh);
91 dbs->bh = NULL;
c3adb5b9 92 dma_bdrv_cb(dbs, 0);
59a703eb
AL
93}
94
95static void continue_after_map_failure(void *opaque)
96{
37b7842c 97 DMAAIOCB *dbs = (DMAAIOCB *)opaque;
59a703eb
AL
98
99 dbs->bh = qemu_bh_new(reschedule_dma, dbs);
100 qemu_bh_schedule(dbs->bh);
101}
102
7403b14e 103static void dma_bdrv_unmap(DMAAIOCB *dbs)
59a703eb 104{
59a703eb
AL
105 int i;
106
59a703eb 107 for (i = 0; i < dbs->iov.niov; ++i) {
df32fd1c 108 dma_memory_unmap(dbs->sg->as, dbs->iov.iov[i].iov_base,
c65bcef3
DG
109 dbs->iov.iov[i].iov_len, dbs->dir,
110 dbs->iov.iov[i].iov_len);
59a703eb 111 }
c3adb5b9
PB
112 qemu_iovec_reset(&dbs->iov);
113}
114
115static void dma_complete(DMAAIOCB *dbs, int ret)
116{
c57c4658
KW
117 trace_dma_complete(dbs, ret, dbs->common.cb);
118
c3adb5b9
PB
119 dma_bdrv_unmap(dbs);
120 if (dbs->common.cb) {
121 dbs->common.cb(dbs->common.opaque, ret);
122 }
123 qemu_iovec_destroy(&dbs->iov);
124 if (dbs->bh) {
125 qemu_bh_delete(dbs->bh);
126 dbs->bh = NULL;
127 }
128 if (!dbs->in_cancel) {
129 /* Requests may complete while dma_aio_cancel is in progress. In
130 * this case, the AIOCB should not be released because it is still
131 * referenced by dma_aio_cancel. */
132 qemu_aio_release(dbs);
133 }
7403b14e
AL
134}
135
856ae5c3 136static void dma_bdrv_cb(void *opaque, int ret)
7403b14e
AL
137{
138 DMAAIOCB *dbs = (DMAAIOCB *)opaque;
c65bcef3 139 dma_addr_t cur_addr, cur_len;
7403b14e
AL
140 void *mem;
141
c57c4658
KW
142 trace_dma_bdrv_cb(dbs, ret);
143
7403b14e
AL
144 dbs->acb = NULL;
145 dbs->sector_num += dbs->iov.size / 512;
146 dma_bdrv_unmap(dbs);
59a703eb
AL
147
148 if (dbs->sg_cur_index == dbs->sg->nsg || ret < 0) {
c3adb5b9 149 dma_complete(dbs, ret);
59a703eb
AL
150 return;
151 }
152
153 while (dbs->sg_cur_index < dbs->sg->nsg) {
154 cur_addr = dbs->sg->sg[dbs->sg_cur_index].base + dbs->sg_cur_byte;
155 cur_len = dbs->sg->sg[dbs->sg_cur_index].len - dbs->sg_cur_byte;
df32fd1c 156 mem = dma_memory_map(dbs->sg->as, cur_addr, &cur_len, dbs->dir);
59a703eb
AL
157 if (!mem)
158 break;
159 qemu_iovec_add(&dbs->iov, mem, cur_len);
160 dbs->sg_cur_byte += cur_len;
161 if (dbs->sg_cur_byte == dbs->sg->sg[dbs->sg_cur_index].len) {
162 dbs->sg_cur_byte = 0;
163 ++dbs->sg_cur_index;
164 }
165 }
166
167 if (dbs->iov.size == 0) {
c57c4658 168 trace_dma_map_wait(dbs);
59a703eb
AL
169 cpu_register_map_client(dbs, continue_after_map_failure);
170 return;
171 }
172
cb144ccb
CH
173 dbs->acb = dbs->io_func(dbs->bs, dbs->sector_num, &dbs->iov,
174 dbs->iov.size / 512, dma_bdrv_cb, dbs);
6bee44ea 175 assert(dbs->acb);
59a703eb
AL
176}
177
c16b5a2c
CH
178static void dma_aio_cancel(BlockDriverAIOCB *acb)
179{
180 DMAAIOCB *dbs = container_of(acb, DMAAIOCB, common);
181
c57c4658
KW
182 trace_dma_aio_cancel(dbs);
183
c16b5a2c 184 if (dbs->acb) {
c3adb5b9
PB
185 BlockDriverAIOCB *acb = dbs->acb;
186 dbs->acb = NULL;
187 dbs->in_cancel = true;
188 bdrv_aio_cancel(acb);
189 dbs->in_cancel = false;
c16b5a2c 190 }
c3adb5b9
PB
191 dbs->common.cb = NULL;
192 dma_complete(dbs, 0);
c16b5a2c
CH
193}
194
d7331bed 195static const AIOCBInfo dma_aiocb_info = {
c16b5a2c
CH
196 .aiocb_size = sizeof(DMAAIOCB),
197 .cancel = dma_aio_cancel,
198};
199
cb144ccb 200BlockDriverAIOCB *dma_bdrv_io(
59a703eb 201 BlockDriverState *bs, QEMUSGList *sg, uint64_t sector_num,
cb144ccb 202 DMAIOFunc *io_func, BlockDriverCompletionFunc *cb,
43cf8ae6 203 void *opaque, DMADirection dir)
59a703eb 204{
d7331bed 205 DMAAIOCB *dbs = qemu_aio_get(&dma_aiocb_info, bs, cb, opaque);
59a703eb 206
43cf8ae6 207 trace_dma_bdrv_io(dbs, bs, sector_num, (dir == DMA_DIRECTION_TO_DEVICE));
c57c4658 208
37b7842c 209 dbs->acb = NULL;
59a703eb 210 dbs->bs = bs;
59a703eb
AL
211 dbs->sg = sg;
212 dbs->sector_num = sector_num;
213 dbs->sg_cur_index = 0;
214 dbs->sg_cur_byte = 0;
43cf8ae6 215 dbs->dir = dir;
cb144ccb 216 dbs->io_func = io_func;
59a703eb
AL
217 dbs->bh = NULL;
218 qemu_iovec_init(&dbs->iov, sg->nsg);
219 dma_bdrv_cb(dbs, 0);
37b7842c 220 return &dbs->common;
59a703eb
AL
221}
222
223
224BlockDriverAIOCB *dma_bdrv_read(BlockDriverState *bs,
225 QEMUSGList *sg, uint64_t sector,
226 void (*cb)(void *opaque, int ret), void *opaque)
227{
43cf8ae6
DG
228 return dma_bdrv_io(bs, sg, sector, bdrv_aio_readv, cb, opaque,
229 DMA_DIRECTION_FROM_DEVICE);
59a703eb
AL
230}
231
232BlockDriverAIOCB *dma_bdrv_write(BlockDriverState *bs,
233 QEMUSGList *sg, uint64_t sector,
234 void (*cb)(void *opaque, int ret), void *opaque)
235{
43cf8ae6
DG
236 return dma_bdrv_io(bs, sg, sector, bdrv_aio_writev, cb, opaque,
237 DMA_DIRECTION_TO_DEVICE);
59a703eb 238}
8171ee35
PB
239
240
c65bcef3
DG
241static uint64_t dma_buf_rw(uint8_t *ptr, int32_t len, QEMUSGList *sg,
242 DMADirection dir)
8171ee35
PB
243{
244 uint64_t resid;
245 int sg_cur_index;
246
247 resid = sg->size;
248 sg_cur_index = 0;
249 len = MIN(len, resid);
250 while (len > 0) {
251 ScatterGatherEntry entry = sg->sg[sg_cur_index++];
252 int32_t xfer = MIN(len, entry.len);
df32fd1c 253 dma_memory_rw(sg->as, entry.base, ptr, xfer, dir);
8171ee35
PB
254 ptr += xfer;
255 len -= xfer;
256 resid -= xfer;
257 }
258
259 return resid;
260}
261
262uint64_t dma_buf_read(uint8_t *ptr, int32_t len, QEMUSGList *sg)
263{
c65bcef3 264 return dma_buf_rw(ptr, len, sg, DMA_DIRECTION_FROM_DEVICE);
8171ee35
PB
265}
266
267uint64_t dma_buf_write(uint8_t *ptr, int32_t len, QEMUSGList *sg)
268{
c65bcef3 269 return dma_buf_rw(ptr, len, sg, DMA_DIRECTION_TO_DEVICE);
8171ee35 270}
84a69356
PB
271
272void dma_acct_start(BlockDriverState *bs, BlockAcctCookie *cookie,
273 QEMUSGList *sg, enum BlockAcctType type)
274{
275 bdrv_acct_start(bs, cookie, sg->size, type);
276}