]> git.proxmox.com Git - qemu.git/blame - target-lm32/cpu-qom.h
rng-egd: remove redundant free
[qemu.git] / target-lm32 / cpu-qom.h
CommitLineData
fc0ced2f
AF
1/*
2 * QEMU LatticeMico32 CPU
3 *
4 * Copyright (c) 2012 SUSE LINUX Products GmbH
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2.1 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see
18 * <http://www.gnu.org/licenses/lgpl-2.1.html>
19 */
20#ifndef QEMU_LM32_CPU_QOM_H
21#define QEMU_LM32_CPU_QOM_H
22
14cccb61 23#include "qom/cpu.h"
fc0ced2f
AF
24#include "cpu.h"
25
26#define TYPE_LM32_CPU "lm32-cpu"
27
28#define LM32_CPU_CLASS(klass) \
29 OBJECT_CLASS_CHECK(LM32CPUClass, (klass), TYPE_LM32_CPU)
30#define LM32_CPU(obj) \
31 OBJECT_CHECK(LM32CPU, (obj), TYPE_LM32_CPU)
32#define LM32_CPU_GET_CLASS(obj) \
33 OBJECT_GET_CLASS(LM32CPUClass, (obj), TYPE_LM32_CPU)
34
35/**
36 * LM32CPUClass:
9c23169e 37 * @parent_realize: The parent class' realize handler.
fc0ced2f
AF
38 * @parent_reset: The parent class' reset handler.
39 *
40 * A LatticeMico32 CPU model.
41 */
42typedef struct LM32CPUClass {
43 /*< private >*/
44 CPUClass parent_class;
45 /*< public >*/
46
9c23169e 47 DeviceRealize parent_realize;
fc0ced2f
AF
48 void (*parent_reset)(CPUState *cpu);
49} LM32CPUClass;
50
51/**
52 * LM32CPU:
53 * @env: #CPULM32State
54 *
55 * A LatticeMico32 CPU.
56 */
57typedef struct LM32CPU {
58 /*< private >*/
59 CPUState parent_obj;
60 /*< public >*/
61
62 CPULM32State env;
63} LM32CPU;
64
65static inline LM32CPU *lm32_env_get_cpu(CPULM32State *env)
66{
6e42be7c 67 return container_of(env, LM32CPU, env);
fc0ced2f
AF
68}
69
70#define ENV_GET_CPU(e) CPU(lm32_env_get_cpu(e))
71
fadf9825 72#define ENV_OFFSET offsetof(LM32CPU, env)
fc0ced2f 73
0ad6773f
AF
74#ifndef CONFIG_USER_ONLY
75extern const struct VMStateDescription vmstate_lm32_cpu;
76#endif
77
97a8ea5a 78void lm32_cpu_do_interrupt(CPUState *cpu);
878096ee
AF
79void lm32_cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
80 int flags);
00b941e5 81hwaddr lm32_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
5b50e790
AF
82int lm32_cpu_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg);
83int lm32_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
97a8ea5a 84
fc0ced2f 85#endif