]> git.proxmox.com Git - qemu.git/blob - hw/i386/acpi-build.c
486e7055a6e8fd8424e233f7b0445d49fa916455
[qemu.git] / hw / i386 / acpi-build.c
1 /* Support for generating ACPI tables and passing them to Guests
2 *
3 * Copyright (C) 2008-2010 Kevin O'Connor <kevin@koconnor.net>
4 * Copyright (C) 2006 Fabrice Bellard
5 * Copyright (C) 2013 Red Hat Inc
6 *
7 * Author: Michael S. Tsirkin <mst@redhat.com>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18
19 * You should have received a copy of the GNU General Public License along
20 * with this program; if not, see <http://www.gnu.org/licenses/>.
21 */
22
23 #include "acpi-build.h"
24 #include <stddef.h>
25 #include <glib.h>
26 #include "qemu-common.h"
27 #include "qemu/bitmap.h"
28 #include "qemu/range.h"
29 #include "hw/pci/pci.h"
30 #include "qom/cpu.h"
31 #include "hw/i386/pc.h"
32 #include "target-i386/cpu.h"
33 #include "hw/timer/hpet.h"
34 #include "hw/i386/acpi-defs.h"
35 #include "hw/acpi/acpi.h"
36 #include "hw/nvram/fw_cfg.h"
37 #include "bios-linker-loader.h"
38 #include "hw/loader.h"
39
40 /* Supported chipsets: */
41 #include "hw/acpi/piix4.h"
42 #include "hw/i386/ich9.h"
43 #include "hw/pci/pci_bus.h"
44 #include "hw/pci-host/q35.h"
45
46 #include "hw/i386/q35-acpi-dsdt.hex"
47 #include "hw/i386/acpi-dsdt.hex"
48
49 #include "qapi/qmp/qint.h"
50 #include "qom/qom-qobject.h"
51
52 typedef struct AcpiCpuInfo {
53 DECLARE_BITMAP(found_cpus, MAX_CPUMASK_BITS + 1);
54 } AcpiCpuInfo;
55
56 typedef struct AcpiMcfgInfo {
57 uint64_t mcfg_base;
58 uint32_t mcfg_size;
59 } AcpiMcfgInfo;
60
61 typedef struct AcpiPmInfo {
62 bool s3_disabled;
63 bool s4_disabled;
64 uint8_t s4_val;
65 uint16_t sci_int;
66 uint8_t acpi_enable_cmd;
67 uint8_t acpi_disable_cmd;
68 uint32_t gpe0_blk;
69 uint32_t gpe0_blk_len;
70 uint32_t io_base;
71 } AcpiPmInfo;
72
73 typedef struct AcpiMiscInfo {
74 bool has_hpet;
75 DECLARE_BITMAP(slot_hotplug_enable, PCI_SLOT_MAX);
76 const unsigned char *dsdt_code;
77 unsigned dsdt_size;
78 uint16_t pvpanic_port;
79 } AcpiMiscInfo;
80
81 static void acpi_get_dsdt(AcpiMiscInfo *info)
82 {
83 Object *piix = piix4_pm_find();
84 Object *lpc = ich9_lpc_find();
85 assert(!!piix != !!lpc);
86
87 if (piix) {
88 info->dsdt_code = AcpiDsdtAmlCode;
89 info->dsdt_size = sizeof AcpiDsdtAmlCode;
90 }
91 if (lpc) {
92 info->dsdt_code = Q35AcpiDsdtAmlCode;
93 info->dsdt_size = sizeof Q35AcpiDsdtAmlCode;
94 }
95 }
96
97 static
98 int acpi_add_cpu_info(Object *o, void *opaque)
99 {
100 AcpiCpuInfo *cpu = opaque;
101 uint64_t apic_id;
102
103 if (object_dynamic_cast(o, TYPE_CPU)) {
104 apic_id = object_property_get_int(o, "apic-id", NULL);
105 assert(apic_id <= MAX_CPUMASK_BITS);
106
107 set_bit(apic_id, cpu->found_cpus);
108 }
109
110 object_child_foreach(o, acpi_add_cpu_info, opaque);
111 return 0;
112 }
113
114 static void acpi_get_cpu_info(AcpiCpuInfo *cpu)
115 {
116 Object *root = object_get_root();
117
118 memset(cpu->found_cpus, 0, sizeof cpu->found_cpus);
119 object_child_foreach(root, acpi_add_cpu_info, cpu);
120 }
121
122 static void acpi_get_pm_info(AcpiPmInfo *pm)
123 {
124 Object *piix = piix4_pm_find();
125 Object *lpc = ich9_lpc_find();
126 Object *obj = NULL;
127 QObject *o;
128
129 if (piix) {
130 obj = piix;
131 }
132 if (lpc) {
133 obj = lpc;
134 }
135 assert(obj);
136
137 /* Fill in optional s3/s4 related properties */
138 o = object_property_get_qobject(obj, ACPI_PM_PROP_S3_DISABLED, NULL);
139 if (o) {
140 pm->s3_disabled = qint_get_int(qobject_to_qint(o));
141 } else {
142 pm->s3_disabled = false;
143 }
144 o = object_property_get_qobject(obj, ACPI_PM_PROP_S4_DISABLED, NULL);
145 if (o) {
146 pm->s4_disabled = qint_get_int(qobject_to_qint(o));
147 } else {
148 pm->s4_disabled = false;
149 }
150 o = object_property_get_qobject(obj, ACPI_PM_PROP_S4_VAL, NULL);
151 if (o) {
152 pm->s4_val = qint_get_int(qobject_to_qint(o));
153 } else {
154 pm->s4_val = false;
155 }
156
157 /* Fill in mandatory properties */
158 pm->sci_int = object_property_get_int(obj, ACPI_PM_PROP_SCI_INT, NULL);
159
160 pm->acpi_enable_cmd = object_property_get_int(obj,
161 ACPI_PM_PROP_ACPI_ENABLE_CMD,
162 NULL);
163 pm->acpi_disable_cmd = object_property_get_int(obj,
164 ACPI_PM_PROP_ACPI_DISABLE_CMD,
165 NULL);
166 pm->io_base = object_property_get_int(obj, ACPI_PM_PROP_PM_IO_BASE,
167 NULL);
168 pm->gpe0_blk = object_property_get_int(obj, ACPI_PM_PROP_GPE0_BLK,
169 NULL);
170 pm->gpe0_blk_len = object_property_get_int(obj, ACPI_PM_PROP_GPE0_BLK_LEN,
171 NULL);
172 }
173
174 static void acpi_get_hotplug_info(AcpiMiscInfo *misc)
175 {
176 int i;
177 PCIBus *bus = find_i440fx();
178
179 if (!bus) {
180 /* Only PIIX supports ACPI hotplug */
181 memset(misc->slot_hotplug_enable, 0, sizeof misc->slot_hotplug_enable);
182 return;
183 }
184
185 memset(misc->slot_hotplug_enable, 0xff,
186 DIV_ROUND_UP(PCI_SLOT_MAX, BITS_PER_BYTE));
187
188 for (i = 0; i < ARRAY_SIZE(bus->devices); ++i) {
189 PCIDeviceClass *pc;
190 PCIDevice *pdev = bus->devices[i];
191
192 if (!pdev) {
193 continue;
194 }
195
196 pc = PCI_DEVICE_GET_CLASS(pdev);
197
198 if (pc->no_hotplug) {
199 int slot = PCI_SLOT(i);
200
201 clear_bit(slot, misc->slot_hotplug_enable);
202 }
203 }
204 }
205
206 static void acpi_get_misc_info(AcpiMiscInfo *info)
207 {
208 info->has_hpet = hpet_find();
209 info->pvpanic_port = pvpanic_port();
210 }
211
212 static void acpi_get_pci_info(PcPciInfo *info)
213 {
214 Object *pci_host;
215 bool ambiguous;
216
217 pci_host = object_resolve_path_type("", TYPE_PCI_HOST_BRIDGE, &ambiguous);
218 g_assert(!ambiguous);
219 g_assert(pci_host);
220
221 info->w32.begin = object_property_get_int(pci_host,
222 PCI_HOST_PROP_PCI_HOLE_START,
223 NULL);
224 info->w32.end = object_property_get_int(pci_host,
225 PCI_HOST_PROP_PCI_HOLE_END,
226 NULL);
227 info->w64.begin = object_property_get_int(pci_host,
228 PCI_HOST_PROP_PCI_HOLE64_START,
229 NULL);
230 info->w64.end = object_property_get_int(pci_host,
231 PCI_HOST_PROP_PCI_HOLE64_END,
232 NULL);
233 }
234
235 #define ACPI_BUILD_APPNAME "Bochs"
236 #define ACPI_BUILD_APPNAME6 "BOCHS "
237 #define ACPI_BUILD_APPNAME4 "BXPC"
238
239 #define ACPI_BUILD_DPRINTF(level, fmt, ...) do {} while (0)
240
241 #define ACPI_BUILD_TABLE_FILE "etc/acpi/tables"
242 #define ACPI_BUILD_RSDP_FILE "etc/acpi/rsdp"
243
244 static void
245 build_header(GArray *linker, GArray *table_data,
246 AcpiTableHeader *h, uint32_t sig, int len, uint8_t rev)
247 {
248 h->signature = cpu_to_le32(sig);
249 h->length = cpu_to_le32(len);
250 h->revision = rev;
251 memcpy(h->oem_id, ACPI_BUILD_APPNAME6, 6);
252 memcpy(h->oem_table_id, ACPI_BUILD_APPNAME4, 4);
253 memcpy(h->oem_table_id + 4, (void *)&sig, 4);
254 h->oem_revision = cpu_to_le32(1);
255 memcpy(h->asl_compiler_id, ACPI_BUILD_APPNAME4, 4);
256 h->asl_compiler_revision = cpu_to_le32(1);
257 h->checksum = 0;
258 /* Checksum to be filled in by Guest linker */
259 bios_linker_loader_add_checksum(linker, ACPI_BUILD_TABLE_FILE,
260 table_data->data, h, len, &h->checksum);
261 }
262
263 static inline GArray *build_alloc_array(void)
264 {
265 return g_array_new(false, true /* clear */, 1);
266 }
267
268 static inline void build_free_array(GArray *array)
269 {
270 g_array_free(array, true);
271 }
272
273 static inline void build_prepend_byte(GArray *array, uint8_t val)
274 {
275 g_array_prepend_val(array, val);
276 }
277
278 static inline void build_append_byte(GArray *array, uint8_t val)
279 {
280 g_array_append_val(array, val);
281 }
282
283 static inline void build_append_array(GArray *array, GArray *val)
284 {
285 g_array_append_vals(array, val->data, val->len);
286 }
287
288 static void build_append_nameseg(GArray *array, const char *format, ...)
289 {
290 GString *s = g_string_new("");
291 va_list args;
292
293 va_start(args, format);
294 g_string_vprintf(s, format, args);
295 va_end(args);
296
297 assert(s->len == 4);
298 g_array_append_vals(array, s->str, s->len);
299 g_string_free(s, true);
300 }
301
302 /* 5.4 Definition Block Encoding */
303 enum {
304 PACKAGE_LENGTH_1BYTE_SHIFT = 6, /* Up to 63 - use extra 2 bits. */
305 PACKAGE_LENGTH_2BYTE_SHIFT = 4,
306 PACKAGE_LENGTH_3BYTE_SHIFT = 12,
307 PACKAGE_LENGTH_4BYTE_SHIFT = 20,
308 };
309
310 static void build_prepend_package_length(GArray *package, unsigned min_bytes)
311 {
312 uint8_t byte;
313 unsigned length = package->len;
314 unsigned length_bytes;
315
316 if (length + 1 < (1 << PACKAGE_LENGTH_1BYTE_SHIFT)) {
317 length_bytes = 1;
318 } else if (length + 2 < (1 << PACKAGE_LENGTH_3BYTE_SHIFT)) {
319 length_bytes = 2;
320 } else if (length + 3 < (1 << PACKAGE_LENGTH_4BYTE_SHIFT)) {
321 length_bytes = 3;
322 } else {
323 length_bytes = 4;
324 }
325
326 /* Force length to at least min_bytes.
327 * This wastes memory but that's how bios did it.
328 */
329 length_bytes = MAX(length_bytes, min_bytes);
330
331 /* PkgLength is the length of the inclusive length of the data. */
332 length += length_bytes;
333
334 switch (length_bytes) {
335 case 1:
336 byte = length;
337 build_prepend_byte(package, byte);
338 return;
339 case 4:
340 byte = length >> PACKAGE_LENGTH_4BYTE_SHIFT;
341 build_prepend_byte(package, byte);
342 length &= (1 << PACKAGE_LENGTH_4BYTE_SHIFT) - 1;
343 /* fall through */
344 case 3:
345 byte = length >> PACKAGE_LENGTH_3BYTE_SHIFT;
346 build_prepend_byte(package, byte);
347 length &= (1 << PACKAGE_LENGTH_3BYTE_SHIFT) - 1;
348 /* fall through */
349 case 2:
350 byte = length >> PACKAGE_LENGTH_2BYTE_SHIFT;
351 build_prepend_byte(package, byte);
352 length &= (1 << PACKAGE_LENGTH_2BYTE_SHIFT) - 1;
353 /* fall through */
354 }
355 /*
356 * Most significant two bits of byte zero indicate how many following bytes
357 * are in PkgLength encoding.
358 */
359 byte = ((length_bytes - 1) << PACKAGE_LENGTH_1BYTE_SHIFT) | length;
360 build_prepend_byte(package, byte);
361 }
362
363 static void build_package(GArray *package, uint8_t op, unsigned min_bytes)
364 {
365 build_prepend_package_length(package, min_bytes);
366 build_prepend_byte(package, op);
367 }
368
369 static void build_append_value(GArray *table, uint32_t value, int size)
370 {
371 uint8_t prefix;
372 int i;
373
374 switch (size) {
375 case 1:
376 prefix = 0x0A; /* BytePrefix */
377 break;
378 case 2:
379 prefix = 0x0B; /* WordPrefix */
380 break;
381 case 4:
382 prefix = 0x0C; /* DWordPrefix */
383 break;
384 default:
385 assert(0);
386 return;
387 }
388 build_append_byte(table, prefix);
389 for (i = 0; i < size; ++i) {
390 build_append_byte(table, value & 0xFF);
391 value = value >> 8;
392 }
393 }
394
395 static void build_append_notify_target(GArray *method, GArray *target_name,
396 uint32_t value, int size)
397 {
398 GArray *notify = build_alloc_array();
399 uint8_t op = 0xA0; /* IfOp */
400
401 build_append_byte(notify, 0x93); /* LEqualOp */
402 build_append_byte(notify, 0x68); /* Arg0Op */
403 build_append_value(notify, value, size);
404 build_append_byte(notify, 0x86); /* NotifyOp */
405 build_append_array(notify, target_name);
406 build_append_byte(notify, 0x69); /* Arg1Op */
407
408 /* Pack it up */
409 build_package(notify, op, 1);
410
411 build_append_array(method, notify);
412
413 build_free_array(notify);
414 }
415
416 #define ACPI_PORT_SMI_CMD 0x00b2 /* TODO: this is APM_CNT_IOPORT */
417
418 static inline void *acpi_data_push(GArray *table_data, unsigned size)
419 {
420 unsigned off = table_data->len;
421 g_array_set_size(table_data, off + size);
422 return table_data->data + off;
423 }
424
425 static unsigned acpi_data_len(GArray *table)
426 {
427 return table->len * g_array_get_element_size(table);
428 }
429
430 static void acpi_align_size(GArray *blob, unsigned align)
431 {
432 /* Align size to multiple of given size. This reduces the chance
433 * we need to change size in the future (breaking cross version migration).
434 */
435 g_array_set_size(blob, (ROUND_UP(acpi_data_len(blob), align) +
436 g_array_get_element_size(blob) - 1) /
437 g_array_get_element_size(blob));
438 }
439
440 /* Get pointer within table in a safe manner */
441 #define ACPI_BUILD_PTR(table, size, off, type) \
442 ((type *)(acpi_data_get_ptr(table, size, off, sizeof(type))))
443
444 static inline void *acpi_data_get_ptr(uint8_t *table_data, unsigned table_size,
445 unsigned off, unsigned size)
446 {
447 assert(off + size > off);
448 assert(off + size <= table_size);
449 return table_data + off;
450 }
451
452 static inline void acpi_add_table(GArray *table_offsets, GArray *table_data)
453 {
454 uint32_t offset = cpu_to_le32(table_data->len);
455 g_array_append_val(table_offsets, offset);
456 }
457
458 /* FACS */
459 static void
460 build_facs(GArray *table_data, GArray *linker, PcGuestInfo *guest_info)
461 {
462 AcpiFacsDescriptorRev1 *facs = acpi_data_push(table_data, sizeof *facs);
463 facs->signature = cpu_to_le32(ACPI_FACS_SIGNATURE);
464 facs->length = cpu_to_le32(sizeof(*facs));
465 }
466
467 /* Load chipset information in FADT */
468 static void fadt_setup(AcpiFadtDescriptorRev1 *fadt, AcpiPmInfo *pm)
469 {
470 fadt->model = 1;
471 fadt->reserved1 = 0;
472 fadt->sci_int = cpu_to_le16(pm->sci_int);
473 fadt->smi_cmd = cpu_to_le32(ACPI_PORT_SMI_CMD);
474 fadt->acpi_enable = pm->acpi_enable_cmd;
475 fadt->acpi_disable = pm->acpi_disable_cmd;
476 /* EVT, CNT, TMR offset matches hw/acpi/core.c */
477 fadt->pm1a_evt_blk = cpu_to_le32(pm->io_base);
478 fadt->pm1a_cnt_blk = cpu_to_le32(pm->io_base + 0x04);
479 fadt->pm_tmr_blk = cpu_to_le32(pm->io_base + 0x08);
480 fadt->gpe0_blk = cpu_to_le32(pm->gpe0_blk);
481 /* EVT, CNT, TMR length matches hw/acpi/core.c */
482 fadt->pm1_evt_len = 4;
483 fadt->pm1_cnt_len = 2;
484 fadt->pm_tmr_len = 4;
485 fadt->gpe0_blk_len = pm->gpe0_blk_len;
486 fadt->plvl2_lat = cpu_to_le16(0xfff); /* C2 state not supported */
487 fadt->plvl3_lat = cpu_to_le16(0xfff); /* C3 state not supported */
488 fadt->flags = cpu_to_le32((1 << ACPI_FADT_F_WBINVD) |
489 (1 << ACPI_FADT_F_PROC_C1) |
490 (1 << ACPI_FADT_F_SLP_BUTTON) |
491 (1 << ACPI_FADT_F_RTC_S4));
492 fadt->flags |= cpu_to_le32(1 << ACPI_FADT_F_USE_PLATFORM_CLOCK);
493 }
494
495
496 /* FADT */
497 static void
498 build_fadt(GArray *table_data, GArray *linker, AcpiPmInfo *pm,
499 unsigned facs, unsigned dsdt)
500 {
501 AcpiFadtDescriptorRev1 *fadt = acpi_data_push(table_data, sizeof(*fadt));
502
503 fadt->firmware_ctrl = cpu_to_le32(facs);
504 /* FACS address to be filled by Guest linker */
505 bios_linker_loader_add_pointer(linker, ACPI_BUILD_TABLE_FILE,
506 ACPI_BUILD_TABLE_FILE,
507 table_data, &fadt->firmware_ctrl,
508 sizeof fadt->firmware_ctrl);
509
510 fadt->dsdt = cpu_to_le32(dsdt);
511 /* DSDT address to be filled by Guest linker */
512 bios_linker_loader_add_pointer(linker, ACPI_BUILD_TABLE_FILE,
513 ACPI_BUILD_TABLE_FILE,
514 table_data, &fadt->dsdt,
515 sizeof fadt->dsdt);
516
517 fadt_setup(fadt, pm);
518
519 build_header(linker, table_data,
520 (void *)fadt, ACPI_FACP_SIGNATURE, sizeof(*fadt), 1);
521 }
522
523 static void
524 build_madt(GArray *table_data, GArray *linker, AcpiCpuInfo *cpu,
525 PcGuestInfo *guest_info)
526 {
527 int madt_start = table_data->len;
528
529 AcpiMultipleApicTable *madt;
530 AcpiMadtIoApic *io_apic;
531 AcpiMadtIntsrcovr *intsrcovr;
532 AcpiMadtLocalNmi *local_nmi;
533 int i;
534
535 madt = acpi_data_push(table_data, sizeof *madt);
536 madt->local_apic_address = cpu_to_le32(APIC_DEFAULT_ADDRESS);
537 madt->flags = cpu_to_le32(1);
538
539 for (i = 0; i < guest_info->apic_id_limit; i++) {
540 AcpiMadtProcessorApic *apic = acpi_data_push(table_data, sizeof *apic);
541 apic->type = ACPI_APIC_PROCESSOR;
542 apic->length = sizeof(*apic);
543 apic->processor_id = i;
544 apic->local_apic_id = i;
545 if (test_bit(i, cpu->found_cpus)) {
546 apic->flags = cpu_to_le32(1);
547 } else {
548 apic->flags = cpu_to_le32(0);
549 }
550 }
551 io_apic = acpi_data_push(table_data, sizeof *io_apic);
552 io_apic->type = ACPI_APIC_IO;
553 io_apic->length = sizeof(*io_apic);
554 #define ACPI_BUILD_IOAPIC_ID 0x0
555 io_apic->io_apic_id = ACPI_BUILD_IOAPIC_ID;
556 io_apic->address = cpu_to_le32(IO_APIC_DEFAULT_ADDRESS);
557 io_apic->interrupt = cpu_to_le32(0);
558
559 if (guest_info->apic_xrupt_override) {
560 intsrcovr = acpi_data_push(table_data, sizeof *intsrcovr);
561 intsrcovr->type = ACPI_APIC_XRUPT_OVERRIDE;
562 intsrcovr->length = sizeof(*intsrcovr);
563 intsrcovr->source = 0;
564 intsrcovr->gsi = cpu_to_le32(2);
565 intsrcovr->flags = cpu_to_le16(0); /* conforms to bus specifications */
566 }
567 for (i = 1; i < 16; i++) {
568 #define ACPI_BUILD_PCI_IRQS ((1<<5) | (1<<9) | (1<<10) | (1<<11))
569 if (!(ACPI_BUILD_PCI_IRQS & (1 << i))) {
570 /* No need for a INT source override structure. */
571 continue;
572 }
573 intsrcovr = acpi_data_push(table_data, sizeof *intsrcovr);
574 intsrcovr->type = ACPI_APIC_XRUPT_OVERRIDE;
575 intsrcovr->length = sizeof(*intsrcovr);
576 intsrcovr->source = i;
577 intsrcovr->gsi = cpu_to_le32(i);
578 intsrcovr->flags = cpu_to_le16(0xd); /* active high, level triggered */
579 }
580
581 local_nmi = acpi_data_push(table_data, sizeof *local_nmi);
582 local_nmi->type = ACPI_APIC_LOCAL_NMI;
583 local_nmi->length = sizeof(*local_nmi);
584 local_nmi->processor_id = 0xff; /* all processors */
585 local_nmi->flags = cpu_to_le16(0);
586 local_nmi->lint = 1; /* ACPI_LINT1 */
587
588 build_header(linker, table_data,
589 (void *)(table_data->data + madt_start), ACPI_APIC_SIGNATURE,
590 table_data->len - madt_start, 1);
591 }
592
593 /* Encode a hex value */
594 static inline char acpi_get_hex(uint32_t val)
595 {
596 val &= 0x0f;
597 return (val <= 9) ? ('0' + val) : ('A' + val - 10);
598 }
599
600 #include "hw/i386/ssdt-proc.hex"
601
602 /* 0x5B 0x83 ProcessorOp PkgLength NameString ProcID */
603 #define ACPI_PROC_OFFSET_CPUHEX (*ssdt_proc_name - *ssdt_proc_start + 2)
604 #define ACPI_PROC_OFFSET_CPUID1 (*ssdt_proc_name - *ssdt_proc_start + 4)
605 #define ACPI_PROC_OFFSET_CPUID2 (*ssdt_proc_id - *ssdt_proc_start)
606 #define ACPI_PROC_SIZEOF (*ssdt_proc_end - *ssdt_proc_start)
607 #define ACPI_PROC_AML (ssdp_proc_aml + *ssdt_proc_start)
608
609 /* 0x5B 0x82 DeviceOp PkgLength NameString */
610 #define ACPI_PCIHP_OFFSET_HEX (*ssdt_pcihp_name - *ssdt_pcihp_start + 1)
611 #define ACPI_PCIHP_OFFSET_ID (*ssdt_pcihp_id - *ssdt_pcihp_start)
612 #define ACPI_PCIHP_OFFSET_ADR (*ssdt_pcihp_adr - *ssdt_pcihp_start)
613 #define ACPI_PCIHP_OFFSET_EJ0 (*ssdt_pcihp_ej0 - *ssdt_pcihp_start)
614 #define ACPI_PCIHP_SIZEOF (*ssdt_pcihp_end - *ssdt_pcihp_start)
615 #define ACPI_PCIHP_AML (ssdp_pcihp_aml + *ssdt_pcihp_start)
616
617 #define ACPI_SSDT_SIGNATURE 0x54445353 /* SSDT */
618 #define ACPI_SSDT_HEADER_LENGTH 36
619
620 #include "hw/i386/ssdt-misc.hex"
621 #include "hw/i386/ssdt-pcihp.hex"
622
623 static void
624 build_append_notify(GArray *device, const char *name,
625 const char *format, int skip, int count)
626 {
627 int i;
628 GArray *method = build_alloc_array();
629 uint8_t op = 0x14; /* MethodOp */
630
631 build_append_nameseg(method, name);
632 build_append_byte(method, 0x02); /* MethodFlags: ArgCount */
633 for (i = skip; i < count; i++) {
634 GArray *target = build_alloc_array();
635 build_append_nameseg(target, format, i);
636 assert(i < 256); /* Fits in 1 byte */
637 build_append_notify_target(method, target, i, 1);
638 build_free_array(target);
639 }
640 build_package(method, op, 2);
641
642 build_append_array(device, method);
643 build_free_array(method);
644 }
645
646 static void patch_pcihp(int slot, uint8_t *ssdt_ptr, uint32_t eject)
647 {
648 ssdt_ptr[ACPI_PCIHP_OFFSET_HEX] = acpi_get_hex(slot >> 4);
649 ssdt_ptr[ACPI_PCIHP_OFFSET_HEX + 1] = acpi_get_hex(slot);
650 ssdt_ptr[ACPI_PCIHP_OFFSET_ID] = slot;
651 ssdt_ptr[ACPI_PCIHP_OFFSET_ADR + 2] = slot;
652
653 /* Runtime patching of ACPI_EJ0: to disable hotplug for a slot,
654 * replace the method name: _EJ0 by ACPI_EJ0_.
655 */
656 /* Sanity check */
657 assert(!memcmp(ssdt_ptr + ACPI_PCIHP_OFFSET_EJ0, "_EJ0", 4));
658
659 if (!eject) {
660 memcpy(ssdt_ptr + ACPI_PCIHP_OFFSET_EJ0, "EJ0_", 4);
661 }
662 }
663
664 static void patch_pci_windows(PcPciInfo *pci, uint8_t *start, unsigned size)
665 {
666 *ACPI_BUILD_PTR(start, size, acpi_pci32_start[0], uint32_t) =
667 cpu_to_le32(pci->w32.begin);
668
669 *ACPI_BUILD_PTR(start, size, acpi_pci32_end[0], uint32_t) =
670 cpu_to_le32(pci->w32.end - 1);
671
672 if (pci->w64.end || pci->w64.begin) {
673 *ACPI_BUILD_PTR(start, size, acpi_pci64_valid[0], uint8_t) = 1;
674 *ACPI_BUILD_PTR(start, size, acpi_pci64_start[0], uint64_t) =
675 cpu_to_le64(pci->w64.begin);
676 *ACPI_BUILD_PTR(start, size, acpi_pci64_end[0], uint64_t) =
677 cpu_to_le64(pci->w64.end - 1);
678 *ACPI_BUILD_PTR(start, size, acpi_pci64_length[0], uint64_t) =
679 cpu_to_le64(pci->w64.end - pci->w64.begin);
680 } else {
681 *ACPI_BUILD_PTR(start, size, acpi_pci64_valid[0], uint8_t) = 0;
682 }
683 }
684
685 static void
686 build_ssdt(GArray *table_data, GArray *linker,
687 AcpiCpuInfo *cpu, AcpiPmInfo *pm, AcpiMiscInfo *misc,
688 PcPciInfo *pci, PcGuestInfo *guest_info)
689 {
690 int acpi_cpus = MIN(0xff, guest_info->apic_id_limit);
691 int ssdt_start = table_data->len;
692 uint8_t *ssdt_ptr;
693 int i;
694
695 /* Copy header and patch values in the S3_ / S4_ / S5_ packages */
696 ssdt_ptr = acpi_data_push(table_data, sizeof(ssdp_misc_aml));
697 memcpy(ssdt_ptr, ssdp_misc_aml, sizeof(ssdp_misc_aml));
698 if (pm->s3_disabled) {
699 ssdt_ptr[acpi_s3_name[0]] = 'X';
700 }
701 if (pm->s4_disabled) {
702 ssdt_ptr[acpi_s4_name[0]] = 'X';
703 } else {
704 ssdt_ptr[acpi_s4_pkg[0] + 1] = ssdt_ptr[acpi_s4_pkg[0] + 3] =
705 pm->s4_val;
706 }
707
708 patch_pci_windows(pci, ssdt_ptr, sizeof(ssdp_misc_aml));
709
710 *(uint16_t *)(ssdt_ptr + *ssdt_isa_pest) =
711 cpu_to_le16(misc->pvpanic_port);
712
713 {
714 GArray *sb_scope = build_alloc_array();
715 uint8_t op = 0x10; /* ScopeOp */
716
717 build_append_nameseg(sb_scope, "_SB_");
718
719 /* build Processor object for each processor */
720 for (i = 0; i < acpi_cpus; i++) {
721 uint8_t *proc = acpi_data_push(sb_scope, ACPI_PROC_SIZEOF);
722 memcpy(proc, ACPI_PROC_AML, ACPI_PROC_SIZEOF);
723 proc[ACPI_PROC_OFFSET_CPUHEX] = acpi_get_hex(i >> 4);
724 proc[ACPI_PROC_OFFSET_CPUHEX+1] = acpi_get_hex(i);
725 proc[ACPI_PROC_OFFSET_CPUID1] = i;
726 proc[ACPI_PROC_OFFSET_CPUID2] = i;
727 }
728
729 /* build this code:
730 * Method(NTFY, 2) {If (LEqual(Arg0, 0x00)) {Notify(CP00, Arg1)} ...}
731 */
732 /* Arg0 = Processor ID = APIC ID */
733 build_append_notify(sb_scope, "NTFY", "CP%0.02X", 0, acpi_cpus);
734
735 /* build "Name(CPON, Package() { One, One, ..., Zero, Zero, ... })" */
736 build_append_byte(sb_scope, 0x08); /* NameOp */
737 build_append_nameseg(sb_scope, "CPON");
738
739 {
740 GArray *package = build_alloc_array();
741 uint8_t op = 0x12; /* PackageOp */
742
743 build_append_byte(package, acpi_cpus); /* NumElements */
744 for (i = 0; i < acpi_cpus; i++) {
745 uint8_t b = test_bit(i, cpu->found_cpus) ? 0x01 : 0x00;
746 build_append_byte(package, b);
747 }
748
749 build_package(package, op, 2);
750 build_append_array(sb_scope, package);
751 build_free_array(package);
752 }
753
754 {
755 GArray *pci0 = build_alloc_array();
756 uint8_t op = 0x10; /* ScopeOp */;
757
758 build_append_nameseg(pci0, "PCI0");
759
760 /* build Device object for each slot */
761 for (i = 1; i < PCI_SLOT_MAX; i++) {
762 bool eject = test_bit(i, misc->slot_hotplug_enable);
763 void *pcihp = acpi_data_push(pci0, ACPI_PCIHP_SIZEOF);
764
765 memcpy(pcihp, ACPI_PCIHP_AML, ACPI_PCIHP_SIZEOF);
766 patch_pcihp(i, pcihp, eject);
767 }
768
769 build_append_notify(pci0, "PCNT", "S%0.02X_", 1, PCI_SLOT_MAX);
770 build_package(pci0, op, 3);
771 build_append_array(sb_scope, pci0);
772 build_free_array(pci0);
773 }
774
775 build_package(sb_scope, op, 3);
776 build_append_array(table_data, sb_scope);
777 build_free_array(sb_scope);
778 }
779
780 build_header(linker, table_data,
781 (void *)(table_data->data + ssdt_start),
782 ACPI_SSDT_SIGNATURE, table_data->len - ssdt_start, 1);
783 }
784
785 static void
786 build_hpet(GArray *table_data, GArray *linker)
787 {
788 Acpi20Hpet *hpet;
789
790 hpet = acpi_data_push(table_data, sizeof(*hpet));
791 /* Note timer_block_id value must be kept in sync with value advertised by
792 * emulated hpet
793 */
794 hpet->timer_block_id = cpu_to_le32(0x8086a201);
795 hpet->addr.address = cpu_to_le64(HPET_BASE);
796 build_header(linker, table_data,
797 (void *)hpet, ACPI_HPET_SIGNATURE, sizeof(*hpet), 1);
798 }
799
800 static void
801 acpi_build_srat_memory(AcpiSratMemoryAffinity *numamem,
802 uint64_t base, uint64_t len, int node, int enabled)
803 {
804 numamem->type = ACPI_SRAT_MEMORY;
805 numamem->length = sizeof(*numamem);
806 memset(numamem->proximity, 0, 4);
807 numamem->proximity[0] = node;
808 numamem->flags = cpu_to_le32(!!enabled);
809 numamem->base_addr = cpu_to_le64(base);
810 numamem->range_length = cpu_to_le64(len);
811 }
812
813 static void
814 build_srat(GArray *table_data, GArray *linker,
815 AcpiCpuInfo *cpu, PcGuestInfo *guest_info)
816 {
817 AcpiSystemResourceAffinityTable *srat;
818 AcpiSratProcessorAffinity *core;
819 AcpiSratMemoryAffinity *numamem;
820
821 int i;
822 uint64_t curnode;
823 int srat_start, numa_start, slots;
824 uint64_t mem_len, mem_base, next_base;
825
826 srat_start = table_data->len;
827
828 srat = acpi_data_push(table_data, sizeof *srat);
829 srat->reserved1 = cpu_to_le32(1);
830 core = (void *)(srat + 1);
831
832 for (i = 0; i < guest_info->apic_id_limit; ++i) {
833 core = acpi_data_push(table_data, sizeof *core);
834 core->type = ACPI_SRAT_PROCESSOR;
835 core->length = sizeof(*core);
836 core->local_apic_id = i;
837 curnode = guest_info->node_cpu[i];
838 core->proximity_lo = curnode;
839 memset(core->proximity_hi, 0, 3);
840 core->local_sapic_eid = 0;
841 if (test_bit(i, cpu->found_cpus)) {
842 core->flags = cpu_to_le32(1);
843 } else {
844 core->flags = cpu_to_le32(0);
845 }
846 }
847
848
849 /* the memory map is a bit tricky, it contains at least one hole
850 * from 640k-1M and possibly another one from 3.5G-4G.
851 */
852 next_base = 0;
853 numa_start = table_data->len;
854
855 numamem = acpi_data_push(table_data, sizeof *numamem);
856 acpi_build_srat_memory(numamem, 0, 640*1024, 0, 1);
857 next_base = 1024 * 1024;
858 for (i = 1; i < guest_info->numa_nodes + 1; ++i) {
859 mem_base = next_base;
860 mem_len = guest_info->node_mem[i - 1];
861 if (i == 1) {
862 mem_len -= 1024 * 1024;
863 }
864 next_base = mem_base + mem_len;
865
866 /* Cut out the ACPI_PCI hole */
867 if (mem_base <= guest_info->ram_size &&
868 next_base > guest_info->ram_size) {
869 mem_len -= next_base - guest_info->ram_size;
870 if (mem_len > 0) {
871 numamem = acpi_data_push(table_data, sizeof *numamem);
872 acpi_build_srat_memory(numamem, mem_base, mem_len, i-1, 1);
873 }
874 mem_base = 1ULL << 32;
875 mem_len = next_base - guest_info->ram_size;
876 next_base += (1ULL << 32) - guest_info->ram_size;
877 }
878 numamem = acpi_data_push(table_data, sizeof *numamem);
879 acpi_build_srat_memory(numamem, mem_base, mem_len, i - 1, 1);
880 }
881 slots = (table_data->len - numa_start) / sizeof *numamem;
882 for (; slots < guest_info->numa_nodes + 2; slots++) {
883 numamem = acpi_data_push(table_data, sizeof *numamem);
884 acpi_build_srat_memory(numamem, 0, 0, 0, 0);
885 }
886
887 build_header(linker, table_data,
888 (void *)(table_data->data + srat_start),
889 ACPI_SRAT_SIGNATURE,
890 table_data->len - srat_start, 1);
891 }
892
893 static void
894 build_mcfg_q35(GArray *table_data, GArray *linker, AcpiMcfgInfo *info)
895 {
896 AcpiTableMcfg *mcfg;
897 uint32_t sig;
898 int len = sizeof(*mcfg) + 1 * sizeof(mcfg->allocation[0]);
899
900 mcfg = acpi_data_push(table_data, len);
901 mcfg->allocation[0].address = cpu_to_le64(info->mcfg_base);
902 /* Only a single allocation so no need to play with segments */
903 mcfg->allocation[0].pci_segment = cpu_to_le16(0);
904 mcfg->allocation[0].start_bus_number = 0;
905 mcfg->allocation[0].end_bus_number = PCIE_MMCFG_BUS(info->mcfg_size - 1);
906
907 /* MCFG is used for ECAM which can be enabled or disabled by guest.
908 * To avoid table size changes (which create migration issues),
909 * always create the table even if there are no allocations,
910 * but set the signature to a reserved value in this case.
911 * ACPI spec requires OSPMs to ignore such tables.
912 */
913 if (info->mcfg_base == PCIE_BASE_ADDR_UNMAPPED) {
914 sig = ACPI_RSRV_SIGNATURE;
915 } else {
916 sig = ACPI_MCFG_SIGNATURE;
917 }
918 build_header(linker, table_data, (void *)mcfg, sig, len, 1);
919 }
920
921 static void
922 build_dsdt(GArray *table_data, GArray *linker, AcpiMiscInfo *misc)
923 {
924 void *dsdt;
925 assert(misc->dsdt_code && misc->dsdt_size);
926 dsdt = acpi_data_push(table_data, misc->dsdt_size);
927 memcpy(dsdt, misc->dsdt_code, misc->dsdt_size);
928 }
929
930 /* Build final rsdt table */
931 static void
932 build_rsdt(GArray *table_data, GArray *linker, GArray *table_offsets)
933 {
934 AcpiRsdtDescriptorRev1 *rsdt;
935 size_t rsdt_len;
936 int i;
937
938 rsdt_len = sizeof(*rsdt) + sizeof(uint32_t) * table_offsets->len;
939 rsdt = acpi_data_push(table_data, rsdt_len);
940 memcpy(rsdt->table_offset_entry, table_offsets->data,
941 sizeof(uint32_t) * table_offsets->len);
942 for (i = 0; i < table_offsets->len; ++i) {
943 /* rsdt->table_offset_entry to be filled by Guest linker */
944 bios_linker_loader_add_pointer(linker,
945 ACPI_BUILD_TABLE_FILE,
946 ACPI_BUILD_TABLE_FILE,
947 table_data, &rsdt->table_offset_entry[i],
948 sizeof(uint32_t));
949 }
950 build_header(linker, table_data,
951 (void *)rsdt, ACPI_RSDT_SIGNATURE, rsdt_len, 1);
952 }
953
954 static GArray *
955 build_rsdp(GArray *rsdp_table, GArray *linker, unsigned rsdt)
956 {
957 AcpiRsdpDescriptor *rsdp = acpi_data_push(rsdp_table, sizeof *rsdp);
958
959 bios_linker_loader_alloc(linker, ACPI_BUILD_RSDP_FILE, 1,
960 true /* fseg memory */);
961
962 rsdp->signature = cpu_to_le64(ACPI_RSDP_SIGNATURE);
963 memcpy(rsdp->oem_id, ACPI_BUILD_APPNAME6, 6);
964 rsdp->rsdt_physical_address = cpu_to_le32(rsdt);
965 /* Address to be filled by Guest linker */
966 bios_linker_loader_add_pointer(linker, ACPI_BUILD_RSDP_FILE,
967 ACPI_BUILD_TABLE_FILE,
968 rsdp_table, &rsdp->rsdt_physical_address,
969 sizeof rsdp->rsdt_physical_address);
970 rsdp->checksum = 0;
971 /* Checksum to be filled by Guest linker */
972 bios_linker_loader_add_checksum(linker, ACPI_BUILD_RSDP_FILE,
973 rsdp, rsdp, sizeof *rsdp, &rsdp->checksum);
974
975 return rsdp_table;
976 }
977
978 typedef
979 struct AcpiBuildTables {
980 GArray *table_data;
981 GArray *rsdp;
982 GArray *linker;
983 } AcpiBuildTables;
984
985 static inline void acpi_build_tables_init(AcpiBuildTables *tables)
986 {
987 tables->rsdp = g_array_new(false, true /* clear */, 1);
988 tables->table_data = g_array_new(false, true /* clear */, 1);
989 tables->linker = bios_linker_loader_init();
990 }
991
992 static inline void acpi_build_tables_cleanup(AcpiBuildTables *tables, bool mfre)
993 {
994 void *linker_data = bios_linker_loader_cleanup(tables->linker);
995 if (mfre) {
996 g_free(linker_data);
997 }
998 g_array_free(tables->rsdp, mfre);
999 g_array_free(tables->table_data, mfre);
1000 }
1001
1002 typedef
1003 struct AcpiBuildState {
1004 /* Copy of table in RAM (for patching). */
1005 uint8_t *table_ram;
1006 uint32_t table_size;
1007 /* Is table patched? */
1008 uint8_t patched;
1009 PcGuestInfo *guest_info;
1010 } AcpiBuildState;
1011
1012 static bool acpi_get_mcfg(AcpiMcfgInfo *mcfg)
1013 {
1014 Object *pci_host;
1015 QObject *o;
1016 bool ambiguous;
1017
1018 pci_host = object_resolve_path_type("", TYPE_PCI_HOST_BRIDGE, &ambiguous);
1019 g_assert(!ambiguous);
1020 g_assert(pci_host);
1021
1022 o = object_property_get_qobject(pci_host, PCIE_HOST_MCFG_BASE, NULL);
1023 if (!o) {
1024 return false;
1025 }
1026 mcfg->mcfg_base = qint_get_int(qobject_to_qint(o));
1027
1028 o = object_property_get_qobject(pci_host, PCIE_HOST_MCFG_SIZE, NULL);
1029 assert(o);
1030 mcfg->mcfg_size = qint_get_int(qobject_to_qint(o));
1031 return true;
1032 }
1033
1034 static
1035 void acpi_build(PcGuestInfo *guest_info, AcpiBuildTables *tables)
1036 {
1037 GArray *table_offsets;
1038 unsigned facs, dsdt, rsdt;
1039 AcpiCpuInfo cpu;
1040 AcpiPmInfo pm;
1041 AcpiMiscInfo misc;
1042 AcpiMcfgInfo mcfg;
1043 PcPciInfo pci;
1044 uint8_t *u;
1045
1046 acpi_get_cpu_info(&cpu);
1047 acpi_get_pm_info(&pm);
1048 acpi_get_dsdt(&misc);
1049 acpi_get_hotplug_info(&misc);
1050 acpi_get_misc_info(&misc);
1051 acpi_get_pci_info(&pci);
1052
1053 table_offsets = g_array_new(false, true /* clear */,
1054 sizeof(uint32_t));
1055 ACPI_BUILD_DPRINTF(3, "init ACPI tables\n");
1056
1057 bios_linker_loader_alloc(tables->linker, ACPI_BUILD_TABLE_FILE,
1058 64 /* Ensure FACS is aligned */,
1059 false /* high memory */);
1060
1061 /*
1062 * FACS is pointed to by FADT.
1063 * We place it first since it's the only table that has alignment
1064 * requirements.
1065 */
1066 facs = tables->table_data->len;
1067 build_facs(tables->table_data, tables->linker, guest_info);
1068
1069 /* DSDT is pointed to by FADT */
1070 dsdt = tables->table_data->len;
1071 build_dsdt(tables->table_data, tables->linker, &misc);
1072
1073 /* ACPI tables pointed to by RSDT */
1074 acpi_add_table(table_offsets, tables->table_data);
1075 build_fadt(tables->table_data, tables->linker, &pm, facs, dsdt);
1076 acpi_add_table(table_offsets, tables->table_data);
1077
1078 build_ssdt(tables->table_data, tables->linker, &cpu, &pm, &misc, &pci,
1079 guest_info);
1080 acpi_add_table(table_offsets, tables->table_data);
1081
1082 build_madt(tables->table_data, tables->linker, &cpu, guest_info);
1083 acpi_add_table(table_offsets, tables->table_data);
1084 if (misc.has_hpet) {
1085 build_hpet(tables->table_data, tables->linker);
1086 }
1087 if (guest_info->numa_nodes) {
1088 acpi_add_table(table_offsets, tables->table_data);
1089 build_srat(tables->table_data, tables->linker, &cpu, guest_info);
1090 }
1091 if (acpi_get_mcfg(&mcfg)) {
1092 acpi_add_table(table_offsets, tables->table_data);
1093 build_mcfg_q35(tables->table_data, tables->linker, &mcfg);
1094 }
1095
1096 /* Add tables supplied by user (if any) */
1097 for (u = acpi_table_first(); u; u = acpi_table_next(u)) {
1098 unsigned len = acpi_table_len(u);
1099
1100 acpi_add_table(table_offsets, tables->table_data);
1101 g_array_append_vals(tables->table_data, u, len);
1102 }
1103
1104 /* RSDT is pointed to by RSDP */
1105 rsdt = tables->table_data->len;
1106 build_rsdt(tables->table_data, tables->linker, table_offsets);
1107
1108 /* RSDP is in FSEG memory, so allocate it separately */
1109 build_rsdp(tables->rsdp, tables->linker, rsdt);
1110
1111 /* We'll expose it all to Guest so align size to reduce
1112 * chance of size changes.
1113 * RSDP is small so it's easy to keep it immutable, no need to
1114 * bother with alignment.
1115 */
1116 acpi_align_size(tables->table_data, 0x1000);
1117
1118 acpi_align_size(tables->linker, 0x1000);
1119
1120 /* Cleanup memory that's no longer used. */
1121 g_array_free(table_offsets, true);
1122 }
1123
1124 static void acpi_build_update(void *build_opaque, uint32_t offset)
1125 {
1126 AcpiBuildState *build_state = build_opaque;
1127 AcpiBuildTables tables;
1128
1129 /* No state to update or already patched? Nothing to do. */
1130 if (!build_state || build_state->patched) {
1131 return;
1132 }
1133 build_state->patched = 1;
1134
1135 acpi_build_tables_init(&tables);
1136
1137 acpi_build(build_state->guest_info, &tables);
1138
1139 assert(acpi_data_len(tables.table_data) == build_state->table_size);
1140 memcpy(build_state->table_ram, tables.table_data->data,
1141 build_state->table_size);
1142
1143 acpi_build_tables_cleanup(&tables, true);
1144 }
1145
1146 static void acpi_build_reset(void *build_opaque)
1147 {
1148 AcpiBuildState *build_state = build_opaque;
1149 build_state->patched = 0;
1150 }
1151
1152 static void *acpi_add_rom_blob(AcpiBuildState *build_state, GArray *blob,
1153 const char *name)
1154 {
1155 return rom_add_blob(name, blob->data, acpi_data_len(blob), -1, name,
1156 acpi_build_update, build_state);
1157 }
1158
1159 static const VMStateDescription vmstate_acpi_build = {
1160 .name = "acpi_build",
1161 .version_id = 1,
1162 .minimum_version_id = 1,
1163 .minimum_version_id_old = 1,
1164 .fields = (VMStateField[]) {
1165 VMSTATE_UINT8(patched, AcpiBuildState),
1166 VMSTATE_END_OF_LIST()
1167 },
1168 };
1169
1170 void acpi_setup(PcGuestInfo *guest_info)
1171 {
1172 AcpiBuildTables tables;
1173 AcpiBuildState *build_state;
1174
1175 if (!guest_info->fw_cfg) {
1176 ACPI_BUILD_DPRINTF(3, "No fw cfg. Bailing out.\n");
1177 return;
1178 }
1179
1180 if (!guest_info->has_acpi_build) {
1181 ACPI_BUILD_DPRINTF(3, "ACPI build disabled. Bailing out.\n");
1182 return;
1183 }
1184
1185 if (!acpi_enabled) {
1186 ACPI_BUILD_DPRINTF(3, "ACPI disabled. Bailing out.\n");
1187 return;
1188 }
1189
1190 build_state = g_malloc0(sizeof *build_state);
1191
1192 build_state->guest_info = guest_info;
1193
1194 acpi_build_tables_init(&tables);
1195 acpi_build(build_state->guest_info, &tables);
1196
1197 /* Now expose it all to Guest */
1198 build_state->table_ram = acpi_add_rom_blob(build_state, tables.table_data,
1199 ACPI_BUILD_TABLE_FILE);
1200 build_state->table_size = acpi_data_len(tables.table_data);
1201
1202 acpi_add_rom_blob(NULL, tables.linker, "etc/table-loader");
1203
1204 /*
1205 * RSDP is small so it's easy to keep it immutable, no need to
1206 * bother with ROM blobs.
1207 */
1208 fw_cfg_add_file(guest_info->fw_cfg, ACPI_BUILD_RSDP_FILE,
1209 tables.rsdp->data, acpi_data_len(tables.rsdp));
1210
1211 qemu_register_reset(acpi_build_reset, build_state);
1212 acpi_build_reset(build_state);
1213 vmstate_register(NULL, 0, &vmstate_acpi_build, build_state);
1214
1215 /* Cleanup tables but don't free the memory: we track it
1216 * in build_state.
1217 */
1218 acpi_build_tables_cleanup(&tables, false);
1219 }