]>
Commit | Line | Data |
---|---|---|
cf1d4549 JY |
1 | ## @file\r |
2 | # Sec Core for FSP\r | |
3 | #\r | |
d1da2ab9 | 4 | # Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<BR>\r |
cf1d4549 | 5 | #\r |
9672cd30 | 6 | # SPDX-License-Identifier: BSD-2-Clause-Patent\r |
cf1d4549 JY |
7 | #\r |
8 | ##\r | |
9 | \r | |
10 | [Defines]\r | |
11 | INF_VERSION = 0x00010005\r | |
12 | BASE_NAME = FspSecCoreT\r | |
13 | FILE_GUID = 5B94E419-C795-414D-A0D4-B80A877BE5FE\r | |
14 | MODULE_TYPE = SEC\r | |
15 | VERSION_STRING = 1.0\r | |
16 | \r | |
17 | #\r | |
18 | # The following information is for reference only and not required by the build tools.\r | |
19 | #\r | |
20 | # VALID_ARCHITECTURES = IA32\r | |
21 | #\r | |
22 | \r | |
23 | [Sources]\r | |
24 | \r | |
25 | \r | |
26 | [Sources.IA32]\r | |
27 | Ia32/Stack.nasm\r | |
cf1d4549 JY |
28 | Ia32/FspApiEntryT.nasm\r |
29 | Ia32/FspHelper.nasm\r | |
30 | \r | |
31 | [Binaries.Ia32]\r | |
32 | RAW|Vtf0/Bin/ResetVec.ia32.raw |GCC\r | |
33 | \r | |
34 | [Packages]\r | |
35 | MdePkg/MdePkg.dec\r | |
cf1d4549 JY |
36 | IntelFsp2Pkg/IntelFsp2Pkg.dec\r |
37 | \r | |
38 | [LibraryClasses]\r | |
39 | BaseMemoryLib\r | |
40 | DebugLib\r | |
41 | BaseLib\r | |
42 | PciCf8Lib\r | |
43 | SerialPortLib\r | |
44 | FspSwitchStackLib\r | |
45 | FspCommonLib\r | |
46 | FspSecPlatformLib\r | |
47 | \r | |
48 | [Pcd]\r | |
cf1d4549 JY |
49 | gIntelFsp2PkgTokenSpaceGuid.PcdTemporaryRamBase ## CONSUMES\r |
50 | gIntelFsp2PkgTokenSpaceGuid.PcdTemporaryRamSize ## CONSUMES\r | |
51 | gIntelFsp2PkgTokenSpaceGuid.PcdFspReservedBufferSize ## CONSUMES\r | |
52 | \r | |
cf1d4549 JY |
53 | [Ppis]\r |
54 | gEfiTemporaryRamSupportPpiGuid ## PRODUCES\r |