]>
Commit | Line | Data |
---|---|---|
913cb9dc | 1 | /** @file\r |
2 | \r | |
ab6495ea | 3 | This file contains the definination for host controller memory management routines\r |
4 | \r | |
cd5ebaa0 HT |
5 | Copyright (c) 2007 - 2010, Intel Corporation. All rights reserved.<BR>\r |
6 | This program and the accompanying materials\r | |
913cb9dc | 7 | are licensed and made available under the terms and conditions of the BSD License\r |
8 | which accompanies this distribution. The full text of the license may be found at\r | |
9 | http://opensource.org/licenses/bsd-license.php\r | |
10 | \r | |
11 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
12 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
13 | \r | |
913cb9dc | 14 | **/\r |
15 | \r | |
16 | #ifndef _EFI_EHCI_MEM_H_\r | |
17 | #define _EFI_EHCI_MEM_H_\r | |
18 | \r | |
913cb9dc | 19 | #define USB_HC_BIT(a) ((UINTN)(1 << (a)))\r |
20 | \r | |
21 | #define USB_HC_BIT_IS_SET(Data, Bit) \\r | |
22 | ((BOOLEAN)(((Data) & USB_HC_BIT(Bit)) == USB_HC_BIT(Bit)))\r | |
23 | \r | |
24 | #define USB_HC_HIGH_32BIT(Addr64) \\r | |
25 | ((UINT32)(RShiftU64((UINTN)(Addr64), 32) & 0XFFFFFFFF))\r | |
26 | \r | |
913cb9dc | 27 | \r |
1ccdbf2a | 28 | typedef struct _USBHC_MEM_BLOCK USBHC_MEM_BLOCK;\r |
29 | struct _USBHC_MEM_BLOCK {\r | |
913cb9dc | 30 | UINT8 *Bits; // Bit array to record which unit is allocated\r |
31 | UINTN BitsLen;\r | |
32 | UINT8 *Buf;\r | |
33 | UINT8 *BufHost;\r | |
34 | UINTN BufLen; // Memory size in bytes\r | |
35 | VOID *Mapping;\r | |
1ccdbf2a | 36 | USBHC_MEM_BLOCK *Next;\r |
37 | };\r | |
913cb9dc | 38 | \r |
39 | //\r | |
40 | // USBHC_MEM_POOL is used to manage the memory used by USB\r | |
41 | // host controller. EHCI requires the control memory and transfer\r | |
42 | // data to be on the same 4G memory.\r | |
43 | //\r | |
44 | typedef struct _USBHC_MEM_POOL {\r | |
45 | EFI_PCI_IO_PROTOCOL *PciIo;\r | |
46 | BOOLEAN Check4G;\r | |
47 | UINT32 Which4G;\r | |
48 | USBHC_MEM_BLOCK *Head;\r | |
49 | } USBHC_MEM_POOL;\r | |
50 | \r | |
1ccdbf2a | 51 | //\r |
52 | // Memory allocation unit, must be 2^n, n>4\r | |
53 | //\r | |
54 | #define USBHC_MEM_UNIT 64\r | |
913cb9dc | 55 | \r |
1ccdbf2a | 56 | #define USBHC_MEM_UNIT_MASK (USBHC_MEM_UNIT - 1)\r |
57 | #define USBHC_MEM_DEFAULT_PAGES 16\r | |
913cb9dc | 58 | \r |
59 | #define USBHC_MEM_ROUND(Len) (((Len) + USBHC_MEM_UNIT_MASK) & (~USBHC_MEM_UNIT_MASK))\r | |
60 | \r | |
61 | //\r | |
62 | // Advance the byte and bit to the next bit, adjust byte accordingly.\r | |
63 | //\r | |
64 | #define NEXT_BIT(Byte, Bit) \\r | |
65 | do { \\r | |
66 | (Bit)++; \\r | |
67 | if ((Bit) > 7) { \\r | |
68 | (Byte)++; \\r | |
69 | (Bit) = 0; \\r | |
70 | } \\r | |
71 | } while (0)\r | |
72 | \r | |
73 | \r | |
ab6495ea | 74 | /**\r |
75 | Initialize the memory management pool for the host controller.\r | |
76 | \r | |
77 | @param PciIo The PciIo that can be used to access the host controller.\r | |
78 | @param Check4G Whether the host controller requires allocated memory\r | |
79 | from one 4G address space.\r | |
80 | @param Which4G The 4G memory area each memory allocated should be from.\r | |
913cb9dc | 81 | \r |
ab6495ea | 82 | @retval EFI_SUCCESS The memory pool is initialized.\r |
83 | @retval EFI_OUT_OF_RESOURCE Fail to init the memory pool.\r | |
84 | \r | |
85 | **/\r | |
913cb9dc | 86 | USBHC_MEM_POOL *\r |
87 | UsbHcInitMemPool (\r | |
88 | IN EFI_PCI_IO_PROTOCOL *PciIo,\r | |
89 | IN BOOLEAN Check4G,\r | |
90 | IN UINT32 Which4G\r | |
ed66e1bc | 91 | );\r |
913cb9dc | 92 | \r |
93 | \r | |
913cb9dc | 94 | /**\r |
ab6495ea | 95 | Release the memory management pool.\r |
913cb9dc | 96 | \r |
ab6495ea | 97 | @param Pool The USB memory pool to free.\r |
913cb9dc | 98 | \r |
ab6495ea | 99 | @return EFI_SUCCESS The memory pool is freed.\r |
100 | @return EFI_DEVICE_ERROR Failed to free the memory pool.\r | |
913cb9dc | 101 | \r |
102 | **/\r | |
103 | EFI_STATUS\r | |
104 | UsbHcFreeMemPool (\r | |
105 | IN USBHC_MEM_POOL *Pool\r | |
ed66e1bc | 106 | );\r |
913cb9dc | 107 | \r |
108 | \r | |
109 | \r | |
110 | /**\r | |
111 | Allocate some memory from the host controller's memory pool\r | |
112 | which can be used to communicate with host controller.\r | |
113 | \r | |
ab6495ea | 114 | @param Pool The host controller's memory pool.\r |
115 | @param Size Size of the memory to allocate.\r | |
913cb9dc | 116 | \r |
ab6495ea | 117 | @return The allocated memory or NULL.\r |
913cb9dc | 118 | \r |
119 | **/\r | |
120 | VOID *\r | |
121 | UsbHcAllocateMem (\r | |
122 | IN USBHC_MEM_POOL *Pool,\r | |
123 | IN UINTN Size\r | |
ed66e1bc | 124 | );\r |
913cb9dc | 125 | \r |
126 | \r | |
127 | \r | |
128 | /**\r | |
ab6495ea | 129 | Free the allocated memory back to the memory pool.\r |
913cb9dc | 130 | \r |
ab6495ea | 131 | @param Pool The memory pool of the host controller.\r |
132 | @param Mem The memory to free.\r | |
133 | @param Size The size of the memory to free.\r | |
913cb9dc | 134 | \r |
ab6495ea | 135 | @return None.\r |
913cb9dc | 136 | \r |
137 | **/\r | |
138 | VOID\r | |
139 | UsbHcFreeMem (\r | |
140 | IN USBHC_MEM_POOL *Pool,\r | |
141 | IN VOID *Mem,\r | |
142 | IN UINTN Size\r | |
ed66e1bc | 143 | );\r |
aa91de05 | 144 | \r |
145 | /**\r | |
146 | Calculate the corresponding pci bus address according to the Mem parameter.\r | |
147 | \r | |
148 | @param Pool The memory pool of the host controller.\r | |
149 | @param Mem The pointer to host memory.\r | |
150 | @param Size The size of the memory region.\r | |
151 | \r | |
152 | @return the pci memory address\r | |
153 | **/\r | |
154 | EFI_PHYSICAL_ADDRESS\r | |
155 | UsbHcGetPciAddressForHostMem (\r | |
156 | IN USBHC_MEM_POOL *Pool,\r | |
157 | IN VOID *Mem,\r | |
158 | IN UINTN Size\r | |
159 | );\r | |
160 | \r | |
913cb9dc | 161 | #endif\r |