]>
Commit | Line | Data |
---|---|---|
878ddf1f | 1 | /** @file\r |
b206d01d | 2 | DebugSupport protocol and supporting definitions as defined in the UEFI2.0\r |
878ddf1f | 3 | specification.\r |
4 | \r | |
5 | The DebugSupport protocol is used by source level debuggers to abstract the\r | |
6 | processor and handle context save and restore operations.\r | |
7 | \r | |
8 | Copyright (c) 2006, Intel Corporation \r | |
9 | All rights reserved. This program and the accompanying materials \r | |
10 | are licensed and made available under the terms and conditions of the BSD License \r | |
11 | which accompanies this distribution. The full text of the license may be found at \r | |
12 | http://opensource.org/licenses/bsd-license.php \r | |
13 | \r | |
14 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r | |
15 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r | |
16 | \r | |
17 | Module Name: DebugSupport.h\r | |
18 | \r | |
19 | **/\r | |
20 | \r | |
21 | #ifndef __DEBUG_SUPPORT_H__\r | |
22 | #define __DEBUG_SUPPORT_H__\r | |
23 | \r | |
24 | typedef struct _EFI_DEBUG_SUPPORT_PROTOCOL EFI_DEBUG_SUPPORT_PROTOCOL;\r | |
25 | \r | |
26 | //\r | |
27 | // Debug Support protocol {2755590C-6F3C-42FA-9EA4-A3BA543CDA25}\r | |
28 | //\r | |
29 | #define EFI_DEBUG_SUPPORT_PROTOCOL_GUID \\r | |
30 | { \\r | |
31 | 0x2755590C, 0x6F3C, 0x42FA, {0x9E, 0xA4, 0xA3, 0xBA, 0x54, 0x3C, 0xDA, 0x25 } \\r | |
32 | }\r | |
33 | \r | |
34 | //\r | |
35 | // Debug Support definitions\r | |
36 | //\r | |
37 | typedef INTN EFI_EXCEPTION_TYPE;\r | |
38 | \r | |
39 | //\r | |
40 | // IA-32 processor exception types\r | |
41 | //\r | |
42 | #define EXCEPT_IA32_DIVIDE_ERROR 0\r | |
43 | #define EXCEPT_IA32_DEBUG 1\r | |
44 | #define EXCEPT_IA32_NMI 2\r | |
45 | #define EXCEPT_IA32_BREAKPOINT 3\r | |
46 | #define EXCEPT_IA32_OVERFLOW 4\r | |
47 | #define EXCEPT_IA32_BOUND 5\r | |
48 | #define EXCEPT_IA32_INVALID_OPCODE 6\r | |
49 | #define EXCEPT_IA32_DOUBLE_FAULT 8\r | |
50 | #define EXCEPT_IA32_INVALID_TSS 10\r | |
51 | #define EXCEPT_IA32_SEG_NOT_PRESENT 11\r | |
52 | #define EXCEPT_IA32_STACK_FAULT 12\r | |
53 | #define EXCEPT_IA32_GP_FAULT 13\r | |
54 | #define EXCEPT_IA32_PAGE_FAULT 14\r | |
55 | #define EXCEPT_IA32_FP_ERROR 16\r | |
56 | #define EXCEPT_IA32_ALIGNMENT_CHECK 17\r | |
57 | #define EXCEPT_IA32_MACHINE_CHECK 18\r | |
58 | #define EXCEPT_IA32_SIMD 19\r | |
59 | \r | |
60 | //\r | |
61 | // IA-32 processor context definition\r | |
62 | //\r | |
63 | //\r | |
64 | // FXSAVE_STATE\r | |
65 | // FP / MMX / XMM registers (see fxrstor instruction definition)\r | |
66 | //\r | |
67 | typedef struct {\r | |
68 | UINT16 Fcw;\r | |
69 | UINT16 Fsw;\r | |
70 | UINT16 Ftw;\r | |
71 | UINT16 Opcode;\r | |
72 | UINT32 Eip;\r | |
73 | UINT16 Cs;\r | |
74 | UINT16 Reserved1;\r | |
75 | UINT32 DataOffset;\r | |
76 | UINT16 Ds;\r | |
77 | UINT8 Reserved2[10];\r | |
b206d01d LG |
78 | #if (EFI_SPECIFICATION_VERSION >= 0x00020000)\r |
79 | UINT8 St0Mm0[10], Reserved3[6];\r | |
80 | UINT8 St1Mm1[10], Reserved4[6];\r | |
81 | UINT8 St2Mm2[10], Reserved5[6];\r | |
82 | UINT8 St3Mm3[10], Reserved6[6];\r | |
83 | UINT8 St4Mm4[10], Reserved7[6];\r | |
84 | UINT8 St5Mm5[10], Reserved8[6];\r | |
85 | UINT8 St6Mm6[10], Reserved9[6];\r | |
86 | UINT8 St7Mm7[10], Reserved10[6];\r | |
87 | UINT8 Xmm0[16];\r | |
88 | UINT8 Xmm1[16];\r | |
89 | UINT8 Xmm2[16];\r | |
90 | UINT8 Xmm3[16];\r | |
91 | UINT8 Xmm4[16];\r | |
92 | UINT8 Xmm5[16];\r | |
93 | UINT8 Xmm6[16];\r | |
94 | UINT8 Xmm7[16];\r | |
95 | UINT8 Reserved11[14 * 16];\r | |
96 | } EFI_FX_SAVE_STATE_IA32;\r | |
97 | #else\r | |
878ddf1f | 98 | UINT8 St0Mm0[10], Reserved3[6];\r |
99 | UINT8 St0Mm1[10], Reserved4[6];\r | |
100 | UINT8 St0Mm2[10], Reserved5[6];\r | |
101 | UINT8 St0Mm3[10], Reserved6[6];\r | |
102 | UINT8 St0Mm4[10], Reserved7[6];\r | |
103 | UINT8 St0Mm5[10], Reserved8[6];\r | |
104 | UINT8 St0Mm6[10], Reserved9[6];\r | |
105 | UINT8 St0Mm7[10], Reserved10[6];\r | |
106 | UINT8 Reserved11[22 * 16];\r | |
b206d01d LG |
107 | } EFI_FX_SAVE_STATE;\r |
108 | #endif\r | |
878ddf1f | 109 | \r |
110 | typedef struct {\r | |
111 | UINT32 ExceptionData;\r | |
b206d01d | 112 | #if (EFI_SPECIFICATION_VERSION >= 0x00020000)\r |
878ddf1f | 113 | EFI_FX_SAVE_STATE_IA32 FxSaveState;\r |
b206d01d LG |
114 | #else\r |
115 | EFI_FX_SAVE_STATE FxSaveState;\r | |
116 | #endif\r | |
878ddf1f | 117 | UINT32 Dr0;\r |
118 | UINT32 Dr1;\r | |
119 | UINT32 Dr2;\r | |
120 | UINT32 Dr3;\r | |
121 | UINT32 Dr6;\r | |
122 | UINT32 Dr7;\r | |
123 | UINT32 Cr0;\r | |
b206d01d | 124 | UINT32 Cr1; /* Reserved */\r |
878ddf1f | 125 | UINT32 Cr2;\r |
126 | UINT32 Cr3;\r | |
127 | UINT32 Cr4;\r | |
128 | UINT32 Eflags;\r | |
129 | UINT32 Ldtr;\r | |
130 | UINT32 Tr;\r | |
131 | UINT32 Gdtr[2];\r | |
132 | UINT32 Idtr[2];\r | |
133 | UINT32 Eip;\r | |
134 | UINT32 Gs;\r | |
135 | UINT32 Fs;\r | |
136 | UINT32 Es;\r | |
137 | UINT32 Ds;\r | |
138 | UINT32 Cs;\r | |
139 | UINT32 Ss;\r | |
140 | UINT32 Edi;\r | |
141 | UINT32 Esi;\r | |
142 | UINT32 Ebp;\r | |
143 | UINT32 Esp;\r | |
144 | UINT32 Ebx;\r | |
145 | UINT32 Edx;\r | |
146 | UINT32 Ecx;\r | |
147 | UINT32 Eax;\r | |
148 | } EFI_SYSTEM_CONTEXT_IA32;\r | |
149 | \r | |
b206d01d LG |
150 | //\r |
151 | // X64 processor exception types\r | |
152 | //\r | |
153 | #define EXCEPT_X64_DIVIDE_ERROR 0\r | |
154 | #define EXCEPT_X64_DEBUG 1\r | |
155 | #define EXCEPT_X64_NMI 2\r | |
156 | #define EXCEPT_X64_BREAKPOINT 3\r | |
157 | #define EXCEPT_X64_OVERFLOW 4\r | |
158 | #define EXCEPT_X64_BOUND 5\r | |
159 | #define EXCEPT_X64_INVALID_OPCODE 6\r | |
160 | #define EXCEPT_X64_DOUBLE_FAULT 8\r | |
161 | #define EXCEPT_X64_INVALID_TSS 10\r | |
162 | #define EXCEPT_X64_SEG_NOT_PRESENT 11\r | |
163 | #define EXCEPT_X64_STACK_FAULT 12\r | |
164 | #define EXCEPT_X64_GP_FAULT 13\r | |
165 | #define EXCEPT_X64_PAGE_FAULT 14\r | |
166 | #define EXCEPT_X64_FP_ERROR 16\r | |
167 | #define EXCEPT_X64_ALIGNMENT_CHECK 17\r | |
168 | #define EXCEPT_X64_MACHINE_CHECK 18\r | |
169 | #define EXCEPT_X64_SIMD 19\r | |
170 | \r | |
171 | //\r | |
172 | // X64 processor context definition\r | |
173 | //\r | |
174 | // FXSAVE_STATE\r | |
175 | // FP / MMX / XMM registers (see fxrstor instruction definition)\r | |
176 | //\r | |
177 | typedef struct {\r | |
178 | UINT16 Fcw;\r | |
179 | UINT16 Fsw;\r | |
180 | UINT16 Ftw;\r | |
181 | UINT16 Opcode;\r | |
182 | UINT64 Rip;\r | |
183 | UINT64 DataOffset;\r | |
184 | UINT8 Reserved1[8];\r | |
185 | UINT8 St0Mm0[10], Reserved2[6];\r | |
186 | UINT8 St1Mm1[10], Reserved3[6];\r | |
187 | UINT8 St2Mm2[10], Reserved4[6];\r | |
188 | UINT8 St3Mm3[10], Reserved5[6];\r | |
189 | UINT8 St4Mm4[10], Reserved6[6];\r | |
190 | UINT8 St5Mm5[10], Reserved7[6];\r | |
191 | UINT8 St6Mm6[10], Reserved8[6];\r | |
192 | UINT8 St7Mm7[10], Reserved9[6];\r | |
193 | UINT8 Xmm0[16];\r | |
194 | UINT8 Xmm1[16];\r | |
195 | UINT8 Xmm2[16];\r | |
196 | UINT8 Xmm3[16];\r | |
197 | UINT8 Xmm4[16];\r | |
198 | UINT8 Xmm5[16];\r | |
199 | UINT8 Xmm6[16];\r | |
200 | UINT8 Xmm7[16];\r | |
201 | UINT8 Reserved11[14 * 16];\r | |
202 | } EFI_FX_SAVE_STATE_X64;\r | |
203 | \r | |
204 | typedef struct {\r | |
205 | UINT64 ExceptionData;\r | |
206 | EFI_FX_SAVE_STATE_X64 FxSaveState;\r | |
207 | UINT64 Dr0;\r | |
208 | UINT64 Dr1;\r | |
209 | UINT64 Dr2;\r | |
210 | UINT64 Dr3;\r | |
211 | UINT64 Dr6;\r | |
212 | UINT64 Dr7;\r | |
213 | UINT64 Cr0;\r | |
214 | UINT64 Cr1; /* Reserved */\r | |
215 | UINT64 Cr2;\r | |
216 | UINT64 Cr3;\r | |
217 | UINT64 Cr4;\r | |
218 | UINT64 Cr8;\r | |
219 | UINT64 Rflags;\r | |
220 | UINT64 Ldtr;\r | |
221 | UINT64 Tr;\r | |
222 | UINT64 Gdtr[2];\r | |
223 | UINT64 Idtr[2];\r | |
224 | UINT64 Rip;\r | |
225 | UINT64 Gs;\r | |
226 | UINT64 Fs;\r | |
227 | UINT64 Es;\r | |
228 | UINT64 Ds;\r | |
229 | UINT64 Cs;\r | |
230 | UINT64 Ss;\r | |
231 | UINT64 Rdi;\r | |
232 | UINT64 Rsi;\r | |
233 | UINT64 Rbp;\r | |
234 | UINT64 Rsp;\r | |
235 | UINT64 Rbx;\r | |
236 | UINT64 Rdx;\r | |
237 | UINT64 Rcx;\r | |
238 | UINT64 Rax;\r | |
239 | UINT64 R8;\r | |
240 | UINT64 R9;\r | |
241 | UINT64 R10;\r | |
242 | UINT64 R11;\r | |
243 | UINT64 R12;\r | |
244 | UINT64 R13;\r | |
245 | UINT64 R14;\r | |
246 | UINT64 R15;\r | |
247 | } EFI_SYSTEM_CONTEXT_X64;\r | |
248 | \r | |
878ddf1f | 249 | //\r |
250 | // IPF processor exception types\r | |
251 | //\r | |
252 | #define EXCEPT_IPF_VHTP_TRANSLATION 0\r | |
253 | #define EXCEPT_IPF_INSTRUCTION_TLB 1\r | |
254 | #define EXCEPT_IPF_DATA_TLB 2\r | |
255 | #define EXCEPT_IPF_ALT_INSTRUCTION_TLB 3\r | |
256 | #define EXCEPT_IPF_ALT_DATA_TLB 4\r | |
257 | #define EXCEPT_IPF_DATA_NESTED_TLB 5\r | |
258 | #define EXCEPT_IPF_INSTRUCTION_KEY_MISSED 6\r | |
259 | #define EXCEPT_IPF_DATA_KEY_MISSED 7\r | |
260 | #define EXCEPT_IPF_DIRTY_BIT 8\r | |
261 | #define EXCEPT_IPF_INSTRUCTION_ACCESS_BIT 9\r | |
262 | #define EXCEPT_IPF_DATA_ACCESS_BIT 10\r | |
263 | #define EXCEPT_IPF_BREAKPOINT 11\r | |
264 | #define EXCEPT_IPF_EXTERNAL_INTERRUPT 12\r | |
265 | //\r | |
266 | // 13 - 19 reserved\r | |
267 | //\r | |
268 | #define EXCEPT_IPF_PAGE_NOT_PRESENT 20\r | |
269 | #define EXCEPT_IPF_KEY_PERMISSION 21\r | |
270 | #define EXCEPT_IPF_INSTRUCTION_ACCESS_RIGHTS 22\r | |
271 | #define EXCEPT_IPF_DATA_ACCESS_RIGHTS 23\r | |
272 | #define EXCEPT_IPF_GENERAL_EXCEPTION 24\r | |
273 | #define EXCEPT_IPF_DISABLED_FP_REGISTER 25\r | |
274 | #define EXCEPT_IPF_NAT_CONSUMPTION 26\r | |
275 | #define EXCEPT_IPF_SPECULATION 27\r | |
276 | //\r | |
277 | // 28 reserved\r | |
278 | //\r | |
279 | #define EXCEPT_IPF_DEBUG 29\r | |
280 | #define EXCEPT_IPF_UNALIGNED_REFERENCE 30\r | |
281 | #define EXCEPT_IPF_UNSUPPORTED_DATA_REFERENCE 31\r | |
282 | #define EXCEPT_IPF_FP_FAULT 32\r | |
283 | #define EXCEPT_IPF_FP_TRAP 33\r | |
284 | #define EXCEPT_IPF_LOWER_PRIVILEGE_TRANSFER_TRAP 34\r | |
285 | #define EXCEPT_IPF_TAKEN_BRANCH 35\r | |
286 | #define EXCEPT_IPF_SINGLE_STEP 36\r | |
287 | //\r | |
288 | // 37 - 44 reserved\r | |
289 | //\r | |
290 | #define EXCEPT_IPF_IA32_EXCEPTION 45\r | |
291 | #define EXCEPT_IPF_IA32_INTERCEPT 46\r | |
292 | #define EXCEPT_IPF_IA32_INTERRUPT 47\r | |
293 | \r | |
294 | //\r | |
295 | // IPF processor context definition\r | |
296 | //\r | |
297 | typedef struct {\r | |
298 | //\r | |
299 | // The first reserved field is necessary to preserve alignment for the correct\r | |
300 | // bits in UNAT and to insure F2 is 16 byte aligned..\r | |
301 | //\r | |
302 | UINT64 Reserved;\r | |
303 | UINT64 R1;\r | |
304 | UINT64 R2;\r | |
305 | UINT64 R3;\r | |
306 | UINT64 R4;\r | |
307 | UINT64 R5;\r | |
308 | UINT64 R6;\r | |
309 | UINT64 R7;\r | |
310 | UINT64 R8;\r | |
311 | UINT64 R9;\r | |
312 | UINT64 R10;\r | |
313 | UINT64 R11;\r | |
314 | UINT64 R12;\r | |
315 | UINT64 R13;\r | |
316 | UINT64 R14;\r | |
317 | UINT64 R15;\r | |
318 | UINT64 R16;\r | |
319 | UINT64 R17;\r | |
320 | UINT64 R18;\r | |
321 | UINT64 R19;\r | |
322 | UINT64 R20;\r | |
323 | UINT64 R21;\r | |
324 | UINT64 R22;\r | |
325 | UINT64 R23;\r | |
326 | UINT64 R24;\r | |
327 | UINT64 R25;\r | |
328 | UINT64 R26;\r | |
329 | UINT64 R27;\r | |
330 | UINT64 R28;\r | |
331 | UINT64 R29;\r | |
332 | UINT64 R30;\r | |
333 | UINT64 R31;\r | |
334 | \r | |
335 | UINT64 F2[2];\r | |
336 | UINT64 F3[2];\r | |
337 | UINT64 F4[2];\r | |
338 | UINT64 F5[2];\r | |
339 | UINT64 F6[2];\r | |
340 | UINT64 F7[2];\r | |
341 | UINT64 F8[2];\r | |
342 | UINT64 F9[2];\r | |
343 | UINT64 F10[2];\r | |
344 | UINT64 F11[2];\r | |
345 | UINT64 F12[2];\r | |
346 | UINT64 F13[2];\r | |
347 | UINT64 F14[2];\r | |
348 | UINT64 F15[2];\r | |
349 | UINT64 F16[2];\r | |
350 | UINT64 F17[2];\r | |
351 | UINT64 F18[2];\r | |
352 | UINT64 F19[2];\r | |
353 | UINT64 F20[2];\r | |
354 | UINT64 F21[2];\r | |
355 | UINT64 F22[2];\r | |
356 | UINT64 F23[2];\r | |
357 | UINT64 F24[2];\r | |
358 | UINT64 F25[2];\r | |
359 | UINT64 F26[2];\r | |
360 | UINT64 F27[2];\r | |
361 | UINT64 F28[2];\r | |
362 | UINT64 F29[2];\r | |
363 | UINT64 F30[2];\r | |
364 | UINT64 F31[2];\r | |
365 | \r | |
366 | UINT64 Pr;\r | |
367 | \r | |
368 | UINT64 B0;\r | |
369 | UINT64 B1;\r | |
370 | UINT64 B2;\r | |
371 | UINT64 B3;\r | |
372 | UINT64 B4;\r | |
373 | UINT64 B5;\r | |
374 | UINT64 B6;\r | |
375 | UINT64 B7;\r | |
376 | \r | |
377 | //\r | |
378 | // application registers\r | |
379 | //\r | |
380 | UINT64 ArRsc;\r | |
381 | UINT64 ArBsp;\r | |
382 | UINT64 ArBspstore;\r | |
383 | UINT64 ArRnat;\r | |
384 | \r | |
385 | UINT64 ArFcr;\r | |
386 | \r | |
387 | UINT64 ArEflag;\r | |
388 | UINT64 ArCsd;\r | |
389 | UINT64 ArSsd;\r | |
390 | UINT64 ArCflg;\r | |
391 | UINT64 ArFsr;\r | |
392 | UINT64 ArFir;\r | |
393 | UINT64 ArFdr;\r | |
394 | \r | |
395 | UINT64 ArCcv;\r | |
396 | \r | |
397 | UINT64 ArUnat;\r | |
398 | \r | |
399 | UINT64 ArFpsr;\r | |
400 | \r | |
401 | UINT64 ArPfs;\r | |
402 | UINT64 ArLc;\r | |
403 | UINT64 ArEc;\r | |
404 | \r | |
405 | //\r | |
406 | // control registers\r | |
407 | //\r | |
408 | UINT64 CrDcr;\r | |
409 | UINT64 CrItm;\r | |
410 | UINT64 CrIva;\r | |
411 | UINT64 CrPta;\r | |
412 | UINT64 CrIpsr;\r | |
413 | UINT64 CrIsr;\r | |
414 | UINT64 CrIip;\r | |
415 | UINT64 CrIfa;\r | |
416 | UINT64 CrItir;\r | |
417 | UINT64 CrIipa;\r | |
418 | UINT64 CrIfs;\r | |
419 | UINT64 CrIim;\r | |
420 | UINT64 CrIha;\r | |
421 | \r | |
422 | //\r | |
423 | // debug registers\r | |
424 | //\r | |
425 | UINT64 Dbr0;\r | |
426 | UINT64 Dbr1;\r | |
427 | UINT64 Dbr2;\r | |
428 | UINT64 Dbr3;\r | |
429 | UINT64 Dbr4;\r | |
430 | UINT64 Dbr5;\r | |
431 | UINT64 Dbr6;\r | |
432 | UINT64 Dbr7;\r | |
433 | \r | |
434 | UINT64 Ibr0;\r | |
435 | UINT64 Ibr1;\r | |
436 | UINT64 Ibr2;\r | |
437 | UINT64 Ibr3;\r | |
438 | UINT64 Ibr4;\r | |
439 | UINT64 Ibr5;\r | |
440 | UINT64 Ibr6;\r | |
441 | UINT64 Ibr7;\r | |
442 | \r | |
443 | //\r | |
444 | // virtual registers - nat bits for R1-R31\r | |
445 | //\r | |
446 | UINT64 IntNat;\r | |
447 | \r | |
448 | } EFI_SYSTEM_CONTEXT_IPF;\r | |
449 | \r | |
450 | //\r | |
451 | // EBC processor exception types\r | |
452 | //\r | |
453 | #define EXCEPT_EBC_UNDEFINED 0\r | |
454 | #define EXCEPT_EBC_DIVIDE_ERROR 1\r | |
455 | #define EXCEPT_EBC_DEBUG 2\r | |
456 | #define EXCEPT_EBC_BREAKPOINT 3\r | |
457 | #define EXCEPT_EBC_OVERFLOW 4\r | |
458 | #define EXCEPT_EBC_INVALID_OPCODE 5 // opcode out of range\r | |
459 | #define EXCEPT_EBC_STACK_FAULT 6\r | |
460 | #define EXCEPT_EBC_ALIGNMENT_CHECK 7\r | |
461 | #define EXCEPT_EBC_INSTRUCTION_ENCODING 8 // malformed instruction\r | |
462 | #define EXCEPT_EBC_BAD_BREAK 9 // BREAK 0 or undefined BREAK\r | |
463 | #define EXCEPT_EBC_STEP 10 // to support debug stepping\r | |
464 | //\r | |
465 | // For coding convenience, define the maximum valid EBC exception.\r | |
466 | //\r | |
467 | #define MAX_EBC_EXCEPTION EXCEPT_EBC_STEP\r | |
468 | \r | |
469 | //\r | |
470 | // EBC processor context definition\r | |
471 | //\r | |
472 | typedef struct {\r | |
473 | UINT64 R0;\r | |
474 | UINT64 R1;\r | |
475 | UINT64 R2;\r | |
476 | UINT64 R3;\r | |
477 | UINT64 R4;\r | |
478 | UINT64 R5;\r | |
479 | UINT64 R6;\r | |
480 | UINT64 R7;\r | |
481 | UINT64 Flags;\r | |
482 | UINT64 ControlFlags;\r | |
483 | UINT64 Ip;\r | |
484 | } EFI_SYSTEM_CONTEXT_EBC;\r | |
485 | \r | |
486 | //\r | |
487 | // Universal EFI_SYSTEM_CONTEXT definition\r | |
488 | //\r | |
489 | typedef union {\r | |
490 | EFI_SYSTEM_CONTEXT_EBC *SystemContextEbc;\r | |
491 | EFI_SYSTEM_CONTEXT_IA32 *SystemContextIa32;\r | |
b206d01d | 492 | EFI_SYSTEM_CONTEXT_X64 *SystemContextX64;\r |
878ddf1f | 493 | EFI_SYSTEM_CONTEXT_IPF *SystemContextIpf;\r |
494 | } EFI_SYSTEM_CONTEXT;\r | |
495 | \r | |
496 | //\r | |
497 | // DebugSupport callback function prototypes\r | |
498 | //\r | |
499 | \r | |
500 | /** \r | |
501 | Registers and enables an exception callback function for the specified exception.\r | |
502 | \r | |
503 | @param ExceptionType Exception types in EBC, IA-32, X64, or IPF\r | |
504 | @param SystemContext Exception content.\r | |
505 | \r | |
506 | **/\r | |
507 | typedef\r | |
508 | VOID\r | |
509 | (*EFI_EXCEPTION_CALLBACK) (\r | |
510 | IN EFI_EXCEPTION_TYPE ExceptionType,\r | |
511 | IN OUT EFI_SYSTEM_CONTEXT SystemContext\r | |
512 | );\r | |
513 | \r | |
514 | /** \r | |
515 |