]>
Commit | Line | Data |
---|---|---|
3cbfba02 DW |
1 | /**\r |
2 | \r | |
3 | Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r | |
4 | \r | |
7ede8060 | 5 | SPDX-License-Identifier: BSD-2-Clause-Patent\r |
3cbfba02 DW |
6 | \r |
7 | \r | |
8 | \r | |
9 | @file\r | |
10 | PchRegsHda.h\r | |
11 | \r | |
12 | @brief\r | |
13 | Register names for PCH High Definition Audio device.\r | |
14 | \r | |
15 | Conventions:\r | |
16 | \r | |
17 | - Prefixes:\r | |
18 | Definitions beginning with "R_" are registers\r | |
19 | Definitions beginning with "B_" are bits within registers\r | |
20 | Definitions beginning with "V_" are meaningful values of bits within the registers\r | |
21 | Definitions beginning with "S_" are register sizes\r | |
22 | Definitions beginning with "N_" are the bit position\r | |
23 | - In general, PCH registers are denoted by "_PCH_" in register names\r | |
24 | - Registers / bits that are different between PCH generations are denoted by\r | |
25 | "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r | |
26 | - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r | |
27 | at the end of the register/bit names\r | |
28 | - Registers / bits of new devices introduced in a PCH generation will be just named\r | |
29 | as "_PCH_" without <generation_name> inserted.\r | |
30 | \r | |
31 | **/\r | |
32 | #ifndef _PCH_REGS_HDA_H_\r | |
33 | #define _PCH_REGS_HDA_H_\r | |
34 | \r | |
35 | ///\r | |
36 | /// Azalia Controller Registers (D27:F0)\r | |
37 | ///\r | |
38 | #define PCI_DEVICE_NUMBER_PCH_AZALIA 27\r | |
39 | #define PCI_FUNCTION_NUMBER_PCH_AZALIA 0\r | |
40 | \r | |
41 | #define R_PCH_HDA_PCS 0x54 // Power Management Control and Status\r | |
42 | #define B_PCH_HDA_PCS_DATA 0xFF000000 // Data, does not apply\r | |
43 | #define B_PCH_HDA_PCS_CCE BIT23 // Bus Power Control Enable, does not apply\r | |
44 | #define B_PCH_HDA_PCS_PMES BIT15 // PME Status\r | |
45 | #define B_PCH_HDA_PCS_PMEE BIT8 // PME Enable\r | |
46 | #define B_PCH_HDA_PCS_PS (BIT1 | BIT0) // Power State - D0/D3 Hot\r | |
47 | #define V_PCH_HDA_PCS_PS0 0x00\r | |
48 | #define V_PCH_HDA_PCS_PS3 0x03\r | |
49 | \r | |
50 | #endif\r |