]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/kvm/vmx.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: ppc: Add extra E500 exceptions
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / kvm / vmx.c
CommitLineData
6aa8b732
AK		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * This module enables machines with Intel VT-x extensions to run virtual
5 * machines without emulation or binary translation.
6 *
7 * Copyright (C) 2006 Qumranet, Inc.
8 *
9 * Authors:
10 * Avi Kivity <avi@qumranet.com>
11 * Yaniv Kamay <yaniv@qumranet.com>
12 *
13 * This work is licensed under the terms of the GNU GPL, version 2. See
14 * the COPYING file in the top-level directory.
15 *
16 */
17
85f455f7 18#include "irq.h"
1d737c8a 19#include "mmu.h"
e495606d 20
edf88417 21#include <linux/kvm_host.h>
6aa8b732 22#include <linux/module.h>
9d8f549d 23#include <linux/kernel.h>
6aa8b732
AK		 24#include <linux/mm.h>
25#include <linux/highmem.h>
e8edc6e0 26#include <linux/sched.h>
c7addb90 27#include <linux/moduleparam.h>
5fdbf976 28#include "kvm_cache_regs.h"
35920a35 29#include "x86.h"
e495606d 30
6aa8b732 31#include <asm/io.h>
3b3be0d1 32#include <asm/desc.h>
13673a90 33#include <asm/vmx.h>
6210e37b 34#include <asm/virtext.h>
6aa8b732 35
4ecac3fd
AK		 36#define __ex(x) __kvm_handle_fault_on_reboot(x)
37
6aa8b732
AK		 38MODULE_AUTHOR("Qumranet");
39MODULE_LICENSE("GPL");
40
c7addb90
AK		 41static int bypass_guest_pf = 1;
42module_param(bypass_guest_pf, bool, 0);
43
2384d2b3
SY		 44static int enable_vpid = 1;
45module_param(enable_vpid, bool, 0);
46
4c9fc8ef
AK		 47static int flexpriority_enabled = 1;
48module_param(flexpriority_enabled, bool, 0);
49
1439442c 50static int enable_ept = 1;
d56f546d
SY		 51module_param(enable_ept, bool, 0);
52
04fa4d32
MG		 53static int emulate_invalid_guest_state = 0;
54module_param(emulate_invalid_guest_state, bool, 0);
55
a2fa3e9f
GH		 56struct vmcs {
57 u32 revision_id;
58 u32 abort;
59 char data[0];
60};
61
62struct vcpu_vmx {
fb3f0f51 63 struct kvm_vcpu vcpu;
543e4243 64 struct list_head local_vcpus_link;
313dbd49 65 unsigned long host_rsp;
a2fa3e9f 66 int launched;
29bd8a78 67 u8 fail;
1155f76a 68 u32 idt_vectoring_info;
a2fa3e9f
GH		 69 struct kvm_msr_entry *guest_msrs;
70 struct kvm_msr_entry *host_msrs;
71 int nmsrs;
72 int save_nmsrs;
73 int msr_offset_efer;
74#ifdef CONFIG_X86_64
75 int msr_offset_kernel_gs_base;
76#endif
77 struct vmcs *vmcs;
78 struct {
79 int loaded;
80 u16 fs_sel, gs_sel, ldt_sel;
152d3f2f
LV		 81 int gs_ldt_reload_needed;
82 int fs_reload_needed;
51c6cf66 83 int guest_efer_loaded;
d77c26fc 84 } host_state;
9c8cba37
AK		 85 struct {
86 struct {
87 bool pending;
88 u8 vector;
89 unsigned rip;
90 } irq;
91 } rmode;
2384d2b3 92 int vpid;
04fa4d32 93 bool emulation_required;
3b86cd99
JK		 94
95 /* Support for vnmi-less CPUs */
96 int soft_vnmi_blocked;
97 ktime_t entry_time;
98 s64 vnmi_blocked_time;
a2fa3e9f
GH		 99};
100
101static inline struct vcpu_vmx *to_vmx(struct kvm_vcpu *vcpu)
102{
fb3f0f51 103 return container_of(vcpu, struct vcpu_vmx, vcpu);
a2fa3e9f
GH		 104}
105
b7ebfb05 106static int init_rmode(struct kvm *kvm);
4e1096d2 107static u64 construct_eptp(unsigned long root_hpa);
75880a01 108
6aa8b732
AK		 109static DEFINE_PER_CPU(struct vmcs *, vmxarea);
110static DEFINE_PER_CPU(struct vmcs *, current_vmcs);
543e4243 111static DEFINE_PER_CPU(struct list_head, vcpus_on_cpu);
6aa8b732 112
fdef3ad1
HQ		 113static struct page *vmx_io_bitmap_a;
114static struct page *vmx_io_bitmap_b;
25c5f225 115static struct page *vmx_msr_bitmap;
fdef3ad1 116
2384d2b3
SY		 117static DECLARE_BITMAP(vmx_vpid_bitmap, VMX_NR_VPIDS);
118static DEFINE_SPINLOCK(vmx_vpid_lock);
119
1c3d14fe 120static struct vmcs_config {
6aa8b732
AK		 121 int size;
122 int order;
123 u32 revision_id;
1c3d14fe
YS		 124 u32 pin_based_exec_ctrl;
125 u32 cpu_based_exec_ctrl;
f78e0e2e 126 u32 cpu_based_2nd_exec_ctrl;
1c3d14fe
YS		 127 u32 vmexit_ctrl;
128 u32 vmentry_ctrl;
129} vmcs_config;
6aa8b732 130
efff9e53 131static struct vmx_capability {
d56f546d
SY		 132 u32 ept;
133 u32 vpid;
134} vmx_capability;
135
6aa8b732
AK		 136#define VMX_SEGMENT_FIELD(seg) \
137 [VCPU_SREG_##seg] = { \
138 .selector = GUEST_##seg##_SELECTOR, \
139 .base = GUEST_##seg##_BASE, \
140 .limit = GUEST_##seg##_LIMIT, \
141 .ar_bytes = GUEST_##seg##_AR_BYTES, \
142 }
143
144static struct kvm_vmx_segment_field {
145 unsigned selector;
146 unsigned base;
147 unsigned limit;
148 unsigned ar_bytes;
149} kvm_vmx_segment_fields[] = {
150 VMX_SEGMENT_FIELD(CS),
151 VMX_SEGMENT_FIELD(DS),
152 VMX_SEGMENT_FIELD(ES),
153 VMX_SEGMENT_FIELD(FS),
154 VMX_SEGMENT_FIELD(GS),
155 VMX_SEGMENT_FIELD(SS),
156 VMX_SEGMENT_FIELD(TR),
157 VMX_SEGMENT_FIELD(LDTR),
158};
159
4d56c8a7
AK		 160/*
161 * Keep MSR_K6_STAR at the end, as setup_msrs() will try to optimize it
162 * away by decrementing the array size.
163 */
6aa8b732 164static const u32 vmx_msr_index[] = {
05b3e0c2 165#ifdef CONFIG_X86_64
6aa8b732
AK		 166 MSR_SYSCALL_MASK, MSR_LSTAR, MSR_CSTAR, MSR_KERNEL_GS_BASE,
167#endif
168 MSR_EFER, MSR_K6_STAR,
169};
9d8f549d 170#define NR_VMX_MSR ARRAY_SIZE(vmx_msr_index)
6aa8b732 171
a2fa3e9f
GH		 172static void load_msrs(struct kvm_msr_entry *e, int n)
173{
174 int i;
175
176 for (i = 0; i < n; ++i)
177 wrmsrl(e[i].index, e[i].data);
178}
179
180static void save_msrs(struct kvm_msr_entry *e, int n)
181{
182 int i;
183
184 for (i = 0; i < n; ++i)
185 rdmsrl(e[i].index, e[i].data);
186}
187
6aa8b732
AK		 188static inline int is_page_fault(u32 intr_info)
189{
190 return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VECTOR_MASK |
191 INTR_INFO_VALID_MASK)) ==
8ab2d2e2 192 (INTR_TYPE_HARD_EXCEPTION | PF_VECTOR | INTR_INFO_VALID_MASK);
6aa8b732
AK		 193}
194
2ab455cc
AL		 195static inline int is_no_device(u32 intr_info)
196{
197 return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VECTOR_MASK |
198 INTR_INFO_VALID_MASK)) ==
8ab2d2e2 199 (INTR_TYPE_HARD_EXCEPTION | NM_VECTOR | INTR_INFO_VALID_MASK);
2ab455cc
AL		 200}
201
7aa81cc0
AL		 202static inline int is_invalid_opcode(u32 intr_info)
203{
204 return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VECTOR_MASK |
205 INTR_INFO_VALID_MASK)) ==
8ab2d2e2 206 (INTR_TYPE_HARD_EXCEPTION | UD_VECTOR | INTR_INFO_VALID_MASK);
7aa81cc0
AL		 207}
208
6aa8b732
AK		 209static inline int is_external_interrupt(u32 intr_info)
210{
211 return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VALID_MASK))
212 == (INTR_TYPE_EXT_INTR | INTR_INFO_VALID_MASK);
213}
214
25c5f225
SY		 215static inline int cpu_has_vmx_msr_bitmap(void)
216{
217 return (vmcs_config.cpu_based_exec_ctrl & CPU_BASED_USE_MSR_BITMAPS);
218}
219
6e5d865c
YS		 220static inline int cpu_has_vmx_tpr_shadow(void)
221{
222 return (vmcs_config.cpu_based_exec_ctrl & CPU_BASED_TPR_SHADOW);
223}
224
225static inline int vm_need_tpr_shadow(struct kvm *kvm)
226{
227 return ((cpu_has_vmx_tpr_shadow()) && (irqchip_in_kernel(kvm)));
228}
229
f78e0e2e
SY		 230static inline int cpu_has_secondary_exec_ctrls(void)
231{
232 return (vmcs_config.cpu_based_exec_ctrl &
233 CPU_BASED_ACTIVATE_SECONDARY_CONTROLS);
234}
235
774ead3a 236static inline bool cpu_has_vmx_virtualize_apic_accesses(void)
f78e0e2e 237{
4c9fc8ef
AK		 238 return flexpriority_enabled
239 && (vmcs_config.cpu_based_2nd_exec_ctrl &
240 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES);
f78e0e2e
SY		 241}
242
d56f546d
SY		 243static inline int cpu_has_vmx_invept_individual_addr(void)
244{
245 return (!!(vmx_capability.ept & VMX_EPT_EXTENT_INDIVIDUAL_BIT));
246}
247
248static inline int cpu_has_vmx_invept_context(void)
249{
250 return (!!(vmx_capability.ept & VMX_EPT_EXTENT_CONTEXT_BIT));
251}
252
253static inline int cpu_has_vmx_invept_global(void)
254{
255 return (!!(vmx_capability.ept & VMX_EPT_EXTENT_GLOBAL_BIT));
256}
257
258static inline int cpu_has_vmx_ept(void)
259{
260 return (vmcs_config.cpu_based_2nd_exec_ctrl &
261 SECONDARY_EXEC_ENABLE_EPT);
262}
263
264static inline int vm_need_ept(void)
265{
266 return (cpu_has_vmx_ept() && enable_ept);
267}
268
f78e0e2e
SY		 269static inline int vm_need_virtualize_apic_accesses(struct kvm *kvm)
270{
271 return ((cpu_has_vmx_virtualize_apic_accesses()) &&
272 (irqchip_in_kernel(kvm)));
273}
274
2384d2b3
SY		 275static inline int cpu_has_vmx_vpid(void)
276{
277 return (vmcs_config.cpu_based_2nd_exec_ctrl &
278 SECONDARY_EXEC_ENABLE_VPID);
279}
280
f08864b4
SY		 281static inline int cpu_has_virtual_nmis(void)
282{
283 return vmcs_config.pin_based_exec_ctrl & PIN_BASED_VIRTUAL_NMIS;
284}
285
8b9cf98c 286static int __find_msr_index(struct vcpu_vmx *vmx, u32 msr)
7725f0ba
AK		 287{
288 int i;
289
a2fa3e9f
GH		 290 for (i = 0; i < vmx->nmsrs; ++i)
291 if (vmx->guest_msrs[i].index == msr)
a75beee6
ED		 292 return i;
293 return -1;
294}
295
2384d2b3
SY		 296static inline void __invvpid(int ext, u16 vpid, gva_t gva)
297{
298 struct {
299 u64 vpid : 16;
300 u64 rsvd : 48;
301 u64 gva;
302 } operand = { vpid, 0, gva };
303
4ecac3fd 304 asm volatile (__ex(ASM_VMX_INVVPID)
2384d2b3
SY		 305 /* CF==1 or ZF==1 --> rc = -1 */
306 "; ja 1f ; ud2 ; 1:"
307 : : "a"(&operand), "c"(ext) : "cc", "memory");
308}
309
1439442c
SY		 310static inline void __invept(int ext, u64 eptp, gpa_t gpa)
311{
312 struct {
313 u64 eptp, gpa;
314 } operand = {eptp, gpa};
315
4ecac3fd 316 asm volatile (__ex(ASM_VMX_INVEPT)
1439442c
SY		 317 /* CF==1 or ZF==1 --> rc = -1 */
318 "; ja 1f ; ud2 ; 1:\n"
319 : : "a" (&operand), "c" (ext) : "cc", "memory");
320}
321
8b9cf98c 322static struct kvm_msr_entry *find_msr_entry(struct vcpu_vmx *vmx, u32 msr)
a75beee6
ED		 323{
324 int i;
325
8b9cf98c 326 i = __find_msr_index(vmx, msr);
a75beee6 327 if (i >= 0)
a2fa3e9f 328 return &vmx->guest_msrs[i];
8b6d44c7 329 return NULL;
7725f0ba
AK		 330}
331
6aa8b732
AK		 332static void vmcs_clear(struct vmcs *vmcs)
333{
334 u64 phys_addr = __pa(vmcs);
335 u8 error;
336
4ecac3fd 337 asm volatile (__ex(ASM_VMX_VMCLEAR_RAX) "; setna %0"
6aa8b732
AK		 338 : "=g"(error) : "a"(&phys_addr), "m"(phys_addr)
339 : "cc", "memory");
340 if (error)
341 printk(KERN_ERR "kvm: vmclear fail: %p/%llx\n",
342 vmcs, phys_addr);
343}
344
345static void __vcpu_clear(void *arg)
346{
8b9cf98c 347 struct vcpu_vmx *vmx = arg;
d3b2c338 348 int cpu = raw_smp_processor_id();
6aa8b732 349
8b9cf98c 350 if (vmx->vcpu.cpu == cpu)
a2fa3e9f
GH		 351 vmcs_clear(vmx->vmcs);
352 if (per_cpu(current_vmcs, cpu) == vmx->vmcs)
6aa8b732 353 per_cpu(current_vmcs, cpu) = NULL;
ad312c7c 354 rdtscll(vmx->vcpu.arch.host_tsc);
543e4243
AK		 355 list_del(&vmx->local_vcpus_link);
356 vmx->vcpu.cpu = -1;
357 vmx->launched = 0;
6aa8b732
AK		 358}
359
8b9cf98c 360static void vcpu_clear(struct vcpu_vmx *vmx)
8d0be2b3 361{
eae5ecb5
AK		 362 if (vmx->vcpu.cpu == -1)
363 return;
8691e5a8 364 smp_call_function_single(vmx->vcpu.cpu, __vcpu_clear, vmx, 1);
8d0be2b3
AK		 365}
366
2384d2b3
SY		 367static inline void vpid_sync_vcpu_all(struct vcpu_vmx *vmx)
368{
369 if (vmx->vpid == 0)
370 return;
371
372 __invvpid(VMX_VPID_EXTENT_SINGLE_CONTEXT, vmx->vpid, 0);
373}
374
1439442c
SY		 375static inline void ept_sync_global(void)
376{
377 if (cpu_has_vmx_invept_global())
378 __invept(VMX_EPT_EXTENT_GLOBAL, 0, 0);
379}
380
381static inline void ept_sync_context(u64 eptp)
382{
383 if (vm_need_ept()) {
384 if (cpu_has_vmx_invept_context())
385 __invept(VMX_EPT_EXTENT_CONTEXT, eptp, 0);
386 else
387 ept_sync_global();
388 }
389}
390
391static inline void ept_sync_individual_addr(u64 eptp, gpa_t gpa)
392{
393 if (vm_need_ept()) {
394 if (cpu_has_vmx_invept_individual_addr())
395 __invept(VMX_EPT_EXTENT_INDIVIDUAL_ADDR,
396 eptp, gpa);
397 else
398 ept_sync_context(eptp);
399 }
400}
401
6aa8b732
AK		 402static unsigned long vmcs_readl(unsigned long field)
403{
404 unsigned long value;
405
4ecac3fd 406 asm volatile (__ex(ASM_VMX_VMREAD_RDX_RAX)
6aa8b732
AK		 407 : "=a"(value) : "d"(field) : "cc");
408 return value;
409}
410
411static u16 vmcs_read16(unsigned long field)
412{
413 return vmcs_readl(field);
414}
415
416static u32 vmcs_read32(unsigned long field)
417{
418 return vmcs_readl(field);
419}
420
421static u64 vmcs_read64(unsigned long field)
422{
05b3e0c2 423#ifdef CONFIG_X86_64
6aa8b732
AK		 424 return vmcs_readl(field);
425#else
426 return vmcs_readl(field) | ((u64)vmcs_readl(field+1) << 32);
427#endif
428}
429
e52de1b8
AK		 430static noinline void vmwrite_error(unsigned long field, unsigned long value)
431{
432 printk(KERN_ERR "vmwrite error: reg %lx value %lx (err %d)\n",
433 field, value, vmcs_read32(VM_INSTRUCTION_ERROR));
434 dump_stack();
435}
436
6aa8b732
AK		 437static void vmcs_writel(unsigned long field, unsigned long value)
438{
439 u8 error;
440
4ecac3fd 441 asm volatile (__ex(ASM_VMX_VMWRITE_RAX_RDX) "; setna %0"
d77c26fc 442 : "=q"(error) : "a"(value), "d"(field) : "cc");
e52de1b8
AK		 443 if (unlikely(error))
444 vmwrite_error(field, value);
6aa8b732
AK		 445}
446
447static void vmcs_write16(unsigned long field, u16 value)
448{
449 vmcs_writel(field, value);
450}
451
452static void vmcs_write32(unsigned long field, u32 value)
453{
454 vmcs_writel(field, value);
455}
456
457static void vmcs_write64(unsigned long field, u64 value)
458{
6aa8b732 459 vmcs_writel(field, value);
7682f2d0 460#ifndef CONFIG_X86_64
6aa8b732
AK		 461 asm volatile ("");
462 vmcs_writel(field+1, value >> 32);
463#endif
464}
465
2ab455cc
AL		 466static void vmcs_clear_bits(unsigned long field, u32 mask)
467{
468 vmcs_writel(field, vmcs_readl(field) & ~mask);
469}
470
471static void vmcs_set_bits(unsigned long field, u32 mask)
472{
473 vmcs_writel(field, vmcs_readl(field) | mask);
474}
475
abd3f2d6
AK		 476static void update_exception_bitmap(struct kvm_vcpu *vcpu)
477{
478 u32 eb;
479
7aa81cc0 480 eb = (1u << PF_VECTOR) | (1u << UD_VECTOR);
abd3f2d6
AK		 481 if (!vcpu->fpu_active)
482 eb |= 1u << NM_VECTOR;
d0bfb940
JK		 483 if (vcpu->guest_debug & KVM_GUESTDBG_ENABLE) {
484 if (vcpu->guest_debug &
485 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))
486 eb |= 1u << DB_VECTOR;
487 if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP)
488 eb |= 1u << BP_VECTOR;
489 }
ad312c7c 490 if (vcpu->arch.rmode.active)
abd3f2d6 491 eb = ~0;
1439442c
SY		 492 if (vm_need_ept())
493 eb &= ~(1u << PF_VECTOR); /* bypass_guest_pf = 0 */
abd3f2d6
AK		 494 vmcs_write32(EXCEPTION_BITMAP, eb);
495}
496
33ed6329
AK		 497static void reload_tss(void)
498{
33ed6329
AK		 499 /*
500 * VT restores TR but not its size. Useless.
501 */
502 struct descriptor_table gdt;
a5f61300 503 struct desc_struct *descs;
33ed6329 504
d6e88aec 505 kvm_get_gdt(&gdt);
33ed6329
AK		 506 descs = (void *)gdt.base;
507 descs[GDT_ENTRY_TSS].type = 9; /* available TSS */
508 load_TR_desc();
33ed6329
AK		 509}
510
8b9cf98c 511static void load_transition_efer(struct vcpu_vmx *vmx)
2cc51560 512{
a2fa3e9f 513 int efer_offset = vmx->msr_offset_efer;
51c6cf66
AK		 514 u64 host_efer = vmx->host_msrs[efer_offset].data;
515 u64 guest_efer = vmx->guest_msrs[efer_offset].data;
516 u64 ignore_bits;
517
518 if (efer_offset < 0)
519 return;
520 /*
521 * NX is emulated; LMA and LME handled by hardware; SCE meaninless
522 * outside long mode
523 */
524 ignore_bits = EFER_NX | EFER_SCE;
525#ifdef CONFIG_X86_64
526 ignore_bits |= EFER_LMA | EFER_LME;
527 /* SCE is meaningful only in long mode on Intel */
528 if (guest_efer & EFER_LMA)
529 ignore_bits &= ~(u64)EFER_SCE;
530#endif
531 if ((guest_efer & ~ignore_bits) == (host_efer & ~ignore_bits))
532 return;
2cc51560 533
51c6cf66
AK		 534 vmx->host_state.guest_efer_loaded = 1;
535 guest_efer &= ~ignore_bits;
536 guest_efer |= host_efer & ignore_bits;
537 wrmsrl(MSR_EFER, guest_efer);
8b9cf98c 538 vmx->vcpu.stat.efer_reload++;
2cc51560
ED		 539}
540
51c6cf66
AK		 541static void reload_host_efer(struct vcpu_vmx *vmx)
542{
543 if (vmx->host_state.guest_efer_loaded) {
544 vmx->host_state.guest_efer_loaded = 0;
545 load_msrs(vmx->host_msrs + vmx->msr_offset_efer, 1);
546 }
547}
548
04d2cc77 549static void vmx_save_host_state(struct kvm_vcpu *vcpu)
33ed6329 550{
04d2cc77
AK		 551 struct vcpu_vmx *vmx = to_vmx(vcpu);
552
a2fa3e9f 553 if (vmx->host_state.loaded)
33ed6329
AK		 554 return;
555
a2fa3e9f 556 vmx->host_state.loaded = 1;
33ed6329
AK		 557 /*
558 * Set host fs and gs selectors. Unfortunately, 22.2.3 does not
559 * allow segment selectors with cpl > 0 or ti == 1.
560 */
d6e88aec 561 vmx->host_state.ldt_sel = kvm_read_ldt();
152d3f2f 562 vmx->host_state.gs_ldt_reload_needed = vmx->host_state.ldt_sel;
d6e88aec 563 vmx->host_state.fs_sel = kvm_read_fs();
152d3f2f 564 if (!(vmx->host_state.fs_sel & 7)) {
a2fa3e9f 565 vmcs_write16(HOST_FS_SELECTOR, vmx->host_state.fs_sel);
152d3f2f
LV		 566 vmx->host_state.fs_reload_needed = 0;
567 } else {
33ed6329 568 vmcs_write16(HOST_FS_SELECTOR, 0);
152d3f2f 569 vmx->host_state.fs_reload_needed = 1;
33ed6329 570 }
d6e88aec 571 vmx->host_state.gs_sel = kvm_read_gs();
a2fa3e9f
GH		 572 if (!(vmx->host_state.gs_sel & 7))
573 vmcs_write16(HOST_GS_SELECTOR, vmx->host_state.gs_sel);
33ed6329
AK		 574 else {
575 vmcs_write16(HOST_GS_SELECTOR, 0);
152d3f2f 576 vmx->host_state.gs_ldt_reload_needed = 1;
33ed6329
AK		 577 }
578
579#ifdef CONFIG_X86_64
580 vmcs_writel(HOST_FS_BASE, read_msr(MSR_FS_BASE));
581 vmcs_writel(HOST_GS_BASE, read_msr(MSR_GS_BASE));
582#else
a2fa3e9f
GH		 583 vmcs_writel(HOST_FS_BASE, segment_base(vmx->host_state.fs_sel));
584 vmcs_writel(HOST_GS_BASE, segment_base(vmx->host_state.gs_sel));
33ed6329 585#endif
707c0874
AK		 586
587#ifdef CONFIG_X86_64
d77c26fc 588 if (is_long_mode(&vmx->vcpu))
a2fa3e9f
GH		 589 save_msrs(vmx->host_msrs +
590 vmx->msr_offset_kernel_gs_base, 1);
d77c26fc 591
707c0874 592#endif
a2fa3e9f 593 load_msrs(vmx->guest_msrs, vmx->save_nmsrs);
51c6cf66 594 load_transition_efer(vmx);
33ed6329
AK		 595}
596
a9b21b62 597static void __vmx_load_host_state(struct vcpu_vmx *vmx)
33ed6329 598{
15ad7146 599 unsigned long flags;
33ed6329 600
a2fa3e9f 601 if (!vmx->host_state.loaded)
33ed6329
AK		 602 return;
603
e1beb1d3 604 ++vmx->vcpu.stat.host_state_reload;
a2fa3e9f 605 vmx->host_state.loaded = 0;
152d3f2f 606 if (vmx->host_state.fs_reload_needed)
d6e88aec 607 kvm_load_fs(vmx->host_state.fs_sel);
152d3f2f 608 if (vmx->host_state.gs_ldt_reload_needed) {
d6e88aec 609 kvm_load_ldt(vmx->host_state.ldt_sel);
33ed6329
AK		 610 /*
611 * If we have to reload gs, we must take care to
612 * preserve our gs base.
613 */
15ad7146 614 local_irq_save(flags);
d6e88aec 615 kvm_load_gs(vmx->host_state.gs_sel);
33ed6329
AK		 616#ifdef CONFIG_X86_64
617 wrmsrl(MSR_GS_BASE, vmcs_readl(HOST_GS_BASE));
618#endif
15ad7146 619 local_irq_restore(flags);
33ed6329 620 }
152d3f2f 621 reload_tss();
a2fa3e9f
GH		 622 save_msrs(vmx->guest_msrs, vmx->save_nmsrs);
623 load_msrs(vmx->host_msrs, vmx->save_nmsrs);
51c6cf66 624 reload_host_efer(vmx);
33ed6329
AK		 625}
626
a9b21b62
AK		 627static void vmx_load_host_state(struct vcpu_vmx *vmx)
628{
629 preempt_disable();
630 __vmx_load_host_state(vmx);
631 preempt_enable();
632}
633
6aa8b732
AK		 634/*
635 * Switches to specified vcpu, until a matching vcpu_put(), but assumes
636 * vcpu mutex is already taken.
637 */
15ad7146 638static void vmx_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
6aa8b732 639{
a2fa3e9f
GH		 640 struct vcpu_vmx *vmx = to_vmx(vcpu);
641 u64 phys_addr = __pa(vmx->vmcs);
019960ae 642 u64 tsc_this, delta, new_offset;
6aa8b732 643
a3d7f85f 644 if (vcpu->cpu != cpu) {
8b9cf98c 645 vcpu_clear(vmx);
2f599714 646 kvm_migrate_timers(vcpu);
2384d2b3 647 vpid_sync_vcpu_all(vmx);
543e4243
AK		 648 local_irq_disable();
649 list_add(&vmx->local_vcpus_link,
650 &per_cpu(vcpus_on_cpu, cpu));
651 local_irq_enable();
a3d7f85f 652 }
6aa8b732 653
a2fa3e9f 654 if (per_cpu(current_vmcs, cpu) != vmx->vmcs) {
6aa8b732
AK		 655 u8 error;
656
a2fa3e9f 657 per_cpu(current_vmcs, cpu) = vmx->vmcs;
4ecac3fd 658 asm volatile (__ex(ASM_VMX_VMPTRLD_RAX) "; setna %0"
6aa8b732
AK		 659 : "=g"(error) : "a"(&phys_addr), "m"(phys_addr)
660 : "cc");
661 if (error)
662 printk(KERN_ERR "kvm: vmptrld %p/%llx fail\n",
a2fa3e9f 663 vmx->vmcs, phys_addr);
6aa8b732
AK		 664 }
665
666 if (vcpu->cpu != cpu) {
667 struct descriptor_table dt;
668 unsigned long sysenter_esp;
669
670 vcpu->cpu = cpu;
671 /*
672 * Linux uses per-cpu TSS and GDT, so set these when switching
673 * processors.
674 */
d6e88aec
AK		 675 vmcs_writel(HOST_TR_BASE, kvm_read_tr_base()); /* 22.2.4 */
676 kvm_get_gdt(&dt);
6aa8b732
AK		 677 vmcs_writel(HOST_GDTR_BASE, dt.base); /* 22.2.4 */
678
679 rdmsrl(MSR_IA32_SYSENTER_ESP, sysenter_esp);
680 vmcs_writel(HOST_IA32_SYSENTER_ESP, sysenter_esp); /* 22.2.3 */
7700270e
AK		 681
682 /*
683 * Make sure the time stamp counter is monotonous.
684 */
685 rdtscll(tsc_this);
019960ae
AK		 686 if (tsc_this < vcpu->arch.host_tsc) {
687 delta = vcpu->arch.host_tsc - tsc_this;
688 new_offset = vmcs_read64(TSC_OFFSET) + delta;
689 vmcs_write64(TSC_OFFSET, new_offset);
690 }
6aa8b732 691 }
6aa8b732
AK		 692}
693
694static void vmx_vcpu_put(struct kvm_vcpu *vcpu)
695{
a9b21b62 696 __vmx_load_host_state(to_vmx(vcpu));
6aa8b732
AK		 697}
698
5fd86fcf
AK		 699static void vmx_fpu_activate(struct kvm_vcpu *vcpu)
700{
701 if (vcpu->fpu_active)
702 return;
703 vcpu->fpu_active = 1;
707d92fa 704 vmcs_clear_bits(GUEST_CR0, X86_CR0_TS);
ad312c7c 705 if (vcpu->arch.cr0 & X86_CR0_TS)
707d92fa 706 vmcs_set_bits(GUEST_CR0, X86_CR0_TS);
5fd86fcf
AK		 707 update_exception_bitmap(vcpu);
708}
709
710static void vmx_fpu_deactivate(struct kvm_vcpu *vcpu)
711{
712 if (!vcpu->fpu_active)
713 return;
714 vcpu->fpu_active = 0;
707d92fa 715 vmcs_set_bits(GUEST_CR0, X86_CR0_TS);
5fd86fcf
AK		 716 update_exception_bitmap(vcpu);
717}
718
6aa8b732
AK		 719static unsigned long vmx_get_rflags(struct kvm_vcpu *vcpu)
720{
721 return vmcs_readl(GUEST_RFLAGS);
722}
723
724static void vmx_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
725{
ad312c7c 726 if (vcpu->arch.rmode.active)
053de044 727 rflags |= X86_EFLAGS_IOPL | X86_EFLAGS_VM;
6aa8b732
AK		 728 vmcs_writel(GUEST_RFLAGS, rflags);
729}
730
731static void skip_emulated_instruction(struct kvm_vcpu *vcpu)
732{
733 unsigned long rip;
734 u32 interruptibility;
735
5fdbf976 736 rip = kvm_rip_read(vcpu);
6aa8b732 737 rip += vmcs_read32(VM_EXIT_INSTRUCTION_LEN);
5fdbf976 738 kvm_rip_write(vcpu, rip);
6aa8b732
AK		 739
740 /*
741 * We emulated an instruction, so temporary interrupt blocking
742 * should be removed, if set.
743 */
744 interruptibility = vmcs_read32(GUEST_INTERRUPTIBILITY_INFO);
745 if (interruptibility & 3)
746 vmcs_write32(GUEST_INTERRUPTIBILITY_INFO,
747 interruptibility & ~3);
ad312c7c 748 vcpu->arch.interrupt_window_open = 1;
6aa8b732
AK		 749}
750
298101da
AK		 751static void vmx_queue_exception(struct kvm_vcpu *vcpu, unsigned nr,
752 bool has_error_code, u32 error_code)
753{
77ab6db0 754 struct vcpu_vmx *vmx = to_vmx(vcpu);
8ab2d2e2 755 u32 intr_info = nr | INTR_INFO_VALID_MASK;
77ab6db0 756
8ab2d2e2 757 if (has_error_code) {
77ab6db0 758 vmcs_write32(VM_ENTRY_EXCEPTION_ERROR_CODE, error_code);
8ab2d2e2
JK		 759 intr_info |= INTR_INFO_DELIVER_CODE_MASK;
760 }
77ab6db0
JK		 761
762 if (vcpu->arch.rmode.active) {
763 vmx->rmode.irq.pending = true;
764 vmx->rmode.irq.vector = nr;
765 vmx->rmode.irq.rip = kvm_rip_read(vcpu);
8ab2d2e2 766 if (nr == BP_VECTOR || nr == OF_VECTOR)
77ab6db0 767 vmx->rmode.irq.rip++;
8ab2d2e2
JK		 768 intr_info |= INTR_TYPE_SOFT_INTR;
769 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, intr_info);
77ab6db0
JK		 770 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN, 1);
771 kvm_rip_write(vcpu, vmx->rmode.irq.rip - 1);
772 return;
773 }
774
8ab2d2e2
JK		 775 if (nr == BP_VECTOR || nr == OF_VECTOR) {
776 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN, 1);
777 intr_info |= INTR_TYPE_SOFT_EXCEPTION;
778 } else
779 intr_info |= INTR_TYPE_HARD_EXCEPTION;
780
781 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, intr_info);
298101da
AK		 782}
783
784static bool vmx_exception_injected(struct kvm_vcpu *vcpu)
785{
35920a35 786 return false;
298101da
AK		 787}
788
a75beee6
ED		 789/*
790 * Swap MSR entry in host/guest MSR entry array.
791 */
54e11fa1 792#ifdef CONFIG_X86_64
8b9cf98c 793static void move_msr_up(struct vcpu_vmx *vmx, int from, int to)
a75beee6 794{
a2fa3e9f
GH		 795 struct kvm_msr_entry tmp;
796
797 tmp = vmx->guest_msrs[to];
798 vmx->guest_msrs[to] = vmx->guest_msrs[from];
799 vmx->guest_msrs[from] = tmp;
800 tmp = vmx->host_msrs[to];
801 vmx->host_msrs[to] = vmx->host_msrs[from];
802 vmx->host_msrs[from] = tmp;
a75beee6 803}
54e11fa1 804#endif
a75beee6 805
e38aea3e
AK		 806/*
807 * Set up the vmcs to automatically save and restore system
808 * msrs. Don't touch the 64-bit msrs if the guest is in legacy
809 * mode, as fiddling with msrs is very expensive.
810 */
8b9cf98c 811static void setup_msrs(struct vcpu_vmx *vmx)
e38aea3e 812{
2cc51560 813 int save_nmsrs;
e38aea3e 814
33f9c505 815 vmx_load_host_state(vmx);
a75beee6
ED		 816 save_nmsrs = 0;
817#ifdef CONFIG_X86_64
8b9cf98c 818 if (is_long_mode(&vmx->vcpu)) {
2cc51560
ED		 819 int index;
820
8b9cf98c 821 index = __find_msr_index(vmx, MSR_SYSCALL_MASK);
a75beee6 822 if (index >= 0)
8b9cf98c
RR		 823 move_msr_up(vmx, index, save_nmsrs++);
824 index = __find_msr_index(vmx, MSR_LSTAR);
a75beee6 825 if (index >= 0)
8b9cf98c
RR		 826 move_msr_up(vmx, index, save_nmsrs++);
827 index = __find_msr_index(vmx, MSR_CSTAR);
a75beee6 828 if (index >= 0)
8b9cf98c
RR		 829 move_msr_up(vmx, index, save_nmsrs++);
830 index = __find_msr_index(vmx, MSR_KERNEL_GS_BASE);
a75beee6 831 if (index >= 0)
8b9cf98c 832 move_msr_up(vmx, index, save_nmsrs++);
a75beee6
ED		 833 /*
834 * MSR_K6_STAR is only needed on long mode guests, and only
835 * if efer.sce is enabled.
836 */
8b9cf98c 837 index = __find_msr_index(vmx, MSR_K6_STAR);
ad312c7c 838 if ((index >= 0) && (vmx->vcpu.arch.shadow_efer & EFER_SCE))
8b9cf98c 839 move_msr_up(vmx, index, save_nmsrs++);
a75beee6
ED		 840 }
841#endif
a2fa3e9f 842 vmx->save_nmsrs = save_nmsrs;
e38aea3e 843
4d56c8a7 844#ifdef CONFIG_X86_64
a2fa3e9f 845 vmx->msr_offset_kernel_gs_base =
8b9cf98c 846 __find_msr_index(vmx, MSR_KERNEL_GS_BASE);
4d56c8a7 847#endif
8b9cf98c 848 vmx->msr_offset_efer = __find_msr_index(vmx, MSR_EFER);
e38aea3e
AK		 849}
850
6aa8b732
AK		 851/*
852 * reads and returns guest's timestamp counter "register"
853 * guest_tsc = host_tsc + tsc_offset -- 21.3
854 */
855static u64 guest_read_tsc(void)
856{
857 u64 host_tsc, tsc_offset;
858
859 rdtscll(host_tsc);
860 tsc_offset = vmcs_read64(TSC_OFFSET);
861 return host_tsc + tsc_offset;
862}
863
864/*
865 * writes 'guest_tsc' into guest's timestamp counter "register"
866 * guest_tsc = host_tsc + tsc_offset ==> tsc_offset = guest_tsc - host_tsc
867 */
53f658b3 868static void guest_write_tsc(u64 guest_tsc, u64 host_tsc)
6aa8b732 869{
6aa8b732
AK		 870 vmcs_write64(TSC_OFFSET, guest_tsc - host_tsc);
871}
872
6aa8b732
AK		 873/*
874 * Reads an msr value (of 'msr_index') into 'pdata'.
875 * Returns 0 on success, non-0 otherwise.
876 * Assumes vcpu_load() was already called.
877 */
878static int vmx_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata)
879{
880 u64 data;
a2fa3e9f 881 struct kvm_msr_entry *msr;
6aa8b732
AK		 882
883 if (!pdata) {
884 printk(KERN_ERR "BUG: get_msr called with NULL pdata\n");
885 return -EINVAL;
886 }
887
888 switch (msr_index) {
05b3e0c2 889#ifdef CONFIG_X86_64
6aa8b732
AK		 890 case MSR_FS_BASE:
891 data = vmcs_readl(GUEST_FS_BASE);
892 break;
893 case MSR_GS_BASE:
894 data = vmcs_readl(GUEST_GS_BASE);
895 break;
896 case MSR_EFER:
3bab1f5d 897 return kvm_get_msr_common(vcpu, msr_index, pdata);
6aa8b732
AK		 898#endif
899 case MSR_IA32_TIME_STAMP_COUNTER:
900 data = guest_read_tsc();
901 break;
902 case MSR_IA32_SYSENTER_CS:
903 data = vmcs_read32(GUEST_SYSENTER_CS);
904 break;
905 case MSR_IA32_SYSENTER_EIP:
f5b42c33 906 data = vmcs_readl(GUEST_SYSENTER_EIP);
6aa8b732
AK		 907 break;
908 case MSR_IA32_SYSENTER_ESP:
f5b42c33 909 data = vmcs_readl(GUEST_SYSENTER_ESP);
6aa8b732 910 break;
6aa8b732 911 default:
516a1a7e 912 vmx_load_host_state(to_vmx(vcpu));
8b9cf98c 913 msr = find_msr_entry(to_vmx(vcpu), msr_index);
3bab1f5d
AK		 914 if (msr) {
915 data = msr->data;
916 break;
6aa8b732 917 }
3bab1f5d 918 return kvm_get_msr_common(vcpu, msr_index, pdata);
6aa8b732
AK		 919 }
920
921 *pdata = data;
922 return 0;
923}
924
925/*
926 * Writes msr value into into the appropriate "register".
927 * Returns 0 on success, non-0 otherwise.
928 * Assumes vcpu_load() was already called.
929 */
930static int vmx_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data)
931{
a2fa3e9f
GH		 932 struct vcpu_vmx *vmx = to_vmx(vcpu);
933 struct kvm_msr_entry *msr;
53f658b3 934 u64 host_tsc;
2cc51560
ED		 935 int ret = 0;
936
6aa8b732 937 switch (msr_index) {
05b3e0c2 938#ifdef CONFIG_X86_64
3bab1f5d 939 case MSR_EFER:
a9b21b62 940 vmx_load_host_state(vmx);
2cc51560 941 ret = kvm_set_msr_common(vcpu, msr_index, data);
2cc51560 942 break;
6aa8b732
AK		 943 case MSR_FS_BASE:
944 vmcs_writel(GUEST_FS_BASE, data);
945 break;
946 case MSR_GS_BASE:
947 vmcs_writel(GUEST_GS_BASE, data);
948 break;
949#endif
950 case MSR_IA32_SYSENTER_CS:
951 vmcs_write32(GUEST_SYSENTER_CS, data);
952 break;
953 case MSR_IA32_SYSENTER_EIP:
f5b42c33 954 vmcs_writel(GUEST_SYSENTER_EIP, data);
6aa8b732
AK		 955 break;
956 case MSR_IA32_SYSENTER_ESP:
f5b42c33 957 vmcs_writel(GUEST_SYSENTER_ESP, data);
6aa8b732 958 break;
d27d4aca 959 case MSR_IA32_TIME_STAMP_COUNTER:
53f658b3
MT		 960 rdtscll(host_tsc);
961 guest_write_tsc(data, host_tsc);
efa67e0d
CL		 962 break;
963 case MSR_P6_PERFCTR0:
964 case MSR_P6_PERFCTR1:
965 case MSR_P6_EVNTSEL0:
966 case MSR_P6_EVNTSEL1:
967 /*
968 * Just discard all writes to the performance counters; this
969 * should keep both older linux and windows 64-bit guests
970 * happy
971 */
972 pr_unimpl(vcpu, "unimplemented perfctr wrmsr: 0x%x data 0x%llx\n", msr_index, data);
973
6aa8b732 974 break;
468d472f
SY		 975 case MSR_IA32_CR_PAT:
976 if (vmcs_config.vmentry_ctrl & VM_ENTRY_LOAD_IA32_PAT) {
977 vmcs_write64(GUEST_IA32_PAT, data);
978 vcpu->arch.pat = data;
979 break;
980 }
981 /* Otherwise falls through to kvm_set_msr_common */
6aa8b732 982 default:
a9b21b62 983 vmx_load_host_state(vmx);
8b9cf98c 984 msr = find_msr_entry(vmx, msr_index);
3bab1f5d
AK		 985 if (msr) {
986 msr->data = data;
987 break;
6aa8b732 988 }
2cc51560 989 ret = kvm_set_msr_common(vcpu, msr_index, data);
6aa8b732
AK		 990 }
991
2cc51560 992 return ret;
6aa8b732
AK		 993}
994
5fdbf976 995static void vmx_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg)
6aa8b732 996{
5fdbf976
MT		 997 __set_bit(reg, (unsigned long *)&vcpu->arch.regs_avail);
998 switch (reg) {
999 case VCPU_REGS_RSP:
1000 vcpu->arch.regs[VCPU_REGS_RSP] = vmcs_readl(GUEST_RSP);
1001 break;
1002 case VCPU_REGS_RIP:
1003 vcpu->arch.regs[VCPU_REGS_RIP] = vmcs_readl(GUEST_RIP);
1004 break;
1005 default:
1006 break;
1007 }
6aa8b732
AK		 1008}
1009
d0bfb940 1010static int set_guest_debug(struct kvm_vcpu *vcpu, struct kvm_guest_debug *dbg)
6aa8b732 1011{
d0bfb940
JK		 1012 int old_debug = vcpu->guest_debug;
1013 unsigned long flags;
6aa8b732 1014
d0bfb940
JK		 1015 vcpu->guest_debug = dbg->control;
1016 if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE))
1017 vcpu->guest_debug = 0;
6aa8b732 1018
ae675ef0
JK		 1019 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1020 vmcs_writel(GUEST_DR7, dbg->arch.debugreg[7]);
1021 else
1022 vmcs_writel(GUEST_DR7, vcpu->arch.dr7);
1023
d0bfb940
JK		 1024 flags = vmcs_readl(GUEST_RFLAGS);
1025 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
1026 flags |= X86_EFLAGS_TF | X86_EFLAGS_RF;
1027 else if (old_debug & KVM_GUESTDBG_SINGLESTEP)
6aa8b732 1028 flags &= ~(X86_EFLAGS_TF | X86_EFLAGS_RF);
d0bfb940 1029 vmcs_writel(GUEST_RFLAGS, flags);
6aa8b732 1030
abd3f2d6 1031 update_exception_bitmap(vcpu);
6aa8b732
AK		 1032
1033 return 0;
1034}
1035
2a8067f1
ED		 1036static int vmx_get_irq(struct kvm_vcpu *vcpu)
1037{
f7d9238f
AK		 1038 if (!vcpu->arch.interrupt.pending)
1039 return -1;
1040 return vcpu->arch.interrupt.nr;
2a8067f1
ED		 1041}
1042
6aa8b732
AK		 1043static __init int cpu_has_kvm_support(void)
1044{
6210e37b 1045 return cpu_has_vmx();
6aa8b732
AK		 1046}
1047
1048static __init int vmx_disabled_by_bios(void)
1049{
1050 u64 msr;
1051
1052 rdmsrl(MSR_IA32_FEATURE_CONTROL, msr);
9ea542fa
SY		 1053 return (msr & (FEATURE_CONTROL_LOCKED |
1054 FEATURE_CONTROL_VMXON_ENABLED))
1055 == FEATURE_CONTROL_LOCKED;
62b3ffb8 1056 /* locked but not enabled */
6aa8b732
AK		 1057}
1058
774c47f1 1059static void hardware_enable(void *garbage)
6aa8b732
AK		 1060{
1061 int cpu = raw_smp_processor_id();
1062 u64 phys_addr = __pa(per_cpu(vmxarea, cpu));
1063 u64 old;
1064
543e4243 1065 INIT_LIST_HEAD(&per_cpu(vcpus_on_cpu, cpu));
6aa8b732 1066 rdmsrl(MSR_IA32_FEATURE_CONTROL, old);
9ea542fa
SY		 1067 if ((old & (FEATURE_CONTROL_LOCKED |
1068 FEATURE_CONTROL_VMXON_ENABLED))
1069 != (FEATURE_CONTROL_LOCKED |
1070 FEATURE_CONTROL_VMXON_ENABLED))
6aa8b732 1071 /* enable and lock */
62b3ffb8 1072 wrmsrl(MSR_IA32_FEATURE_CONTROL, old |
9ea542fa
SY		 1073 FEATURE_CONTROL_LOCKED |
1074 FEATURE_CONTROL_VMXON_ENABLED);
66aee91a 1075 write_cr4(read_cr4() | X86_CR4_VMXE); /* FIXME: not cpu hotplug safe */
4ecac3fd
AK		 1076 asm volatile (ASM_VMX_VMXON_RAX
1077 : : "a"(&phys_addr), "m"(phys_addr)
6aa8b732
AK		 1078 : "memory", "cc");
1079}
1080
543e4243
AK		 1081static void vmclear_local_vcpus(void)
1082{
1083 int cpu = raw_smp_processor_id();
1084 struct vcpu_vmx *vmx, *n;
1085
1086 list_for_each_entry_safe(vmx, n, &per_cpu(vcpus_on_cpu, cpu),
1087 local_vcpus_link)
1088 __vcpu_clear(vmx);
1089}
1090
710ff4a8
EH		 1091
1092/* Just like cpu_vmxoff(), but with the __kvm_handle_fault_on_reboot()
1093 * tricks.
1094 */
1095static void kvm_cpu_vmxoff(void)
6aa8b732 1096{
4ecac3fd 1097 asm volatile (__ex(ASM_VMX_VMXOFF) : : : "cc");
e693d71b 1098 write_cr4(read_cr4() & ~X86_CR4_VMXE);
6aa8b732
AK		 1099}
1100
710ff4a8
EH		 1101static void hardware_disable(void *garbage)
1102{
1103 vmclear_local_vcpus();
1104 kvm_cpu_vmxoff();
1105}
1106
1c3d14fe 1107static __init int adjust_vmx_controls(u32 ctl_min, u32 ctl_opt,
d77c26fc 1108 u32 msr, u32 *result)
1c3d14fe
YS		 1109{
1110 u32 vmx_msr_low, vmx_msr_high;
1111 u32 ctl = ctl_min | ctl_opt;
1112
1113 rdmsr(msr, vmx_msr_low, vmx_msr_high);
1114
1115 ctl &= vmx_msr_high; /* bit == 0 in high word ==> must be zero */
1116 ctl |= vmx_msr_low; /* bit == 1 in low word ==> must be one */
1117
1118 /* Ensure minimum (required) set of control bits are supported. */
1119 if (ctl_min & ~ctl)
002c7f7c 1120 return -EIO;
1c3d14fe
YS		 1121
1122 *result = ctl;
1123 return 0;
1124}
1125
002c7f7c 1126static __init int setup_vmcs_config(struct vmcs_config *vmcs_conf)
6aa8b732
AK		 1127{
1128 u32 vmx_msr_low, vmx_msr_high;
d56f546d 1129 u32 min, opt, min2, opt2;
1c3d14fe
YS		 1130 u32 _pin_based_exec_control = 0;
1131 u32 _cpu_based_exec_control = 0;
f78e0e2e 1132 u32 _cpu_based_2nd_exec_control = 0;
1c3d14fe
YS		 1133 u32 _vmexit_control = 0;
1134 u32 _vmentry_control = 0;
1135
1136 min = PIN_BASED_EXT_INTR_MASK | PIN_BASED_NMI_EXITING;
f08864b4 1137 opt = PIN_BASED_VIRTUAL_NMIS;
1c3d14fe
YS		 1138 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PINBASED_CTLS,
1139 &_pin_based_exec_control) < 0)
002c7f7c 1140 return -EIO;
1c3d14fe
YS		 1141
1142 min = CPU_BASED_HLT_EXITING |
1143#ifdef CONFIG_X86_64
1144 CPU_BASED_CR8_LOAD_EXITING |
1145 CPU_BASED_CR8_STORE_EXITING |
1146#endif
d56f546d
SY		 1147 CPU_BASED_CR3_LOAD_EXITING |
1148 CPU_BASED_CR3_STORE_EXITING |
1c3d14fe
YS		 1149 CPU_BASED_USE_IO_BITMAPS |
1150 CPU_BASED_MOV_DR_EXITING |
a7052897
MT		 1151 CPU_BASED_USE_TSC_OFFSETING |
1152 CPU_BASED_INVLPG_EXITING;
f78e0e2e 1153 opt = CPU_BASED_TPR_SHADOW |
25c5f225 1154 CPU_BASED_USE_MSR_BITMAPS |
f78e0e2e 1155 CPU_BASED_ACTIVATE_SECONDARY_CONTROLS;
1c3d14fe
YS		 1156 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PROCBASED_CTLS,
1157 &_cpu_based_exec_control) < 0)
002c7f7c 1158 return -EIO;
6e5d865c
YS		 1159#ifdef CONFIG_X86_64
1160 if ((_cpu_based_exec_control & CPU_BASED_TPR_SHADOW))
1161 _cpu_based_exec_control &= ~CPU_BASED_CR8_LOAD_EXITING &
1162 ~CPU_BASED_CR8_STORE_EXITING;
1163#endif
f78e0e2e 1164 if (_cpu_based_exec_control & CPU_BASED_ACTIVATE_SECONDARY_CONTROLS) {
d56f546d
SY		 1165 min2 = 0;
1166 opt2 = SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
2384d2b3 1167 SECONDARY_EXEC_WBINVD_EXITING |
d56f546d
SY		 1168 SECONDARY_EXEC_ENABLE_VPID |
1169 SECONDARY_EXEC_ENABLE_EPT;
1170 if (adjust_vmx_controls(min2, opt2,
1171 MSR_IA32_VMX_PROCBASED_CTLS2,
f78e0e2e
SY		 1172 &_cpu_based_2nd_exec_control) < 0)
1173 return -EIO;
1174 }
1175#ifndef CONFIG_X86_64
1176 if (!(_cpu_based_2nd_exec_control &
1177 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES))
1178 _cpu_based_exec_control &= ~CPU_BASED_TPR_SHADOW;
1179#endif
d56f546d 1180 if (_cpu_based_2nd_exec_control & SECONDARY_EXEC_ENABLE_EPT) {
a7052897
MT		 1181 /* CR3 accesses and invlpg don't need to cause VM Exits when EPT
1182 enabled */
d56f546d 1183 min &= ~(CPU_BASED_CR3_LOAD_EXITING |
a7052897
MT		 1184 CPU_BASED_CR3_STORE_EXITING |
1185 CPU_BASED_INVLPG_EXITING);
d56f546d
SY		 1186 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PROCBASED_CTLS,
1187 &_cpu_based_exec_control) < 0)
1188 return -EIO;
1189 rdmsr(MSR_IA32_VMX_EPT_VPID_CAP,
1190 vmx_capability.ept, vmx_capability.vpid);
1191 }
1c3d14fe
YS		 1192
1193 min = 0;
1194#ifdef CONFIG_X86_64
1195 min |= VM_EXIT_HOST_ADDR_SPACE_SIZE;
1196#endif
468d472f 1197 opt = VM_EXIT_SAVE_IA32_PAT | VM_EXIT_LOAD_IA32_PAT;
1c3d14fe
YS		 1198 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_EXIT_CTLS,
1199 &_vmexit_control) < 0)
002c7f7c 1200 return -EIO;
1c3d14fe 1201
468d472f
SY		 1202 min = 0;
1203 opt = VM_ENTRY_LOAD_IA32_PAT;
1c3d14fe
YS		 1204 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_ENTRY_CTLS,
1205 &_vmentry_control) < 0)
002c7f7c 1206 return -EIO;
6aa8b732 1207
c68876fd 1208 rdmsr(MSR_IA32_VMX_BASIC, vmx_msr_low, vmx_msr_high);
1c3d14fe
YS		 1209
1210 /* IA-32 SDM Vol 3B: VMCS size is never greater than 4kB. */
1211 if ((vmx_msr_high & 0x1fff) > PAGE_SIZE)
002c7f7c 1212 return -EIO;
1c3d14fe
YS		 1213
1214#ifdef CONFIG_X86_64
1215 /* IA-32 SDM Vol 3B: 64-bit CPUs always have VMX_BASIC_MSR[48]==0. */
1216 if (vmx_msr_high & (1u<<16))
002c7f7c 1217 return -EIO;
1c3d14fe
YS		 1218#endif
1219
1220 /* Require Write-Back (WB) memory type for VMCS accesses. */
1221 if (((vmx_msr_high >> 18) & 15) != 6)
002c7f7c 1222 return -EIO;
1c3d14fe 1223
002c7f7c
YS		 1224 vmcs_conf->size = vmx_msr_high & 0x1fff;
1225 vmcs_conf->order = get_order(vmcs_config.size);
1226 vmcs_conf->revision_id = vmx_msr_low;
1c3d14fe 1227
002c7f7c
YS		 1228 vmcs_conf->pin_based_exec_ctrl = _pin_based_exec_control;
1229 vmcs_conf->cpu_based_exec_ctrl = _cpu_based_exec_control;
f78e0e2e 1230 vmcs_conf->cpu_based_2nd_exec_ctrl = _cpu_based_2nd_exec_control;
002c7f7c
YS		 1231 vmcs_conf->vmexit_ctrl = _vmexit_control;
1232 vmcs_conf->vmentry_ctrl = _vmentry_control;
1c3d14fe
YS		 1233
1234 return 0;
c68876fd 1235}
6aa8b732
AK		 1236
1237static struct vmcs *alloc_vmcs_cpu(int cpu)
1238{
1239 int node = cpu_to_node(cpu);
1240 struct page *pages;
1241 struct vmcs *vmcs;
1242
1c3d14fe 1243 pages = alloc_pages_node(node, GFP_KERNEL, vmcs_config.order);
6aa8b732
AK		 1244 if (!pages)
1245 return NULL;
1246 vmcs = page_address(pages);
1c3d14fe
YS		 1247 memset(vmcs, 0, vmcs_config.size);
1248 vmcs->revision_id = vmcs_config.revision_id; /* vmcs revision id */
6aa8b732
AK		 1249 return vmcs;
1250}
1251
1252static struct vmcs *alloc_vmcs(void)
1253{
d3b2c338 1254 return alloc_vmcs_cpu(raw_smp_processor_id());
6aa8b732
AK		 1255}
1256
1257static void free_vmcs(struct vmcs *vmcs)
1258{
1c3d14fe 1259 free_pages((unsigned long)vmcs, vmcs_config.order);
6aa8b732
AK		 1260}
1261
39959588 1262static void free_kvm_area(void)
6aa8b732
AK		 1263{
1264 int cpu;
1265
1266 for_each_online_cpu(cpu)
1267 free_vmcs(per_cpu(vmxarea, cpu));
1268}
1269
6aa8b732
AK		 1270static __init int alloc_kvm_area(void)
1271{
1272 int cpu;
1273
1274 for_each_online_cpu(cpu) {
1275 struct vmcs *vmcs;
1276
1277 vmcs = alloc_vmcs_cpu(cpu);
1278 if (!vmcs) {
1279 free_kvm_area();
1280 return -ENOMEM;
1281 }
1282
1283 per_cpu(vmxarea, cpu) = vmcs;
1284 }
1285 return 0;
1286}
1287
1288static __init int hardware_setup(void)
1289{
002c7f7c
YS		 1290 if (setup_vmcs_config(&vmcs_config) < 0)
1291 return -EIO;
50a37eb4
JR		 1292
1293 if (boot_cpu_has(X86_FEATURE_NX))
1294 kvm_enable_efer_bits(EFER_NX);
1295
6aa8b732
AK		 1296 return alloc_kvm_area();
1297}
1298
1299static __exit void hardware_unsetup(void)
1300{
1301 free_kvm_area();
1302}
1303
6aa8b732
AK		 1304static void fix_pmode_dataseg(int seg, struct kvm_save_segment *save)
1305{
1306 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1307
6af11b9e 1308 if (vmcs_readl(sf->base) == save->base && (save->base & AR_S_MASK)) {
6aa8b732
AK		 1309 vmcs_write16(sf->selector, save->selector);
1310 vmcs_writel(sf->base, save->base);
1311 vmcs_write32(sf->limit, save->limit);
1312 vmcs_write32(sf->ar_bytes, save->ar);
1313 } else {
1314 u32 dpl = (vmcs_read16(sf->selector) & SELECTOR_RPL_MASK)
1315 << AR_DPL_SHIFT;
1316 vmcs_write32(sf->ar_bytes, 0x93 | dpl);
1317 }
1318}
1319
1320static void enter_pmode(struct kvm_vcpu *vcpu)
1321{
1322 unsigned long flags;
a89a8fb9 1323 struct vcpu_vmx *vmx = to_vmx(vcpu);
6aa8b732 1324
a89a8fb9 1325 vmx->emulation_required = 1;
ad312c7c 1326 vcpu->arch.rmode.active = 0;
6aa8b732 1327
ad312c7c
ZX		 1328 vmcs_writel(GUEST_TR_BASE, vcpu->arch.rmode.tr.base);
1329 vmcs_write32(GUEST_TR_LIMIT, vcpu->arch.rmode.tr.limit);
1330 vmcs_write32(GUEST_TR_AR_BYTES, vcpu->arch.rmode.tr.ar);
6aa8b732
AK		 1331
1332 flags = vmcs_readl(GUEST_RFLAGS);
053de044 1333 flags &= ~(X86_EFLAGS_IOPL | X86_EFLAGS_VM);
ad312c7c 1334 flags |= (vcpu->arch.rmode.save_iopl << IOPL_SHIFT);
6aa8b732
AK		 1335 vmcs_writel(GUEST_RFLAGS, flags);
1336
66aee91a
RR		 1337 vmcs_writel(GUEST_CR4, (vmcs_readl(GUEST_CR4) & ~X86_CR4_VME) |
1338 (vmcs_readl(CR4_READ_SHADOW) & X86_CR4_VME));
6aa8b732
AK		 1339
1340 update_exception_bitmap(vcpu);
1341
a89a8fb9
MG		 1342 if (emulate_invalid_guest_state)
1343 return;
1344
ad312c7c
ZX		 1345 fix_pmode_dataseg(VCPU_SREG_ES, &vcpu->arch.rmode.es);
1346 fix_pmode_dataseg(VCPU_SREG_DS, &vcpu->arch.rmode.ds);
1347 fix_pmode_dataseg(VCPU_SREG_GS, &vcpu->arch.rmode.gs);
1348 fix_pmode_dataseg(VCPU_SREG_FS, &vcpu->arch.rmode.fs);
6aa8b732
AK		 1349
1350 vmcs_write16(GUEST_SS_SELECTOR, 0);
1351 vmcs_write32(GUEST_SS_AR_BYTES, 0x93);
1352
1353 vmcs_write16(GUEST_CS_SELECTOR,
1354 vmcs_read16(GUEST_CS_SELECTOR) & ~SELECTOR_RPL_MASK);
1355 vmcs_write32(GUEST_CS_AR_BYTES, 0x9b);
1356}
1357
d77c26fc 1358static gva_t rmode_tss_base(struct kvm *kvm)
6aa8b732 1359{
bfc6d222 1360 if (!kvm->arch.tss_addr) {
cbc94022
IE		 1361 gfn_t base_gfn = kvm->memslots[0].base_gfn +
1362 kvm->memslots[0].npages - 3;
1363 return base_gfn << PAGE_SHIFT;
1364 }
bfc6d222 1365 return kvm->arch.tss_addr;
6aa8b732
AK		 1366}
1367
1368static void fix_rmode_seg(int seg, struct kvm_save_segment *save)
1369{
1370 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1371
1372 save->selector = vmcs_read16(sf->selector);
1373 save->base = vmcs_readl(sf->base);
1374 save->limit = vmcs_read32(sf->limit);
1375 save->ar = vmcs_read32(sf->ar_bytes);
15b00f32
JK		 1376 vmcs_write16(sf->selector, save->base >> 4);
1377 vmcs_write32(sf->base, save->base & 0xfffff);
6aa8b732
AK		 1378 vmcs_write32(sf->limit, 0xffff);
1379 vmcs_write32(sf->ar_bytes, 0xf3);
1380}
1381
1382static void enter_rmode(struct kvm_vcpu *vcpu)
1383{
1384 unsigned long flags;
a89a8fb9 1385 struct vcpu_vmx *vmx = to_vmx(vcpu);
6aa8b732 1386
a89a8fb9 1387 vmx->emulation_required = 1;
ad312c7c 1388 vcpu->arch.rmode.active = 1;
6aa8b732 1389
ad312c7c 1390 vcpu->arch.rmode.tr.base = vmcs_readl(GUEST_TR_BASE);
6aa8b732
AK		 1391 vmcs_writel(GUEST_TR_BASE, rmode_tss_base(vcpu->kvm));
1392
ad312c7c 1393 vcpu->arch.rmode.tr.limit = vmcs_read32(GUEST_TR_LIMIT);
6aa8b732
AK		 1394 vmcs_write32(GUEST_TR_LIMIT, RMODE_TSS_SIZE - 1);
1395
ad312c7c 1396 vcpu->arch.rmode.tr.ar = vmcs_read32(GUEST_TR_AR_BYTES);
6aa8b732
AK		 1397 vmcs_write32(GUEST_TR_AR_BYTES, 0x008b);
1398
1399 flags = vmcs_readl(GUEST_RFLAGS);
ad312c7c
ZX		 1400 vcpu->arch.rmode.save_iopl
1401 = (flags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
6aa8b732 1402
053de044 1403 flags |= X86_EFLAGS_IOPL | X86_EFLAGS_VM;
6aa8b732
AK		 1404
1405 vmcs_writel(GUEST_RFLAGS, flags);
66aee91a 1406 vmcs_writel(GUEST_CR4, vmcs_readl(GUEST_CR4) | X86_CR4_VME);
6aa8b732
AK		 1407 update_exception_bitmap(vcpu);
1408
a89a8fb9
MG		 1409 if (emulate_invalid_guest_state)
1410 goto continue_rmode;
1411
6aa8b732
AK		 1412 vmcs_write16(GUEST_SS_SELECTOR, vmcs_readl(GUEST_SS_BASE) >> 4);
1413 vmcs_write32(GUEST_SS_LIMIT, 0xffff);
1414 vmcs_write32(GUEST_SS_AR_BYTES, 0xf3);
1415
1416 vmcs_write32(GUEST_CS_AR_BYTES, 0xf3);
abacf8df 1417 vmcs_write32(GUEST_CS_LIMIT, 0xffff);
8cb5b033
AK		 1418 if (vmcs_readl(GUEST_CS_BASE) == 0xffff0000)
1419 vmcs_writel(GUEST_CS_BASE, 0xf0000);
6aa8b732
AK		 1420 vmcs_write16(GUEST_CS_SELECTOR, vmcs_readl(GUEST_CS_BASE) >> 4);
1421
ad312c7c
ZX		 1422 fix_rmode_seg(VCPU_SREG_ES, &vcpu->arch.rmode.es);
1423 fix_rmode_seg(VCPU_SREG_DS, &vcpu->arch.rmode.ds);
1424 fix_rmode_seg(VCPU_SREG_GS, &vcpu->arch.rmode.gs);
1425 fix_rmode_seg(VCPU_SREG_FS, &vcpu->arch.rmode.fs);
75880a01 1426
a89a8fb9 1427continue_rmode:
8668a3c4 1428 kvm_mmu_reset_context(vcpu);
b7ebfb05 1429 init_rmode(vcpu->kvm);
6aa8b732
AK		 1430}
1431
05b3e0c2 1432#ifdef CONFIG_X86_64
6aa8b732
AK		 1433
1434static void enter_lmode(struct kvm_vcpu *vcpu)
1435{
1436 u32 guest_tr_ar;
1437
1438 guest_tr_ar = vmcs_read32(GUEST_TR_AR_BYTES);
1439 if ((guest_tr_ar & AR_TYPE_MASK) != AR_TYPE_BUSY_64_TSS) {
1440 printk(KERN_DEBUG "%s: tss fixup for long mode. \n",
b8688d51 1441 __func__);
6aa8b732
AK		 1442 vmcs_write32(GUEST_TR_AR_BYTES,
1443 (guest_tr_ar & ~AR_TYPE_MASK)
1444 | AR_TYPE_BUSY_64_TSS);
1445 }
1446
ad312c7c 1447 vcpu->arch.shadow_efer |= EFER_LMA;
6aa8b732 1448
8b9cf98c 1449 find_msr_entry(to_vmx(vcpu), MSR_EFER)->data |= EFER_LMA | EFER_LME;
6aa8b732
AK		 1450 vmcs_write32(VM_ENTRY_CONTROLS,
1451 vmcs_read32(VM_ENTRY_CONTROLS)
1e4e6e00 1452 | VM_ENTRY_IA32E_MODE);
6aa8b732
AK		 1453}
1454
1455static void exit_lmode(struct kvm_vcpu *vcpu)
1456{
ad312c7c 1457 vcpu->arch.shadow_efer &= ~EFER_LMA;
6aa8b732
AK		 1458
1459 vmcs_write32(VM_ENTRY_CONTROLS,
1460 vmcs_read32(VM_ENTRY_CONTROLS)
1e4e6e00 1461 & ~VM_ENTRY_IA32E_MODE);
6aa8b732
AK		 1462}
1463
1464#endif
1465
2384d2b3
SY		 1466static void vmx_flush_tlb(struct kvm_vcpu *vcpu)
1467{
1468 vpid_sync_vcpu_all(to_vmx(vcpu));
4e1096d2
SY		 1469 if (vm_need_ept())
1470 ept_sync_context(construct_eptp(vcpu->arch.mmu.root_hpa));
2384d2b3
SY		 1471}
1472
25c4c276 1473static void vmx_decache_cr4_guest_bits(struct kvm_vcpu *vcpu)
399badf3 1474{
ad312c7c
ZX		 1475 vcpu->arch.cr4 &= KVM_GUEST_CR4_MASK;
1476 vcpu->arch.cr4 |= vmcs_readl(GUEST_CR4) & ~KVM_GUEST_CR4_MASK;
399badf3
AK		 1477}
1478
1439442c
SY		 1479static void ept_load_pdptrs(struct kvm_vcpu *vcpu)
1480{
1481 if (is_paging(vcpu) && is_pae(vcpu) && !is_long_mode(vcpu)) {
1482 if (!load_pdptrs(vcpu, vcpu->arch.cr3)) {
1483 printk(KERN_ERR "EPT: Fail to load pdptrs!\n");
1484 return;
1485 }
1486 vmcs_write64(GUEST_PDPTR0, vcpu->arch.pdptrs[0]);
1487 vmcs_write64(GUEST_PDPTR1, vcpu->arch.pdptrs[1]);
1488 vmcs_write64(GUEST_PDPTR2, vcpu->arch.pdptrs[2]);
1489 vmcs_write64(GUEST_PDPTR3, vcpu->arch.pdptrs[3]);
1490 }
1491}
1492
1493static void vmx_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4);
1494
1495static void ept_update_paging_mode_cr0(unsigned long *hw_cr0,
1496 unsigned long cr0,
1497 struct kvm_vcpu *vcpu)
1498{
1499 if (!(cr0 & X86_CR0_PG)) {
1500 /* From paging/starting to nonpaging */
1501 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL,
65267ea1 1502 vmcs_read32(CPU_BASED_VM_EXEC_CONTROL) |
1439442c
SY		 1503 (CPU_BASED_CR3_LOAD_EXITING |
1504 CPU_BASED_CR3_STORE_EXITING));
1505 vcpu->arch.cr0 = cr0;
1506 vmx_set_cr4(vcpu, vcpu->arch.cr4);
1507 *hw_cr0 |= X86_CR0_PE | X86_CR0_PG;
1508 *hw_cr0 &= ~X86_CR0_WP;
1509 } else if (!is_paging(vcpu)) {
1510 /* From nonpaging to paging */
1511 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL,
65267ea1 1512 vmcs_read32(CPU_BASED_VM_EXEC_CONTROL) &
1439442c
SY		 1513 ~(CPU_BASED_CR3_LOAD_EXITING |
1514 CPU_BASED_CR3_STORE_EXITING));
1515 vcpu->arch.cr0 = cr0;
1516 vmx_set_cr4(vcpu, vcpu->arch.cr4);
1517 if (!(vcpu->arch.cr0 & X86_CR0_WP))
1518 *hw_cr0 &= ~X86_CR0_WP;
1519 }
1520}
1521
1522static void ept_update_paging_mode_cr4(unsigned long *hw_cr4,
1523 struct kvm_vcpu *vcpu)
1524{
1525 if (!is_paging(vcpu)) {
1526 *hw_cr4 &= ~X86_CR4_PAE;
1527 *hw_cr4 |= X86_CR4_PSE;
1528 } else if (!(vcpu->arch.cr4 & X86_CR4_PAE))
1529 *hw_cr4 &= ~X86_CR4_PAE;
1530}
1531
6aa8b732
AK		 1532static void vmx_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
1533{
1439442c
SY		 1534 unsigned long hw_cr0 = (cr0 & ~KVM_GUEST_CR0_MASK) |
1535 KVM_VM_CR0_ALWAYS_ON;
1536
5fd86fcf
AK		 1537 vmx_fpu_deactivate(vcpu);
1538
ad312c7c 1539 if (vcpu->arch.rmode.active && (cr0 & X86_CR0_PE))
6aa8b732
AK		 1540 enter_pmode(vcpu);
1541
ad312c7c 1542 if (!vcpu->arch.rmode.active && !(cr0 & X86_CR0_PE))
6aa8b732
AK		 1543 enter_rmode(vcpu);
1544
05b3e0c2 1545#ifdef CONFIG_X86_64
ad312c7c 1546 if (vcpu->arch.shadow_efer & EFER_LME) {
707d92fa 1547 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG))
6aa8b732 1548 enter_lmode(vcpu);
707d92fa 1549 if (is_paging(vcpu) && !(cr0 & X86_CR0_PG))
6aa8b732
AK		 1550 exit_lmode(vcpu);
1551 }
1552#endif
1553
1439442c
SY		 1554 if (vm_need_ept())
1555 ept_update_paging_mode_cr0(&hw_cr0, cr0, vcpu);
1556
6aa8b732 1557 vmcs_writel(CR0_READ_SHADOW, cr0);
1439442c 1558 vmcs_writel(GUEST_CR0, hw_cr0);
ad312c7c 1559 vcpu->arch.cr0 = cr0;
5fd86fcf 1560
707d92fa 1561 if (!(cr0 & X86_CR0_TS) || !(cr0 & X86_CR0_PE))
5fd86fcf 1562 vmx_fpu_activate(vcpu);
6aa8b732
AK		 1563}
1564
1439442c
SY		 1565static u64 construct_eptp(unsigned long root_hpa)
1566{
1567 u64 eptp;
1568
1569 /* TODO write the value reading from MSR */
1570 eptp = VMX_EPT_DEFAULT_MT |
1571 VMX_EPT_DEFAULT_GAW << VMX_EPT_GAW_EPTP_SHIFT;
1572 eptp |= (root_hpa & PAGE_MASK);
1573
1574 return eptp;
1575}
1576
6aa8b732
AK		 1577static void vmx_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3)
1578{
1439442c
SY		 1579 unsigned long guest_cr3;
1580 u64 eptp;
1581
1582 guest_cr3 = cr3;
1583 if (vm_need_ept()) {
1584 eptp = construct_eptp(cr3);
1585 vmcs_write64(EPT_POINTER, eptp);
1586 ept_sync_context(eptp);
1587 ept_load_pdptrs(vcpu);
1588 guest_cr3 = is_paging(vcpu) ? vcpu->arch.cr3 :
1589 VMX_EPT_IDENTITY_PAGETABLE_ADDR;
1590 }
1591
2384d2b3 1592 vmx_flush_tlb(vcpu);
1439442c 1593 vmcs_writel(GUEST_CR3, guest_cr3);
ad312c7c 1594 if (vcpu->arch.cr0 & X86_CR0_PE)
5fd86fcf 1595 vmx_fpu_deactivate(vcpu);
6aa8b732
AK		 1596}
1597
1598static void vmx_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
1599{
1439442c
SY		 1600 unsigned long hw_cr4 = cr4 | (vcpu->arch.rmode.active ?
1601 KVM_RMODE_VM_CR4_ALWAYS_ON : KVM_PMODE_VM_CR4_ALWAYS_ON);
1602
ad312c7c 1603 vcpu->arch.cr4 = cr4;
1439442c
SY		 1604 if (vm_need_ept())
1605 ept_update_paging_mode_cr4(&hw_cr4, vcpu);
1606
1607 vmcs_writel(CR4_READ_SHADOW, cr4);
1608 vmcs_writel(GUEST_CR4, hw_cr4);
6aa8b732
AK		 1609}
1610
6aa8b732
AK		 1611static void vmx_set_efer(struct kvm_vcpu *vcpu, u64 efer)
1612{
8b9cf98c
RR		 1613 struct vcpu_vmx *vmx = to_vmx(vcpu);
1614 struct kvm_msr_entry *msr = find_msr_entry(vmx, MSR_EFER);
6aa8b732 1615
ad312c7c 1616 vcpu->arch.shadow_efer = efer;
9f62e19a
JR		 1617 if (!msr)
1618 return;
6aa8b732
AK		 1619 if (efer & EFER_LMA) {
1620 vmcs_write32(VM_ENTRY_CONTROLS,
1621 vmcs_read32(VM_ENTRY_CONTROLS) |
1e4e6e00 1622 VM_ENTRY_IA32E_MODE);
6aa8b732
AK		 1623 msr->data = efer;
1624
1625 } else {
1626 vmcs_write32(VM_ENTRY_CONTROLS,
1627 vmcs_read32(VM_ENTRY_CONTROLS) &
1e4e6e00 1628 ~VM_ENTRY_IA32E_MODE);
6aa8b732
AK		 1629
1630 msr->data = efer & ~EFER_LME;
1631 }
8b9cf98c 1632 setup_msrs(vmx);
6aa8b732
AK		 1633}
1634
6aa8b732
AK		 1635static u64 vmx_get_segment_base(struct kvm_vcpu *vcpu, int seg)
1636{
1637 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1638
1639 return vmcs_readl(sf->base);
1640}
1641
1642static void vmx_get_segment(struct kvm_vcpu *vcpu,
1643 struct kvm_segment *var, int seg)
1644{
1645 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1646 u32 ar;
1647
1648 var->base = vmcs_readl(sf->base);
1649 var->limit = vmcs_read32(sf->limit);
1650 var->selector = vmcs_read16(sf->selector);
1651 ar = vmcs_read32(sf->ar_bytes);
1652 if (ar & AR_UNUSABLE_MASK)
1653 ar = 0;
1654 var->type = ar & 15;
1655 var->s = (ar >> 4) & 1;
1656 var->dpl = (ar >> 5) & 3;
1657 var->present = (ar >> 7) & 1;
1658 var->avl = (ar >> 12) & 1;
1659 var->l = (ar >> 13) & 1;
1660 var->db = (ar >> 14) & 1;
1661 var->g = (ar >> 15) & 1;
1662 var->unusable = (ar >> 16) & 1;
1663}
1664
2e4d2653
IE		 1665static int vmx_get_cpl(struct kvm_vcpu *vcpu)
1666{
1667 struct kvm_segment kvm_seg;
1668
1669 if (!(vcpu->arch.cr0 & X86_CR0_PE)) /* if real mode */
1670 return 0;
1671
1672 if (vmx_get_rflags(vcpu) & X86_EFLAGS_VM) /* if virtual 8086 */
1673 return 3;
1674
1675 vmx_get_segment(vcpu, &kvm_seg, VCPU_SREG_CS);
1676 return kvm_seg.selector & 3;
1677}
1678
653e3108 1679static u32 vmx_segment_access_rights(struct kvm_segment *var)
6aa8b732 1680{
6aa8b732
AK		 1681 u32 ar;
1682
653e3108 1683 if (var->unusable)
6aa8b732
AK		 1684 ar = 1 << 16;
1685 else {
1686 ar = var->type & 15;
1687 ar |= (var->s & 1) << 4;
1688 ar |= (var->dpl & 3) << 5;
1689 ar |= (var->present & 1) << 7;
1690 ar |= (var->avl & 1) << 12;
1691 ar |= (var->l & 1) << 13;
1692 ar |= (var->db & 1) << 14;
1693 ar |= (var->g & 1) << 15;
1694 }
f7fbf1fd
UL		 1695 if (ar == 0) /* a 0 value means unusable */
1696 ar = AR_UNUSABLE_MASK;
653e3108
AK		 1697
1698 return ar;
1699}
1700
1701static void vmx_set_segment(struct kvm_vcpu *vcpu,
1702 struct kvm_segment *var, int seg)
1703{
1704 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1705 u32 ar;
1706
ad312c7c
ZX		 1707 if (vcpu->arch.rmode.active && seg == VCPU_SREG_TR) {
1708 vcpu->arch.rmode.tr.selector = var->selector;
1709 vcpu->arch.rmode.tr.base = var->base;
1710 vcpu->arch.rmode.tr.limit = var->limit;
1711 vcpu->arch.rmode.tr.ar = vmx_segment_access_rights(var);
653e3108
AK		 1712 return;
1713 }
1714 vmcs_writel(sf->base, var->base);
1715 vmcs_write32(sf->limit, var->limit);
1716 vmcs_write16(sf->selector, var->selector);
ad312c7c 1717 if (vcpu->arch.rmode.active && var->s) {
653e3108
AK		 1718 /*
1719 * Hack real-mode segments into vm86 compatibility.
1720 */
1721 if (var->base == 0xffff0000 && var->selector == 0xf000)
1722 vmcs_writel(sf->base, 0xf0000);
1723 ar = 0xf3;
1724 } else
1725 ar = vmx_segment_access_rights(var);
6aa8b732
AK		 1726 vmcs_write32(sf->ar_bytes, ar);
1727}
1728
6aa8b732
AK		 1729static void vmx_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
1730{
1731 u32 ar = vmcs_read32(GUEST_CS_AR_BYTES);
1732
1733 *db = (ar >> 14) & 1;
1734 *l = (ar >> 13) & 1;
1735}
1736
1737static void vmx_get_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1738{
1739 dt->limit = vmcs_read32(GUEST_IDTR_LIMIT);
1740 dt->base = vmcs_readl(GUEST_IDTR_BASE);
1741}
1742
1743static void vmx_set_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1744{
1745 vmcs_write32(GUEST_IDTR_LIMIT, dt->limit);
1746 vmcs_writel(GUEST_IDTR_BASE, dt->base);
1747}
1748
1749static void vmx_get_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1750{
1751 dt->limit = vmcs_read32(GUEST_GDTR_LIMIT);
1752 dt->base = vmcs_readl(GUEST_GDTR_BASE);
1753}
1754
1755static void vmx_set_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1756{
1757 vmcs_write32(GUEST_GDTR_LIMIT, dt->limit);
1758 vmcs_writel(GUEST_GDTR_BASE, dt->base);
1759}
1760
648dfaa7
MG		 1761static bool rmode_segment_valid(struct kvm_vcpu *vcpu, int seg)
1762{
1763 struct kvm_segment var;
1764 u32 ar;
1765
1766 vmx_get_segment(vcpu, &var, seg);
1767 ar = vmx_segment_access_rights(&var);
1768
1769 if (var.base != (var.selector << 4))
1770 return false;
1771 if (var.limit != 0xffff)
1772 return false;
1773 if (ar != 0xf3)
1774 return false;
1775
1776 return true;
1777}
1778
1779static bool code_segment_valid(struct kvm_vcpu *vcpu)
1780{
1781 struct kvm_segment cs;
1782 unsigned int cs_rpl;
1783
1784 vmx_get_segment(vcpu, &cs, VCPU_SREG_CS);
1785 cs_rpl = cs.selector & SELECTOR_RPL_MASK;
1786
1787 if (~cs.type & (AR_TYPE_CODE_MASK|AR_TYPE_ACCESSES_MASK))
1788 return false;
1789 if (!cs.s)
1790 return false;
1791 if (!(~cs.type & (AR_TYPE_CODE_MASK|AR_TYPE_WRITEABLE_MASK))) {
1792 if (cs.dpl > cs_rpl)
1793 return false;
1794 } else if (cs.type & AR_TYPE_CODE_MASK) {
1795 if (cs.dpl != cs_rpl)
1796 return false;
1797 }
1798 if (!cs.present)
1799 return false;
1800
1801 /* TODO: Add Reserved field check, this'll require a new member in the kvm_segment_field structure */
1802 return true;
1803}
1804
1805static bool stack_segment_valid(struct kvm_vcpu *vcpu)
1806{
1807 struct kvm_segment ss;
1808 unsigned int ss_rpl;
1809
1810 vmx_get_segment(vcpu, &ss, VCPU_SREG_SS);
1811 ss_rpl = ss.selector & SELECTOR_RPL_MASK;
1812
1813 if ((ss.type != 3) || (ss.type != 7))
1814 return false;
1815 if (!ss.s)
1816 return false;
1817 if (ss.dpl != ss_rpl) /* DPL != RPL */
1818 return false;
1819 if (!ss.present)
1820 return false;
1821
1822 return true;
1823}
1824
1825static bool data_segment_valid(struct kvm_vcpu *vcpu, int seg)
1826{
1827 struct kvm_segment var;
1828 unsigned int rpl;
1829
1830 vmx_get_segment(vcpu, &var, seg);
1831 rpl = var.selector & SELECTOR_RPL_MASK;
1832
1833 if (!var.s)
1834 return false;
1835 if (!var.present)
1836 return false;
1837 if (~var.type & (AR_TYPE_CODE_MASK|AR_TYPE_WRITEABLE_MASK)) {
1838 if (var.dpl < rpl) /* DPL < RPL */
1839 return false;
1840 }
1841
1842 /* TODO: Add other members to kvm_segment_field to allow checking for other access
1843 * rights flags
1844 */
1845 return true;
1846}
1847
1848static bool tr_valid(struct kvm_vcpu *vcpu)
1849{
1850 struct kvm_segment tr;
1851
1852 vmx_get_segment(vcpu, &tr, VCPU_SREG_TR);
1853
1854 if (tr.selector & SELECTOR_TI_MASK) /* TI = 1 */
1855 return false;
1856 if ((tr.type != 3) || (tr.type != 11)) /* TODO: Check if guest is in IA32e mode */
1857 return false;
1858 if (!tr.present)
1859 return false;
1860
1861 return true;
1862}
1863
1864static bool ldtr_valid(struct kvm_vcpu *vcpu)
1865{
1866 struct kvm_segment ldtr;
1867
1868 vmx_get_segment(vcpu, &ldtr, VCPU_SREG_LDTR);
1869
1870 if (ldtr.selector & SELECTOR_TI_MASK) /* TI = 1 */
1871 return false;
1872 if (ldtr.type != 2)
1873 return false;
1874 if (!ldtr.present)
1875 return false;
1876
1877 return true;
1878}
1879
1880static bool cs_ss_rpl_check(struct kvm_vcpu *vcpu)
1881{
1882 struct kvm_segment cs, ss;
1883
1884 vmx_get_segment(vcpu, &cs, VCPU_SREG_CS);
1885 vmx_get_segment(vcpu, &ss, VCPU_SREG_SS);
1886
1887 return ((cs.selector & SELECTOR_RPL_MASK) ==
1888 (ss.selector & SELECTOR_RPL_MASK));
1889}
1890
1891/*
1892 * Check if guest state is valid. Returns true if valid, false if
1893 * not.
1894 * We assume that registers are always usable
1895 */
1896static bool guest_state_valid(struct kvm_vcpu *vcpu)
1897{
1898 /* real mode guest state checks */
1899 if (!(vcpu->arch.cr0 & X86_CR0_PE)) {
1900 if (!rmode_segment_valid(vcpu, VCPU_SREG_CS))
1901 return false;
1902 if (!rmode_segment_valid(vcpu, VCPU_SREG_SS))
1903 return false;
1904 if (!rmode_segment_valid(vcpu, VCPU_SREG_DS))
1905 return false;
1906 if (!rmode_segment_valid(vcpu, VCPU_SREG_ES))
1907 return false;
1908 if (!rmode_segment_valid(vcpu, VCPU_SREG_FS))
1909 return false;
1910 if (!rmode_segment_valid(vcpu, VCPU_SREG_GS))
1911 return false;
1912 } else {
1913 /* protected mode guest state checks */
1914 if (!cs_ss_rpl_check(vcpu))
1915 return false;
1916 if (!code_segment_valid(vcpu))
1917 return false;
1918 if (!stack_segment_valid(vcpu))
1919 return false;
1920 if (!data_segment_valid(vcpu, VCPU_SREG_DS))
1921 return false;
1922 if (!data_segment_valid(vcpu, VCPU_SREG_ES))
1923 return false;
1924 if (!data_segment_valid(vcpu, VCPU_SREG_FS))
1925 return false;
1926 if (!data_segment_valid(vcpu, VCPU_SREG_GS))
1927 return false;
1928 if (!tr_valid(vcpu))
1929 return false;
1930 if (!ldtr_valid(vcpu))
1931 return false;
1932 }
1933 /* TODO:
1934 * - Add checks on RIP
1935 * - Add checks on RFLAGS
1936 */
1937
1938 return true;
1939}
1940
d77c26fc 1941static int init_rmode_tss(struct kvm *kvm)
6aa8b732 1942{
6aa8b732 1943 gfn_t fn = rmode_tss_base(kvm) >> PAGE_SHIFT;
195aefde 1944 u16 data = 0;
10589a46 1945 int ret = 0;
195aefde 1946 int r;
6aa8b732 1947
195aefde
IE		 1948 r = kvm_clear_guest_page(kvm, fn, 0, PAGE_SIZE);
1949 if (r < 0)
10589a46 1950 goto out;
195aefde 1951 data = TSS_BASE_SIZE + TSS_REDIRECTION_SIZE;
464d17c8
SY		 1952 r = kvm_write_guest_page(kvm, fn++, &data,
1953 TSS_IOPB_BASE_OFFSET, sizeof(u16));
195aefde 1954 if (r < 0)
10589a46 1955 goto out;
195aefde
IE		 1956 r = kvm_clear_guest_page(kvm, fn++, 0, PAGE_SIZE);
1957 if (r < 0)
10589a46 1958 goto out;
195aefde
IE		 1959 r = kvm_clear_guest_page(kvm, fn, 0, PAGE_SIZE);
1960 if (r < 0)
10589a46 1961 goto out;
195aefde 1962 data = ~0;
10589a46
MT		 1963 r = kvm_write_guest_page(kvm, fn, &data,
1964 RMODE_TSS_SIZE - 2 * PAGE_SIZE - 1,
1965 sizeof(u8));
195aefde 1966 if (r < 0)
10589a46
MT		 1967 goto out;
1968
1969 ret = 1;
1970out:
10589a46 1971 return ret;
6aa8b732
AK		 1972}
1973
b7ebfb05
SY		 1974static int init_rmode_identity_map(struct kvm *kvm)
1975{
1976 int i, r, ret;
1977 pfn_t identity_map_pfn;
1978 u32 tmp;
1979
1980 if (!vm_need_ept())
1981 return 1;
1982 if (unlikely(!kvm->arch.ept_identity_pagetable)) {
1983 printk(KERN_ERR "EPT: identity-mapping pagetable "
1984 "haven't been allocated!\n");
1985 return 0;
1986 }
1987 if (likely(kvm->arch.ept_identity_pagetable_done))
1988 return 1;
1989 ret = 0;
1990 identity_map_pfn = VMX_EPT_IDENTITY_PAGETABLE_ADDR >> PAGE_SHIFT;
1991 r = kvm_clear_guest_page(kvm, identity_map_pfn, 0, PAGE_SIZE);
1992 if (r < 0)
1993 goto out;
1994 /* Set up identity-mapping pagetable for EPT in real mode */
1995 for (i = 0; i < PT32_ENT_PER_PAGE; i++) {
1996 tmp = (i << 22) + (_PAGE_PRESENT | _PAGE_RW | _PAGE_USER |
1997 _PAGE_ACCESSED | _PAGE_DIRTY | _PAGE_PSE);
1998 r = kvm_write_guest_page(kvm, identity_map_pfn,
1999 &tmp, i * sizeof(tmp), sizeof(tmp));
2000 if (r < 0)
2001 goto out;
2002 }
2003 kvm->arch.ept_identity_pagetable_done = true;
2004 ret = 1;
2005out:
2006 return ret;
2007}
2008
6aa8b732
AK		 2009static void seg_setup(int seg)
2010{
2011 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
2012
2013 vmcs_write16(sf->selector, 0);
2014 vmcs_writel(sf->base, 0);
2015 vmcs_write32(sf->limit, 0xffff);
a16b20da 2016 vmcs_write32(sf->ar_bytes, 0xf3);
6aa8b732
AK		 2017}
2018
f78e0e2e
SY		 2019static int alloc_apic_access_page(struct kvm *kvm)
2020{
2021 struct kvm_userspace_memory_region kvm_userspace_mem;
2022 int r = 0;
2023
72dc67a6 2024 down_write(&kvm->slots_lock);
bfc6d222 2025 if (kvm->arch.apic_access_page)
f78e0e2e
SY		 2026 goto out;
2027 kvm_userspace_mem.slot = APIC_ACCESS_PAGE_PRIVATE_MEMSLOT;
2028 kvm_userspace_mem.flags = 0;
2029 kvm_userspace_mem.guest_phys_addr = 0xfee00000ULL;
2030 kvm_userspace_mem.memory_size = PAGE_SIZE;
2031 r = __kvm_set_memory_region(kvm, &kvm_userspace_mem, 0);
2032 if (r)
2033 goto out;
72dc67a6 2034
bfc6d222 2035 kvm->arch.apic_access_page = gfn_to_page(kvm, 0xfee00);
f78e0e2e 2036out:
72dc67a6 2037 up_write(&kvm->slots_lock);
f78e0e2e
SY		 2038 return r;
2039}
2040
b7ebfb05
SY		 2041static int alloc_identity_pagetable(struct kvm *kvm)
2042{
2043 struct kvm_userspace_memory_region kvm_userspace_mem;
2044 int r = 0;
2045
2046 down_write(&kvm->slots_lock);
2047 if (kvm->arch.ept_identity_pagetable)
2048 goto out;
2049 kvm_userspace_mem.slot = IDENTITY_PAGETABLE_PRIVATE_MEMSLOT;
2050 kvm_userspace_mem.flags = 0;
2051 kvm_userspace_mem.guest_phys_addr = VMX_EPT_IDENTITY_PAGETABLE_ADDR;
2052 kvm_userspace_mem.memory_size = PAGE_SIZE;
2053 r = __kvm_set_memory_region(kvm, &kvm_userspace_mem, 0);
2054 if (r)
2055 goto out;
2056
b7ebfb05
SY		 2057 kvm->arch.ept_identity_pagetable = gfn_to_page(kvm,
2058 VMX_EPT_IDENTITY_PAGETABLE_ADDR >> PAGE_SHIFT);
b7ebfb05
SY		 2059out:
2060 up_write(&kvm->slots_lock);
2061 return r;
2062}
2063
2384d2b3
SY		 2064static void allocate_vpid(struct vcpu_vmx *vmx)
2065{
2066 int vpid;
2067
2068 vmx->vpid = 0;
2069 if (!enable_vpid || !cpu_has_vmx_vpid())
2070 return;
2071 spin_lock(&vmx_vpid_lock);
2072 vpid = find_first_zero_bit(vmx_vpid_bitmap, VMX_NR_VPIDS);
2073 if (vpid < VMX_NR_VPIDS) {
2074 vmx->vpid = vpid;
2075 __set_bit(vpid, vmx_vpid_bitmap);
2076 }
2077 spin_unlock(&vmx_vpid_lock);
2078}
2079
8b2cf73c 2080static void vmx_disable_intercept_for_msr(struct page *msr_bitmap, u32 msr)
25c5f225
SY		 2081{
2082 void *va;
2083
2084 if (!cpu_has_vmx_msr_bitmap())
2085 return;
2086
2087 /*
2088 * See Intel PRM Vol. 3, 20.6.9 (MSR-Bitmap Address). Early manuals
2089 * have the write-low and read-high bitmap offsets the wrong way round.
2090 * We can control MSRs 0x00000000-0x00001fff and 0xc0000000-0xc0001fff.
2091 */
2092 va = kmap(msr_bitmap);
2093 if (msr <= 0x1fff) {
2094 __clear_bit(msr, va + 0x000); /* read-low */
2095 __clear_bit(msr, va + 0x800); /* write-low */
2096 } else if ((msr >= 0xc0000000) && (msr <= 0xc0001fff)) {
2097 msr &= 0x1fff;
2098 __clear_bit(msr, va + 0x400); /* read-high */
2099 __clear_bit(msr, va + 0xc00); /* write-high */
2100 }
2101 kunmap(msr_bitmap);
2102}
2103
6aa8b732
AK		 2104/*
2105 * Sets up the vmcs for emulated real mode.
2106 */
8b9cf98c 2107static int vmx_vcpu_setup(struct vcpu_vmx *vmx)
6aa8b732 2108{
468d472f 2109 u32 host_sysenter_cs, msr_low, msr_high;
6aa8b732 2110 u32 junk;
53f658b3 2111 u64 host_pat, tsc_this, tsc_base;
6aa8b732
AK		 2112 unsigned long a;
2113 struct descriptor_table dt;
2114 int i;
cd2276a7 2115 unsigned long kvm_vmx_return;
6e5d865c 2116 u32 exec_control;
6aa8b732 2117
6aa8b732 2118 /* I/O */
fdef3ad1
HQ		 2119 vmcs_write64(IO_BITMAP_A, page_to_phys(vmx_io_bitmap_a));
2120 vmcs_write64(IO_BITMAP_B, page_to_phys(vmx_io_bitmap_b));
6aa8b732 2121
25c5f225
SY		 2122 if (cpu_has_vmx_msr_bitmap())
2123 vmcs_write64(MSR_BITMAP, page_to_phys(vmx_msr_bitmap));
2124
6aa8b732
AK		 2125 vmcs_write64(VMCS_LINK_POINTER, -1ull); /* 22.3.1.5 */
2126
6aa8b732 2127 /* Control */
1c3d14fe
YS		 2128 vmcs_write32(PIN_BASED_VM_EXEC_CONTROL,
2129 vmcs_config.pin_based_exec_ctrl);
6e5d865c
YS		 2130
2131 exec_control = vmcs_config.cpu_based_exec_ctrl;
2132 if (!vm_need_tpr_shadow(vmx->vcpu.kvm)) {
2133 exec_control &= ~CPU_BASED_TPR_SHADOW;
2134#ifdef CONFIG_X86_64
2135 exec_control |= CPU_BASED_CR8_STORE_EXITING |
2136 CPU_BASED_CR8_LOAD_EXITING;
2137#endif
2138 }
d56f546d
SY		 2139 if (!vm_need_ept())
2140 exec_control |= CPU_BASED_CR3_STORE_EXITING |
83dbc83a
MT		 2141 CPU_BASED_CR3_LOAD_EXITING |
2142 CPU_BASED_INVLPG_EXITING;
6e5d865c 2143 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, exec_control);
6aa8b732 2144
83ff3b9d
SY		 2145 if (cpu_has_secondary_exec_ctrls()) {
2146 exec_control = vmcs_config.cpu_based_2nd_exec_ctrl;
2147 if (!vm_need_virtualize_apic_accesses(vmx->vcpu.kvm))
2148 exec_control &=
2149 ~SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES;
2384d2b3
SY		 2150 if (vmx->vpid == 0)
2151 exec_control &= ~SECONDARY_EXEC_ENABLE_VPID;
d56f546d
SY		 2152 if (!vm_need_ept())
2153 exec_control &= ~SECONDARY_EXEC_ENABLE_EPT;
83ff3b9d
SY		 2154 vmcs_write32(SECONDARY_VM_EXEC_CONTROL, exec_control);
2155 }
f78e0e2e 2156
c7addb90
AK		 2157 vmcs_write32(PAGE_FAULT_ERROR_CODE_MASK, !!bypass_guest_pf);
2158 vmcs_write32(PAGE_FAULT_ERROR_CODE_MATCH, !!bypass_guest_pf);
6aa8b732
AK		 2159 vmcs_write32(CR3_TARGET_COUNT, 0); /* 22.2.1 */
2160
2161 vmcs_writel(HOST_CR0, read_cr0()); /* 22.2.3 */
2162 vmcs_writel(HOST_CR4, read_cr4()); /* 22.2.3, 22.2.5 */
2163 vmcs_writel(HOST_CR3, read_cr3()); /* 22.2.3 FIXME: shadow tables */
2164
2165 vmcs_write16(HOST_CS_SELECTOR, __KERNEL_CS); /* 22.2.4 */
2166 vmcs_write16(HOST_DS_SELECTOR, __KERNEL_DS); /* 22.2.4 */
2167 vmcs_write16(HOST_ES_SELECTOR, __KERNEL_DS); /* 22.2.4 */
d6e88aec
AK		 2168 vmcs_write16(HOST_FS_SELECTOR, kvm_read_fs()); /* 22.2.4 */
2169 vmcs_write16(HOST_GS_SELECTOR, kvm_read_gs()); /* 22.2.4 */
6aa8b732 2170 vmcs_write16(HOST_SS_SELECTOR, __KERNEL_DS); /* 22.2.4 */
05b3e0c2 2171#ifdef CONFIG_X86_64
6aa8b732
AK		 2172 rdmsrl(MSR_FS_BASE, a);
2173 vmcs_writel(HOST_FS_BASE, a); /* 22.2.4 */
2174 rdmsrl(MSR_GS_BASE, a);
2175 vmcs_writel(HOST_GS_BASE, a); /* 22.2.4 */
2176#else
2177 vmcs_writel(HOST_FS_BASE, 0); /* 22.2.4 */
2178 vmcs_writel(HOST_GS_BASE, 0); /* 22.2.4 */
2179#endif
2180
2181 vmcs_write16(HOST_TR_SELECTOR, GDT_ENTRY_TSS*8); /* 22.2.4 */
2182
d6e88aec 2183 kvm_get_idt(&dt);
6aa8b732
AK		 2184 vmcs_writel(HOST_IDTR_BASE, dt.base); /* 22.2.4 */
2185
d77c26fc 2186 asm("mov $.Lkvm_vmx_return, %0" : "=r"(kvm_vmx_return));
cd2276a7 2187 vmcs_writel(HOST_RIP, kvm_vmx_return); /* 22.2.5 */
2cc51560
ED		 2188 vmcs_write32(VM_EXIT_MSR_STORE_COUNT, 0);
2189 vmcs_write32(VM_EXIT_MSR_LOAD_COUNT, 0);
2190 vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT, 0);
6aa8b732
AK		 2191
2192 rdmsr(MSR_IA32_SYSENTER_CS, host_sysenter_cs, junk);
2193 vmcs_write32(HOST_IA32_SYSENTER_CS, host_sysenter_cs);
2194 rdmsrl(MSR_IA32_SYSENTER_ESP, a);
2195 vmcs_writel(HOST_IA32_SYSENTER_ESP, a); /* 22.2.3 */
2196 rdmsrl(MSR_IA32_SYSENTER_EIP, a);
2197 vmcs_writel(HOST_IA32_SYSENTER_EIP, a); /* 22.2.3 */
2198
468d472f
SY		 2199 if (vmcs_config.vmexit_ctrl & VM_EXIT_LOAD_IA32_PAT) {
2200 rdmsr(MSR_IA32_CR_PAT, msr_low, msr_high);
2201 host_pat = msr_low | ((u64) msr_high << 32);
2202 vmcs_write64(HOST_IA32_PAT, host_pat);
2203 }
2204 if (vmcs_config.vmentry_ctrl & VM_ENTRY_LOAD_IA32_PAT) {
2205 rdmsr(MSR_IA32_CR_PAT, msr_low, msr_high);
2206 host_pat = msr_low | ((u64) msr_high << 32);
2207 /* Write the default value follow host pat */
2208 vmcs_write64(GUEST_IA32_PAT, host_pat);
2209 /* Keep arch.pat sync with GUEST_IA32_PAT */
2210 vmx->vcpu.arch.pat = host_pat;
2211 }
2212
6aa8b732
AK		 2213 for (i = 0; i < NR_VMX_MSR; ++i) {
2214 u32 index = vmx_msr_index[i];
2215 u32 data_low, data_high;
2216 u64 data;
a2fa3e9f 2217 int j = vmx->nmsrs;
6aa8b732
AK		 2218
2219 if (rdmsr_safe(index, &data_low, &data_high) < 0)
2220 continue;
432bd6cb
AK		 2221 if (wrmsr_safe(index, data_low, data_high) < 0)
2222 continue;
6aa8b732 2223 data = data_low | ((u64)data_high << 32);
a2fa3e9f
GH		 2224 vmx->host_msrs[j].index = index;
2225 vmx->host_msrs[j].reserved = 0;
2226 vmx->host_msrs[j].data = data;
2227 vmx->guest_msrs[j] = vmx->host_msrs[j];
2228 ++vmx->nmsrs;
6aa8b732 2229 }
6aa8b732 2230
1c3d14fe 2231 vmcs_write32(VM_EXIT_CONTROLS, vmcs_config.vmexit_ctrl);
6aa8b732
AK		 2232
2233 /* 22.2.1, 20.8.1 */
1c3d14fe
YS		 2234 vmcs_write32(VM_ENTRY_CONTROLS, vmcs_config.vmentry_ctrl);
2235
e00c8cf2
AK		 2236 vmcs_writel(CR0_GUEST_HOST_MASK, ~0UL);
2237 vmcs_writel(CR4_GUEST_HOST_MASK, KVM_GUEST_CR4_MASK);
2238
53f658b3
MT		 2239 tsc_base = vmx->vcpu.kvm->arch.vm_init_tsc;
2240 rdtscll(tsc_this);
2241 if (tsc_this < vmx->vcpu.kvm->arch.vm_init_tsc)
2242 tsc_base = tsc_this;
2243
2244 guest_write_tsc(0, tsc_base);
f78e0e2e 2245
e00c8cf2
AK		 2246 return 0;
2247}
2248
b7ebfb05
SY		 2249static int init_rmode(struct kvm *kvm)
2250{
2251 if (!init_rmode_tss(kvm))
2252 return 0;
2253 if (!init_rmode_identity_map(kvm))
2254 return 0;
2255 return 1;
2256}
2257
e00c8cf2
AK		 2258static int vmx_vcpu_reset(struct kvm_vcpu *vcpu)
2259{
2260 struct vcpu_vmx *vmx = to_vmx(vcpu);
2261 u64 msr;
2262 int ret;
2263
5fdbf976 2264 vcpu->arch.regs_avail = ~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP));
3200f405 2265 down_read(&vcpu->kvm->slots_lock);
b7ebfb05 2266 if (!init_rmode(vmx->vcpu.kvm)) {
e00c8cf2
AK		 2267 ret = -ENOMEM;
2268 goto out;
2269 }
2270
ad312c7c 2271 vmx->vcpu.arch.rmode.active = 0;
e00c8cf2 2272
3b86cd99
JK		 2273 vmx->soft_vnmi_blocked = 0;
2274
ad312c7c 2275 vmx->vcpu.arch.regs[VCPU_REGS_RDX] = get_rdx_init_val();
2d3ad1f4 2276 kvm_set_cr8(&vmx->vcpu, 0);
e00c8cf2
AK		 2277 msr = 0xfee00000 | MSR_IA32_APICBASE_ENABLE;
2278 if (vmx->vcpu.vcpu_id == 0)
2279 msr |= MSR_IA32_APICBASE_BSP;
2280 kvm_set_apic_base(&vmx->vcpu, msr);
2281
2282 fx_init(&vmx->vcpu);
2283
5706be0d 2284 seg_setup(VCPU_SREG_CS);
e00c8cf2
AK		 2285 /*
2286 * GUEST_CS_BASE should really be 0xffff0000, but VT vm86 mode
2287 * insists on having GUEST_CS_BASE == GUEST_CS_SELECTOR << 4. Sigh.
2288 */
2289 if (vmx->vcpu.vcpu_id == 0) {
2290 vmcs_write16(GUEST_CS_SELECTOR, 0xf000);
2291 vmcs_writel(GUEST_CS_BASE, 0x000f0000);
2292 } else {
ad312c7c
ZX		 2293 vmcs_write16(GUEST_CS_SELECTOR, vmx->vcpu.arch.sipi_vector << 8);
2294 vmcs_writel(GUEST_CS_BASE, vmx->vcpu.arch.sipi_vector << 12);
e00c8cf2 2295 }
e00c8cf2
AK		 2296
2297 seg_setup(VCPU_SREG_DS);
2298 seg_setup(VCPU_SREG_ES);
2299 seg_setup(VCPU_SREG_FS);
2300 seg_setup(VCPU_SREG_GS);
2301 seg_setup(VCPU_SREG_SS);
2302
2303 vmcs_write16(GUEST_TR_SELECTOR, 0);
2304 vmcs_writel(GUEST_TR_BASE, 0);
2305 vmcs_write32(GUEST_TR_LIMIT, 0xffff);
2306 vmcs_write32(GUEST_TR_AR_BYTES, 0x008b);
2307
2308 vmcs_write16(GUEST_LDTR_SELECTOR, 0);
2309 vmcs_writel(GUEST_LDTR_BASE, 0);
2310 vmcs_write32(GUEST_LDTR_LIMIT, 0xffff);
2311 vmcs_write32(GUEST_LDTR_AR_BYTES, 0x00082);
2312
2313 vmcs_write32(GUEST_SYSENTER_CS, 0);
2314 vmcs_writel(GUEST_SYSENTER_ESP, 0);
2315 vmcs_writel(GUEST_SYSENTER_EIP, 0);
2316
2317 vmcs_writel(GUEST_RFLAGS, 0x02);
2318 if (vmx->vcpu.vcpu_id == 0)
5fdbf976 2319 kvm_rip_write(vcpu, 0xfff0);
e00c8cf2 2320 else
5fdbf976
MT		 2321 kvm_rip_write(vcpu, 0);
2322 kvm_register_write(vcpu, VCPU_REGS_RSP, 0);
e00c8cf2 2323
e00c8cf2
AK		 2324 vmcs_writel(GUEST_DR7, 0x400);
2325
2326 vmcs_writel(GUEST_GDTR_BASE, 0);
2327 vmcs_write32(GUEST_GDTR_LIMIT, 0xffff);
2328
2329 vmcs_writel(GUEST_IDTR_BASE, 0);
2330 vmcs_write32(GUEST_IDTR_LIMIT, 0xffff);
2331
2332 vmcs_write32(GUEST_ACTIVITY_STATE, 0);
2333 vmcs_write32(GUEST_INTERRUPTIBILITY_INFO, 0);
2334 vmcs_write32(GUEST_PENDING_DBG_EXCEPTIONS, 0);
2335
e00c8cf2
AK		 2336 /* Special registers */
2337 vmcs_write64(GUEST_IA32_DEBUGCTL, 0);
2338
2339 setup_msrs(vmx);
2340
6aa8b732
AK		 2341 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, 0); /* 22.2.1 */
2342
f78e0e2e
SY		 2343 if (cpu_has_vmx_tpr_shadow()) {
2344 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR, 0);
2345 if (vm_need_tpr_shadow(vmx->vcpu.kvm))
2346 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR,
ad312c7c 2347 page_to_phys(vmx->vcpu.arch.apic->regs_page));
f78e0e2e
SY		 2348 vmcs_write32(TPR_THRESHOLD, 0);
2349 }
2350
2351 if (vm_need_virtualize_apic_accesses(vmx->vcpu.kvm))
2352 vmcs_write64(APIC_ACCESS_ADDR,
bfc6d222 2353 page_to_phys(vmx->vcpu.kvm->arch.apic_access_page));
6aa8b732 2354
2384d2b3
SY		 2355 if (vmx->vpid != 0)
2356 vmcs_write16(VIRTUAL_PROCESSOR_ID, vmx->vpid);
2357
ad312c7c
ZX		 2358 vmx->vcpu.arch.cr0 = 0x60000010;
2359 vmx_set_cr0(&vmx->vcpu, vmx->vcpu.arch.cr0); /* enter rmode */
8b9cf98c 2360 vmx_set_cr4(&vmx->vcpu, 0);
8b9cf98c 2361 vmx_set_efer(&vmx->vcpu, 0);
8b9cf98c
RR		 2362 vmx_fpu_activate(&vmx->vcpu);
2363 update_exception_bitmap(&vmx->vcpu);
6aa8b732 2364
2384d2b3
SY		 2365 vpid_sync_vcpu_all(vmx);
2366
3200f405 2367 ret = 0;
6aa8b732 2368
a89a8fb9
MG		 2369 /* HACK: Don't enable emulation on guest boot/reset */
2370 vmx->emulation_required = 0;
2371
6aa8b732 2372out:
3200f405 2373 up_read(&vcpu->kvm->slots_lock);
6aa8b732
AK		 2374 return ret;
2375}
2376
3b86cd99
JK		 2377static void enable_irq_window(struct kvm_vcpu *vcpu)
2378{
2379 u32 cpu_based_vm_exec_control;
2380
2381 cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
2382 cpu_based_vm_exec_control |= CPU_BASED_VIRTUAL_INTR_PENDING;
2383 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
2384}
2385
2386static void enable_nmi_window(struct kvm_vcpu *vcpu)
2387{
2388 u32 cpu_based_vm_exec_control;
2389
2390 if (!cpu_has_virtual_nmis()) {
2391 enable_irq_window(vcpu);
2392 return;
2393 }
2394
2395 cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
2396 cpu_based_vm_exec_control |= CPU_BASED_VIRTUAL_NMI_PENDING;
2397 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
2398}
2399
85f455f7
ED		 2400static void vmx_inject_irq(struct kvm_vcpu *vcpu, int irq)
2401{
9c8cba37
AK		 2402 struct vcpu_vmx *vmx = to_vmx(vcpu);
2403
2714d1d3
FEL		 2404 KVMTRACE_1D(INJ_VIRQ, vcpu, (u32)irq, handler);
2405
fa89a817 2406 ++vcpu->stat.irq_injections;
ad312c7c 2407 if (vcpu->arch.rmode.active) {
9c8cba37
AK		 2408 vmx->rmode.irq.pending = true;
2409 vmx->rmode.irq.vector = irq;
5fdbf976 2410 vmx->rmode.irq.rip = kvm_rip_read(vcpu);
9c5623e3
AK		 2411 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
2412 irq | INTR_TYPE_SOFT_INTR | INTR_INFO_VALID_MASK);
2413 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN, 1);
5fdbf976 2414 kvm_rip_write(vcpu, vmx->rmode.irq.rip - 1);
85f455f7
ED		 2415 return;
2416 }
2417 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
2418 irq | INTR_TYPE_EXT_INTR | INTR_INFO_VALID_MASK);
2419}
2420
f08864b4
SY		 2421static void vmx_inject_nmi(struct kvm_vcpu *vcpu)
2422{
66a5a347
JK		 2423 struct vcpu_vmx *vmx = to_vmx(vcpu);
2424
3b86cd99
JK		 2425 if (!cpu_has_virtual_nmis()) {
2426 /*
2427 * Tracking the NMI-blocked state in software is built upon
2428 * finding the next open IRQ window. This, in turn, depends on
2429 * well-behaving guests: They have to keep IRQs disabled at
2430 * least as long as the NMI handler runs. Otherwise we may
2431 * cause NMI nesting, maybe breaking the guest. But as this is
2432 * highly unlikely, we can live with the residual risk.
2433 */
2434 vmx->soft_vnmi_blocked = 1;
2435 vmx->vnmi_blocked_time = 0;
2436 }
2437
487b391d 2438 ++vcpu->stat.nmi_injections;
66a5a347
JK		 2439 if (vcpu->arch.rmode.active) {
2440 vmx->rmode.irq.pending = true;
2441 vmx->rmode.irq.vector = NMI_VECTOR;
2442 vmx->rmode.irq.rip = kvm_rip_read(vcpu);
2443 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
2444 NMI_VECTOR | INTR_TYPE_SOFT_INTR |
2445 INTR_INFO_VALID_MASK);
2446 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN, 1);
2447 kvm_rip_write(vcpu, vmx->rmode.irq.rip - 1);
2448 return;
2449 }
f08864b4
SY		 2450 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
2451 INTR_TYPE_NMI_INTR | INTR_INFO_VALID_MASK | NMI_VECTOR);
f08864b4
SY		 2452}
2453
33f089ca
JK		 2454static void vmx_update_window_states(struct kvm_vcpu *vcpu)
2455{
2456 u32 guest_intr = vmcs_read32(GUEST_INTERRUPTIBILITY_INFO);
2457
2458 vcpu->arch.nmi_window_open =
2459 !(guest_intr & (GUEST_INTR_STATE_STI |
2460 GUEST_INTR_STATE_MOV_SS |
2461 GUEST_INTR_STATE_NMI));
3b86cd99
JK		 2462 if (!cpu_has_virtual_nmis() && to_vmx(vcpu)->soft_vnmi_blocked)
2463 vcpu->arch.nmi_window_open = 0;
33f089ca
JK		 2464
2465 vcpu->arch.interrupt_window_open =
2466 ((vmcs_readl(GUEST_RFLAGS) & X86_EFLAGS_IF) &&
2467 !(guest_intr & (GUEST_INTR_STATE_STI |
2468 GUEST_INTR_STATE_MOV_SS)));
2469}
2470
6aa8b732
AK		 2471static void kvm_do_inject_irq(struct kvm_vcpu *vcpu)
2472{
ad312c7c
ZX		 2473 int word_index = __ffs(vcpu->arch.irq_summary);
2474 int bit_index = __ffs(vcpu->arch.irq_pending[word_index]);
6aa8b732
AK		 2475 int irq = word_index * BITS_PER_LONG + bit_index;
2476
ad312c7c
ZX		 2477 clear_bit(bit_index, &vcpu->arch.irq_pending[word_index]);
2478 if (!vcpu->arch.irq_pending[word_index])
2479 clear_bit(word_index, &vcpu->arch.irq_summary);
ecfc79c7 2480 kvm_queue_interrupt(vcpu, irq);
6aa8b732
AK		 2481}
2482
f460ee43
JK		 2483static void do_interrupt_requests(struct kvm_vcpu *vcpu,
2484 struct kvm_run *kvm_run)
2485{
2486 vmx_update_window_states(vcpu);
2487
55934c0b
JK		 2488 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
2489 vmcs_clear_bits(GUEST_INTERRUPTIBILITY_INFO,
2490 GUEST_INTR_STATE_STI |
2491 GUEST_INTR_STATE_MOV_SS);
2492
3b86cd99 2493 if (vcpu->arch.nmi_pending && !vcpu->arch.nmi_injected) {
264ff01d
JK		 2494 if (vcpu->arch.interrupt.pending) {
2495 enable_nmi_window(vcpu);
2496 } else if (vcpu->arch.nmi_window_open) {
3b86cd99
JK		 2497 vcpu->arch.nmi_pending = false;
2498 vcpu->arch.nmi_injected = true;
2499 } else {
2500 enable_nmi_window(vcpu);
487b391d
JK		 2501 return;
2502 }
3b86cd99
JK		 2503 }
2504 if (vcpu->arch.nmi_injected) {
2505 vmx_inject_nmi(vcpu);
4531220b 2506 if (vcpu->arch.nmi_pending)
487b391d 2507 enable_nmi_window(vcpu);
3b86cd99
JK		 2508 else if (vcpu->arch.irq_summary
2509 || kvm_run->request_interrupt_window)
2510 enable_irq_window(vcpu);
2511 return;
487b391d
JK		 2512 }
2513
f460ee43
JK		 2514 if (vcpu->arch.interrupt_window_open) {
2515 if (vcpu->arch.irq_summary && !vcpu->arch.interrupt.pending)
2516 kvm_do_inject_irq(vcpu);
2517
2518 if (vcpu->arch.interrupt.pending)
2519 vmx_inject_irq(vcpu, vcpu->arch.interrupt.nr);
2520 }
ad312c7c
ZX		 2521 if (!vcpu->arch.interrupt_window_open &&
2522 (vcpu->arch.irq_summary || kvm_run->request_interrupt_window))
f460ee43 2523 enable_irq_window(vcpu);
6aa8b732
AK		 2524}
2525
cbc94022
IE		 2526static int vmx_set_tss_addr(struct kvm *kvm, unsigned int addr)
2527{
2528 int ret;
2529 struct kvm_userspace_memory_region tss_mem = {
6fe63979 2530 .slot = TSS_PRIVATE_MEMSLOT,
cbc94022
IE		 2531 .guest_phys_addr = addr,
2532 .memory_size = PAGE_SIZE * 3,
2533 .flags = 0,
2534 };
2535
2536 ret = kvm_set_memory_region(kvm, &tss_mem, 0);
2537 if (ret)
2538 return ret;
bfc6d222 2539 kvm->arch.tss_addr = addr;
cbc94022
IE		 2540 return 0;
2541}
2542
6aa8b732
AK		 2543static int handle_rmode_exception(struct kvm_vcpu *vcpu,
2544 int vec, u32 err_code)
2545{
b3f37707
NK		 2546 /*
2547 * Instruction with address size override prefix opcode 0x67
2548 * Cause the #SS fault with 0 error code in VM86 mode.
2549 */
2550 if (((vec == GP_VECTOR) || (vec == SS_VECTOR)) && err_code == 0)
3427318f 2551 if (emulate_instruction(vcpu, NULL, 0, 0, 0) == EMULATE_DONE)
6aa8b732 2552 return 1;
77ab6db0
JK		 2553 /*
2554 * Forward all other exceptions that are valid in real mode.
2555 * FIXME: Breaks guest debugging in real mode, needs to be fixed with
2556 * the required debugging infrastructure rework.
2557 */
2558 switch (vec) {
77ab6db0 2559 case DB_VECTOR:
d0bfb940
JK		 2560 if (vcpu->guest_debug &
2561 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))
2562 return 0;
2563 kvm_queue_exception(vcpu, vec);
2564 return 1;
77ab6db0 2565 case BP_VECTOR:
d0bfb940
JK		 2566 if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP)
2567 return 0;
2568 /* fall through */
2569 case DE_VECTOR:
77ab6db0
JK		 2570 case OF_VECTOR:
2571 case BR_VECTOR:
2572 case UD_VECTOR:
2573 case DF_VECTOR:
2574 case SS_VECTOR:
2575 case GP_VECTOR:
2576 case MF_VECTOR:
2577 kvm_queue_exception(vcpu, vec);
2578 return 1;
2579 }
6aa8b732
AK		 2580 return 0;
2581}
2582
2583static int handle_exception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2584{
1155f76a 2585 struct vcpu_vmx *vmx = to_vmx(vcpu);
d0bfb940 2586 u32 intr_info, ex_no, error_code;
42dbaa5a 2587 unsigned long cr2, rip, dr6;
6aa8b732
AK		 2588 u32 vect_info;
2589 enum emulation_result er;
2590
1155f76a 2591 vect_info = vmx->idt_vectoring_info;
6aa8b732
AK		 2592 intr_info = vmcs_read32(VM_EXIT_INTR_INFO);
2593
2594 if ((vect_info & VECTORING_INFO_VALID_MASK) &&
d77c26fc 2595 !is_page_fault(intr_info))
6aa8b732 2596 printk(KERN_ERR "%s: unexpected, vectoring info 0x%x "
b8688d51 2597 "intr info 0x%x\n", __func__, vect_info, intr_info);
6aa8b732 2598
85f455f7 2599 if (!irqchip_in_kernel(vcpu->kvm) && is_external_interrupt(vect_info)) {
6aa8b732 2600 int irq = vect_info & VECTORING_INFO_VECTOR_MASK;
ad312c7c
ZX		 2601 set_bit(irq, vcpu->arch.irq_pending);
2602 set_bit(irq / BITS_PER_LONG, &vcpu->arch.irq_summary);
6aa8b732
AK		 2603 }
2604
e4a41889 2605 if ((intr_info & INTR_INFO_INTR_TYPE_MASK) == INTR_TYPE_NMI_INTR)
1b6269db 2606 return 1; /* already handled by vmx_vcpu_run() */
2ab455cc
AL		 2607
2608 if (is_no_device(intr_info)) {
5fd86fcf 2609 vmx_fpu_activate(vcpu);
2ab455cc
AL		 2610 return 1;
2611 }
2612
7aa81cc0 2613 if (is_invalid_opcode(intr_info)) {
571008da 2614 er = emulate_instruction(vcpu, kvm_run, 0, 0, EMULTYPE_TRAP_UD);
7aa81cc0 2615 if (er != EMULATE_DONE)
7ee5d940 2616 kvm_queue_exception(vcpu, UD_VECTOR);
7aa81cc0
AL		 2617 return 1;
2618 }
2619
6aa8b732 2620 error_code = 0;
5fdbf976 2621 rip = kvm_rip_read(vcpu);
2e11384c 2622 if (intr_info & INTR_INFO_DELIVER_CODE_MASK)
6aa8b732
AK		 2623 error_code = vmcs_read32(VM_EXIT_INTR_ERROR_CODE);
2624 if (is_page_fault(intr_info)) {
1439442c
SY		 2625 /* EPT won't cause page fault directly */
2626 if (vm_need_ept())
2627 BUG();
6aa8b732 2628 cr2 = vmcs_readl(EXIT_QUALIFICATION);
2714d1d3
FEL		 2629 KVMTRACE_3D(PAGE_FAULT, vcpu, error_code, (u32)cr2,
2630 (u32)((u64)cr2 >> 32), handler);
f7d9238f 2631 if (vcpu->arch.interrupt.pending || vcpu->arch.exception.pending)
577bdc49 2632 kvm_mmu_unprotect_page_virt(vcpu, cr2);
3067714c 2633 return kvm_mmu_page_fault(vcpu, cr2, error_code);
6aa8b732
AK		 2634 }
2635
ad312c7c 2636 if (vcpu->arch.rmode.active &&
6aa8b732 2637 handle_rmode_exception(vcpu, intr_info & INTR_INFO_VECTOR_MASK,
72d6e5a0 2638 error_code)) {
ad312c7c
ZX		 2639 if (vcpu->arch.halt_request) {
2640 vcpu->arch.halt_request = 0;
72d6e5a0
AK		 2641 return kvm_emulate_halt(vcpu);
2642 }
6aa8b732 2643 return 1;
72d6e5a0 2644 }
6aa8b732 2645
d0bfb940 2646 ex_no = intr_info & INTR_INFO_VECTOR_MASK;
42dbaa5a
JK		 2647 switch (ex_no) {
2648 case DB_VECTOR:
2649 dr6 = vmcs_readl(EXIT_QUALIFICATION);
2650 if (!(vcpu->guest_debug &
2651 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))) {
2652 vcpu->arch.dr6 = dr6 | DR6_FIXED_1;
2653 kvm_queue_exception(vcpu, DB_VECTOR);
2654 return 1;
2655 }
2656 kvm_run->debug.arch.dr6 = dr6 | DR6_FIXED_1;
2657 kvm_run->debug.arch.dr7 = vmcs_readl(GUEST_DR7);
2658 /* fall through */
2659 case BP_VECTOR:
6aa8b732 2660 kvm_run->exit_reason = KVM_EXIT_DEBUG;
d0bfb940
JK		 2661 kvm_run->debug.arch.pc = vmcs_readl(GUEST_CS_BASE) + rip;
2662 kvm_run->debug.arch.exception = ex_no;
42dbaa5a
JK		 2663 break;
2664 default:
d0bfb940
JK		 2665 kvm_run->exit_reason = KVM_EXIT_EXCEPTION;
2666 kvm_run->ex.exception = ex_no;
2667 kvm_run->ex.error_code = error_code;
42dbaa5a 2668 break;
6aa8b732 2669 }
6aa8b732
AK		 2670 return 0;
2671}
2672
2673static int handle_external_interrupt(struct kvm_vcpu *vcpu,
2674 struct kvm_run *kvm_run)
2675{
1165f5fe 2676 ++vcpu->stat.irq_exits;
2714d1d3 2677 KVMTRACE_1D(INTR, vcpu, vmcs_read32(VM_EXIT_INTR_INFO), handler);
6aa8b732
AK		 2678 return 1;
2679}
2680
988ad74f
AK		 2681static int handle_triple_fault(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2682{
2683 kvm_run->exit_reason = KVM_EXIT_SHUTDOWN;
2684 return 0;
2685}
6aa8b732 2686
6aa8b732
AK		 2687static int handle_io(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2688{
bfdaab09 2689 unsigned long exit_qualification;
039576c0
AK		 2690 int size, down, in, string, rep;
2691 unsigned port;
6aa8b732 2692
1165f5fe 2693 ++vcpu->stat.io_exits;
bfdaab09 2694 exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
039576c0 2695 string = (exit_qualification & 16) != 0;
e70669ab
LV		 2696
2697 if (string) {
3427318f
LV		 2698 if (emulate_instruction(vcpu,
2699 kvm_run, 0, 0, 0) == EMULATE_DO_MMIO)
e70669ab
LV		 2700 return 0;
2701 return 1;
2702 }
2703
2704 size = (exit_qualification & 7) + 1;
2705 in = (exit_qualification & 8) != 0;
039576c0 2706 down = (vmcs_readl(GUEST_RFLAGS) & X86_EFLAGS_DF) != 0;
039576c0
AK		 2707 rep = (exit_qualification & 32) != 0;
2708 port = exit_qualification >> 16;
e70669ab 2709
e93f36bc 2710 skip_emulated_instruction(vcpu);
3090dd73 2711 return kvm_emulate_pio(vcpu, kvm_run, in, size, port);
6aa8b732
AK		 2712}
2713
102d8325
IM		 2714static void
2715vmx_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall)
2716{
2717 /*
2718 * Patch in the VMCALL instruction:
2719 */
2720 hypercall[0] = 0x0f;
2721 hypercall[1] = 0x01;
2722 hypercall[2] = 0xc1;
102d8325
IM		 2723}
2724
6aa8b732
AK		 2725static int handle_cr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2726{
bfdaab09 2727 unsigned long exit_qualification;
6aa8b732
AK		 2728 int cr;
2729 int reg;
2730
bfdaab09 2731 exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
6aa8b732
AK		 2732 cr = exit_qualification & 15;
2733 reg = (exit_qualification >> 8) & 15;
2734 switch ((exit_qualification >> 4) & 3) {
2735 case 0: /* mov to cr */
5fdbf976
MT		 2736 KVMTRACE_3D(CR_WRITE, vcpu, (u32)cr,
2737 (u32)kvm_register_read(vcpu, reg),
2738 (u32)((u64)kvm_register_read(vcpu, reg) >> 32),
2739 handler);
6aa8b732
AK		 2740 switch (cr) {
2741 case 0:
5fdbf976 2742 kvm_set_cr0(vcpu, kvm_register_read(vcpu, reg));
6aa8b732
AK		 2743 skip_emulated_instruction(vcpu);
2744 return 1;
2745 case 3:
5fdbf976 2746 kvm_set_cr3(vcpu, kvm_register_read(vcpu, reg));
6aa8b732
AK		 2747 skip_emulated_instruction(vcpu);
2748 return 1;
2749 case 4:
5fdbf976 2750 kvm_set_cr4(vcpu, kvm_register_read(vcpu, reg));
6aa8b732
AK		 2751 skip_emulated_instruction(vcpu);
2752 return 1;
2753 case 8:
5fdbf976 2754 kvm_set_cr8(vcpu, kvm_register_read(vcpu, reg));
6aa8b732 2755 skip_emulated_instruction(vcpu);
e5314067
AK		 2756 if (irqchip_in_kernel(vcpu->kvm))
2757 return 1;
253abdee
YS		 2758 kvm_run->exit_reason = KVM_EXIT_SET_TPR;
2759 return 0;
6aa8b732
AK		 2760 };
2761 break;
25c4c276 2762 case 2: /* clts */
5fd86fcf 2763 vmx_fpu_deactivate(vcpu);
ad312c7c
ZX		 2764 vcpu->arch.cr0 &= ~X86_CR0_TS;
2765 vmcs_writel(CR0_READ_SHADOW, vcpu->arch.cr0);
5fd86fcf 2766 vmx_fpu_activate(vcpu);
2714d1d3 2767 KVMTRACE_0D(CLTS, vcpu, handler);
25c4c276
AL		 2768 skip_emulated_instruction(vcpu);
2769 return 1;
6aa8b732
AK		 2770 case 1: /*mov from cr*/
2771 switch (cr) {
2772 case 3:
5fdbf976 2773 kvm_register_write(vcpu, reg, vcpu->arch.cr3);
2714d1d3 2774 KVMTRACE_3D(CR_READ, vcpu, (u32)cr,
5fdbf976
MT		 2775 (u32)kvm_register_read(vcpu, reg),
2776 (u32)((u64)kvm_register_read(vcpu, reg) >> 32),
2714d1d3 2777 handler);
6aa8b732
AK		 2778 skip_emulated_instruction(vcpu);
2779 return 1;
2780 case 8:
5fdbf976 2781 kvm_register_write(vcpu, reg, kvm_get_cr8(vcpu));
2714d1d3 2782 KVMTRACE_2D(CR_READ, vcpu, (u32)cr,
5fdbf976 2783 (u32)kvm_register_read(vcpu, reg), handler);
6aa8b732
AK		 2784 skip_emulated_instruction(vcpu);
2785 return 1;
2786 }
2787 break;
2788 case 3: /* lmsw */
2d3ad1f4 2789 kvm_lmsw(vcpu, (exit_qualification >> LMSW_SOURCE_DATA_SHIFT) & 0x0f);
6aa8b732
AK		 2790
2791 skip_emulated_instruction(vcpu);
2792 return 1;
2793 default:
2794 break;
2795 }
2796 kvm_run->exit_reason = 0;
f0242478 2797 pr_unimpl(vcpu, "unhandled control register: op %d cr %d\n",
6aa8b732
AK		 2798 (int)(exit_qualification >> 4) & 3, cr);
2799 return 0;
2800}
2801
2802static int handle_dr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2803{
bfdaab09 2804 unsigned long exit_qualification;
6aa8b732
AK		 2805 unsigned long val;
2806 int dr, reg;
2807
42dbaa5a
JK		 2808 dr = vmcs_readl(GUEST_DR7);
2809 if (dr & DR7_GD) {
2810 /*
2811 * As the vm-exit takes precedence over the debug trap, we
2812 * need to emulate the latter, either for the host or the
2813 * guest debugging itself.
2814 */
2815 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) {
2816 kvm_run->debug.arch.dr6 = vcpu->arch.dr6;
2817 kvm_run->debug.arch.dr7 = dr;
2818 kvm_run->debug.arch.pc =
2819 vmcs_readl(GUEST_CS_BASE) +
2820 vmcs_readl(GUEST_RIP);
2821 kvm_run->debug.arch.exception = DB_VECTOR;
2822 kvm_run->exit_reason = KVM_EXIT_DEBUG;
2823 return 0;
2824 } else {
2825 vcpu->arch.dr7 &= ~DR7_GD;
2826 vcpu->arch.dr6 |= DR6_BD;
2827 vmcs_writel(GUEST_DR7, vcpu->arch.dr7);
2828 kvm_queue_exception(vcpu, DB_VECTOR);
2829 return 1;
2830 }
2831 }
2832
bfdaab09 2833 exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
42dbaa5a
JK		 2834 dr = exit_qualification & DEBUG_REG_ACCESS_NUM;
2835 reg = DEBUG_REG_ACCESS_REG(exit_qualification);
2836 if (exit_qualification & TYPE_MOV_FROM_DR) {
6aa8b732 2837 switch (dr) {
42dbaa5a
JK		 2838 case 0 ... 3:
2839 val = vcpu->arch.db[dr];
2840 break;
6aa8b732 2841 case 6:
42dbaa5a 2842 val = vcpu->arch.dr6;
6aa8b732
AK		 2843 break;
2844 case 7:
42dbaa5a 2845 val = vcpu->arch.dr7;
6aa8b732
AK		 2846 break;
2847 default:
2848 val = 0;
2849 }
5fdbf976 2850 kvm_register_write(vcpu, reg, val);
2714d1d3 2851 KVMTRACE_2D(DR_READ, vcpu, (u32)dr, (u32)val, handler);
6aa8b732 2852 } else {
42dbaa5a
JK		 2853 val = vcpu->arch.regs[reg];
2854 switch (dr) {
2855 case 0 ... 3:
2856 vcpu->arch.db[dr] = val;
2857 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
2858 vcpu->arch.eff_db[dr] = val;
2859 break;
2860 case 4 ... 5:
2861 if (vcpu->arch.cr4 & X86_CR4_DE)
2862 kvm_queue_exception(vcpu, UD_VECTOR);
2863 break;
2864 case 6:
2865 if (val & 0xffffffff00000000ULL) {
2866 kvm_queue_exception(vcpu, GP_VECTOR);
2867 break;
2868 }
2869 vcpu->arch.dr6 = (val & DR6_VOLATILE) | DR6_FIXED_1;
2870 break;
2871 case 7:
2872 if (val & 0xffffffff00000000ULL) {
2873 kvm_queue_exception(vcpu, GP_VECTOR);
2874 break;
2875 }
2876 vcpu->arch.dr7 = (val & DR7_VOLATILE) | DR7_FIXED_1;
2877 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) {
2878 vmcs_writel(GUEST_DR7, vcpu->arch.dr7);
2879 vcpu->arch.switch_db_regs =
2880 (val & DR7_BP_EN_MASK);
2881 }
2882 break;
2883 }
2884 KVMTRACE_2D(DR_WRITE, vcpu, (u32)dr, (u32)val, handler);
6aa8b732 2885 }
6aa8b732
AK		 2886 skip_emulated_instruction(vcpu);
2887 return 1;
2888}
2889
2890static int handle_cpuid(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2891{
06465c5a
AK		 2892 kvm_emulate_cpuid(vcpu);
2893 return 1;
6aa8b732
AK		 2894}
2895
2896static int handle_rdmsr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2897{
ad312c7c 2898 u32 ecx = vcpu->arch.regs[VCPU_REGS_RCX];
6aa8b732
AK		 2899 u64 data;
2900
2901 if (vmx_get_msr(vcpu, ecx, &data)) {
c1a5d4f9 2902 kvm_inject_gp(vcpu, 0);
6aa8b732
AK		 2903 return 1;
2904 }
2905
2714d1d3
FEL		 2906 KVMTRACE_3D(MSR_READ, vcpu, ecx, (u32)data, (u32)(data >> 32),
2907 handler);
2908
6aa8b732 2909 /* FIXME: handling of bits 32:63 of rax, rdx */
ad312c7c
ZX		 2910 vcpu->arch.regs[VCPU_REGS_RAX] = data & -1u;
2911 vcpu->arch.regs[VCPU_REGS_RDX] = (data >> 32) & -1u;
6aa8b732
AK		 2912 skip_emulated_instruction(vcpu);
2913 return 1;
2914}
2915
2916static int handle_wrmsr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2917{
ad312c7c
ZX		 2918 u32 ecx = vcpu->arch.regs[VCPU_REGS_RCX];
2919 u64 data = (vcpu->arch.regs[VCPU_REGS_RAX] & -1u)
2920 | ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32);
6aa8b732 2921
2714d1d3
FEL		 2922 KVMTRACE_3D(MSR_WRITE, vcpu, ecx, (u32)data, (u32)(data >> 32),
2923 handler);
2924
6aa8b732 2925 if (vmx_set_msr(vcpu, ecx, data) != 0) {
c1a5d4f9 2926 kvm_inject_gp(vcpu, 0);
6aa8b732
AK		 2927 return 1;
2928 }
2929
2930 skip_emulated_instruction(vcpu);
2931 return 1;
2932}
2933
6e5d865c
YS		 2934static int handle_tpr_below_threshold(struct kvm_vcpu *vcpu,
2935 struct kvm_run *kvm_run)
2936{
2937 return 1;
2938}
2939
6aa8b732
AK		 2940static int handle_interrupt_window(struct kvm_vcpu *vcpu,
2941 struct kvm_run *kvm_run)
2942{
85f455f7
ED		 2943 u32 cpu_based_vm_exec_control;
2944
2945 /* clear pending irq */
2946 cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
2947 cpu_based_vm_exec_control &= ~CPU_BASED_VIRTUAL_INTR_PENDING;
2948 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
2714d1d3
FEL		 2949
2950 KVMTRACE_0D(PEND_INTR, vcpu, handler);
a26bf12a 2951 ++vcpu->stat.irq_window_exits;
2714d1d3 2952
c1150d8c
DL		 2953 /*
2954 * If the user space waits to inject interrupts, exit as soon as
2955 * possible
2956 */
2957 if (kvm_run->request_interrupt_window &&
ad312c7c 2958 !vcpu->arch.irq_summary) {
c1150d8c 2959 kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN;
c1150d8c
DL		 2960 return 0;
2961 }
6aa8b732
AK		 2962 return 1;
2963}
2964
2965static int handle_halt(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2966{
2967 skip_emulated_instruction(vcpu);
d3bef15f 2968 return kvm_emulate_halt(vcpu);
6aa8b732
AK		 2969}
2970
c21415e8
IM		 2971static int handle_vmcall(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2972{
510043da 2973 skip_emulated_instruction(vcpu);
7aa81cc0
AL		 2974 kvm_emulate_hypercall(vcpu);
2975 return 1;
c21415e8
IM		 2976}
2977
a7052897
MT		 2978static int handle_invlpg(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2979{
2980 u64 exit_qualification = vmcs_read64(EXIT_QUALIFICATION);
2981
2982 kvm_mmu_invlpg(vcpu, exit_qualification);
2983 skip_emulated_instruction(vcpu);
2984 return 1;
2985}
2986
e5edaa01
ED		 2987static int handle_wbinvd(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2988{
2989 skip_emulated_instruction(vcpu);
2990 /* TODO: Add support for VT-d/pass-through device */
2991 return 1;
2992}
2993
f78e0e2e
SY		 2994static int handle_apic_access(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2995{
2996 u64 exit_qualification;
2997 enum emulation_result er;
2998 unsigned long offset;
2999
3000 exit_qualification = vmcs_read64(EXIT_QUALIFICATION);
3001 offset = exit_qualification & 0xffful;
3002
3003 er = emulate_instruction(vcpu, kvm_run, 0, 0, 0);
3004
3005 if (er != EMULATE_DONE) {
3006 printk(KERN_ERR
3007 "Fail to handle apic access vmexit! Offset is 0x%lx\n",
3008 offset);
3009 return -ENOTSUPP;
3010 }
3011 return 1;
3012}
3013
37817f29
IE		 3014static int handle_task_switch(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
3015{
60637aac 3016 struct vcpu_vmx *vmx = to_vmx(vcpu);
37817f29
IE		 3017 unsigned long exit_qualification;
3018 u16 tss_selector;
3019 int reason;
3020
3021 exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
3022
3023 reason = (u32)exit_qualification >> 30;
60637aac
JK		 3024 if (reason == TASK_SWITCH_GATE && vmx->vcpu.arch.nmi_injected &&
3025 (vmx->idt_vectoring_info & VECTORING_INFO_VALID_MASK) &&
3026 (vmx->idt_vectoring_info & VECTORING_INFO_TYPE_MASK)
3027 == INTR_TYPE_NMI_INTR) {
3028 vcpu->arch.nmi_injected = false;
3029 if (cpu_has_virtual_nmis())
3030 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO,
3031 GUEST_INTR_STATE_NMI);
3032 }
37817f29
IE		 3033 tss_selector = exit_qualification;
3034
42dbaa5a
JK		 3035 if (!kvm_task_switch(vcpu, tss_selector, reason))
3036 return 0;
3037
3038 /* clear all local breakpoint enable flags */
3039 vmcs_writel(GUEST_DR7, vmcs_readl(GUEST_DR7) & ~55);
3040
3041 /*
3042 * TODO: What about debug traps on tss switch?
3043 * Are we supposed to inject them and update dr6?
3044 */
3045
3046 return 1;
37817f29
IE		 3047}
3048
1439442c
SY		 3049static int handle_ept_violation(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
3050{
3051 u64 exit_qualification;
3052 enum emulation_result er;
3053 gpa_t gpa;
3054 unsigned long hva;
3055 int gla_validity;
3056 int r;
3057
3058 exit_qualification = vmcs_read64(EXIT_QUALIFICATION);
3059
3060 if (exit_qualification & (1 << 6)) {
3061 printk(KERN_ERR "EPT: GPA exceeds GAW!\n");
3062 return -ENOTSUPP;
3063 }
3064
3065 gla_validity = (exit_qualification >> 7) & 0x3;
3066 if (gla_validity != 0x3 && gla_validity != 0x1 && gla_validity != 0) {
3067 printk(KERN_ERR "EPT: Handling EPT violation failed!\n");
3068 printk(KERN_ERR "EPT: GPA: 0x%lx, GVA: 0x%lx\n",
3069 (long unsigned int)vmcs_read64(GUEST_PHYSICAL_ADDRESS),
3070 (long unsigned int)vmcs_read64(GUEST_LINEAR_ADDRESS));
3071 printk(KERN_ERR "EPT: Exit qualification is 0x%lx\n",
3072 (long unsigned int)exit_qualification);
3073 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
3074 kvm_run->hw.hardware_exit_reason = 0;
3075 return -ENOTSUPP;
3076 }
3077
3078 gpa = vmcs_read64(GUEST_PHYSICAL_ADDRESS);
3079 hva = gfn_to_hva(vcpu->kvm, gpa >> PAGE_SHIFT);
3080 if (!kvm_is_error_hva(hva)) {
3081 r = kvm_mmu_page_fault(vcpu, gpa & PAGE_MASK, 0);
3082 if (r < 0) {
3083 printk(KERN_ERR "EPT: Not enough memory!\n");
3084 return -ENOMEM;
3085 }
3086 return 1;
3087 } else {
3088 /* must be MMIO */
3089 er = emulate_instruction(vcpu, kvm_run, 0, 0, 0);
3090
3091 if (er == EMULATE_FAIL) {
3092 printk(KERN_ERR
3093 "EPT: Fail to handle EPT violation vmexit!er is %d\n",
3094 er);
3095 printk(KERN_ERR "EPT: GPA: 0x%lx, GVA: 0x%lx\n",
3096 (long unsigned int)vmcs_read64(GUEST_PHYSICAL_ADDRESS),
3097 (long unsigned int)vmcs_read64(GUEST_LINEAR_ADDRESS));
3098 printk(KERN_ERR "EPT: Exit qualification is 0x%lx\n",
3099 (long unsigned int)exit_qualification);
3100 return -ENOTSUPP;
3101 } else if (er == EMULATE_DO_MMIO)
3102 return 0;
3103 }
3104 return 1;
3105}
3106
f08864b4
SY		 3107static int handle_nmi_window(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
3108{
3109 u32 cpu_based_vm_exec_control;
3110
3111 /* clear pending NMI */
3112 cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
3113 cpu_based_vm_exec_control &= ~CPU_BASED_VIRTUAL_NMI_PENDING;
3114 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
3115 ++vcpu->stat.nmi_window_exits;
3116
3117 return 1;
3118}
3119
ea953ef0
MG		 3120static void handle_invalid_guest_state(struct kvm_vcpu *vcpu,
3121 struct kvm_run *kvm_run)
3122{
3123 struct vcpu_vmx *vmx = to_vmx(vcpu);
3124 int err;
3125
3126 preempt_enable();
3127 local_irq_enable();
3128
3129 while (!guest_state_valid(vcpu)) {
3130 err = emulate_instruction(vcpu, kvm_run, 0, 0, 0);
3131
1d5a4d9b
GT		 3132 if (err == EMULATE_DO_MMIO)
3133 break;
3134
3135 if (err != EMULATE_DONE) {
3136 kvm_report_emulation_failure(vcpu, "emulation failure");
3137 return;
ea953ef0
MG		 3138 }
3139
3140 if (signal_pending(current))
3141 break;
3142 if (need_resched())
3143 schedule();
3144 }
3145
3146 local_irq_disable();
3147 preempt_disable();
3148
1d5a4d9b
GT		 3149 /* Guest state should be valid now except if we need to
3150 * emulate an MMIO */
3151 if (guest_state_valid(vcpu))
3152 vmx->emulation_required = 0;
ea953ef0
MG		 3153}
3154
6aa8b732
AK		 3155/*
3156 * The exit handlers return 1 if the exit was handled fully and guest execution
3157 * may resume. Otherwise they set the kvm_run parameter to indicate what needs
3158 * to be done to userspace and return 0.
3159 */
3160static int (*kvm_vmx_exit_handlers[])(struct kvm_vcpu *vcpu,
3161 struct kvm_run *kvm_run) = {
3162 [EXIT_REASON_EXCEPTION_NMI] = handle_exception,
3163 [EXIT_REASON_EXTERNAL_INTERRUPT] = handle_external_interrupt,
988ad74f 3164 [EXIT_REASON_TRIPLE_FAULT] = handle_triple_fault,
f08864b4 3165 [EXIT_REASON_NMI_WINDOW] = handle_nmi_window,
6aa8b732 3166 [EXIT_REASON_IO_INSTRUCTION] = handle_io,
6aa8b732
AK		 3167 [EXIT_REASON_CR_ACCESS] = handle_cr,
3168 [EXIT_REASON_DR_ACCESS] = handle_dr,
3169 [EXIT_REASON_CPUID] = handle_cpuid,
3170 [EXIT_REASON_MSR_READ] = handle_rdmsr,
3171 [EXIT_REASON_MSR_WRITE] = handle_wrmsr,
3172 [EXIT_REASON_PENDING_INTERRUPT] = handle_interrupt_window,
3173 [EXIT_REASON_HLT] = handle_halt,
a7052897 3174 [EXIT_REASON_INVLPG] = handle_invlpg,
c21415e8 3175 [EXIT_REASON_VMCALL] = handle_vmcall,
f78e0e2e
SY		 3176 [EXIT_REASON_TPR_BELOW_THRESHOLD] = handle_tpr_below_threshold,
3177 [EXIT_REASON_APIC_ACCESS] = handle_apic_access,
e5edaa01 3178 [EXIT_REASON_WBINVD] = handle_wbinvd,
37817f29 3179 [EXIT_REASON_TASK_SWITCH] = handle_task_switch,
1439442c 3180 [EXIT_REASON_EPT_VIOLATION] = handle_ept_violation,
6aa8b732
AK		 3181};
3182
3183static const int kvm_vmx_max_exit_handlers =
50a3485c 3184 ARRAY_SIZE(kvm_vmx_exit_handlers);
6aa8b732
AK		 3185
3186/*
3187 * The guest has exited. See if we can fix it or if we need userspace
3188 * assistance.
3189 */
3190static int kvm_handle_exit(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu)
3191{
6aa8b732 3192 u32 exit_reason = vmcs_read32(VM_EXIT_REASON);
29bd8a78 3193 struct vcpu_vmx *vmx = to_vmx(vcpu);
1155f76a 3194 u32 vectoring_info = vmx->idt_vectoring_info;
29bd8a78 3195
5fdbf976
MT		 3196 KVMTRACE_3D(VMEXIT, vcpu, exit_reason, (u32)kvm_rip_read(vcpu),
3197 (u32)((u64)kvm_rip_read(vcpu) >> 32), entryexit);
2714d1d3 3198
1d5a4d9b
GT		 3199 /* If we need to emulate an MMIO from handle_invalid_guest_state
3200 * we just return 0 */
3201 if (vmx->emulation_required && emulate_invalid_guest_state)
3202 return 0;
3203
1439442c
SY		 3204 /* Access CR3 don't cause VMExit in paging mode, so we need
3205 * to sync with guest real CR3. */
3206 if (vm_need_ept() && is_paging(vcpu)) {
3207 vcpu->arch.cr3 = vmcs_readl(GUEST_CR3);
3208 ept_load_pdptrs(vcpu);
3209 }
3210
29bd8a78
AK		 3211 if (unlikely(vmx->fail)) {
3212 kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY;
3213 kvm_run->fail_entry.hardware_entry_failure_reason
3214 = vmcs_read32(VM_INSTRUCTION_ERROR);
3215 return 0;
3216 }
6aa8b732 3217
d77c26fc 3218 if ((vectoring_info & VECTORING_INFO_VALID_MASK) &&
1439442c 3219 (exit_reason != EXIT_REASON_EXCEPTION_NMI &&
60637aac
JK		 3220 exit_reason != EXIT_REASON_EPT_VIOLATION &&
3221 exit_reason != EXIT_REASON_TASK_SWITCH))
3222 printk(KERN_WARNING "%s: unexpected, valid vectoring info "
3223 "(0x%x) and exit reason is 0x%x\n",
3224 __func__, vectoring_info, exit_reason);
3b86cd99
JK		 3225
3226 if (unlikely(!cpu_has_virtual_nmis() && vmx->soft_vnmi_blocked)) {
3227 if (vcpu->arch.interrupt_window_open) {
3228 vmx->soft_vnmi_blocked = 0;
3229 vcpu->arch.nmi_window_open = 1;
3230 } else if (vmx->vnmi_blocked_time > 1000000000LL &&
4531220b 3231 vcpu->arch.nmi_pending) {
3b86cd99
JK		 3232 /*
3233 * This CPU don't support us in finding the end of an
3234 * NMI-blocked window if the guest runs with IRQs
3235 * disabled. So we pull the trigger after 1 s of
3236 * futile waiting, but inform the user about this.
3237 */
3238 printk(KERN_WARNING "%s: Breaking out of NMI-blocked "
3239 "state on VCPU %d after 1 s timeout\n",
3240 __func__, vcpu->vcpu_id);
3241 vmx->soft_vnmi_blocked = 0;
3242 vmx->vcpu.arch.nmi_window_open = 1;
3243 }
3b86cd99
JK		 3244 }
3245
6aa8b732
AK		 3246 if (exit_reason < kvm_vmx_max_exit_handlers
3247 && kvm_vmx_exit_handlers[exit_reason])
3248 return kvm_vmx_exit_handlers[exit_reason](vcpu, kvm_run);
3249 else {
3250 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
3251 kvm_run->hw.hardware_exit_reason = exit_reason;
3252 }
3253 return 0;
3254}
3255
6e5d865c
YS		 3256static void update_tpr_threshold(struct kvm_vcpu *vcpu)
3257{
3258 int max_irr, tpr;
3259
3260 if (!vm_need_tpr_shadow(vcpu->kvm))
3261 return;
3262
3263 if (!kvm_lapic_enabled(vcpu) ||
3264 ((max_irr = kvm_lapic_find_highest_irr(vcpu)) == -1)) {
3265 vmcs_write32(TPR_THRESHOLD, 0);
3266 return;
3267 }
3268
3269 tpr = (kvm_lapic_get_cr8(vcpu) & 0x0f) << 4;
3270 vmcs_write32(TPR_THRESHOLD, (max_irr > tpr) ? tpr >> 4 : max_irr >> 4);
3271}
3272
cf393f75
AK		 3273static void vmx_complete_interrupts(struct vcpu_vmx *vmx)
3274{
3275 u32 exit_intr_info;
668f612f 3276 u32 idt_vectoring_info;
cf393f75
AK		 3277 bool unblock_nmi;
3278 u8 vector;
668f612f
AK		 3279 int type;
3280 bool idtv_info_valid;
35920a35 3281 u32 error;
cf393f75
AK		 3282
3283 exit_intr_info = vmcs_read32(VM_EXIT_INTR_INFO);
3284 if (cpu_has_virtual_nmis()) {
3285 unblock_nmi = (exit_intr_info & INTR_INFO_UNBLOCK_NMI) != 0;
3286 vector = exit_intr_info & INTR_INFO_VECTOR_MASK;
3287 /*
3288 * SDM 3: 25.7.1.2
3289 * Re-set bit "block by NMI" before VM entry if vmexit caused by
3290 * a guest IRET fault.
3291 */
3292 if (unblock_nmi && vector != DF_VECTOR)
3293 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO,
3294 GUEST_INTR_STATE_NMI);
3b86cd99
JK		 3295 } else if (unlikely(vmx->soft_vnmi_blocked))
3296 vmx->vnmi_blocked_time +=
3297 ktime_to_ns(ktime_sub(ktime_get(), vmx->entry_time));
668f612f
AK		 3298
3299 idt_vectoring_info = vmx->idt_vectoring_info;
3300 idtv_info_valid = idt_vectoring_info & VECTORING_INFO_VALID_MASK;
3301 vector = idt_vectoring_info & VECTORING_INFO_VECTOR_MASK;
3302 type = idt_vectoring_info & VECTORING_INFO_TYPE_MASK;
3303 if (vmx->vcpu.arch.nmi_injected) {
3304 /*
3305 * SDM 3: 25.7.1.2
3306 * Clear bit "block by NMI" before VM entry if a NMI delivery
3307 * faulted.
3308 */
3309 if (idtv_info_valid && type == INTR_TYPE_NMI_INTR)
3310 vmcs_clear_bits(GUEST_INTERRUPTIBILITY_INFO,
3311 GUEST_INTR_STATE_NMI);
3312 else
3313 vmx->vcpu.arch.nmi_injected = false;
3314 }
35920a35 3315 kvm_clear_exception_queue(&vmx->vcpu);
8ab2d2e2
JK		 3316 if (idtv_info_valid && (type == INTR_TYPE_HARD_EXCEPTION ||
3317 type == INTR_TYPE_SOFT_EXCEPTION)) {
35920a35
AK		 3318 if (idt_vectoring_info & VECTORING_INFO_DELIVER_CODE_MASK) {
3319 error = vmcs_read32(IDT_VECTORING_ERROR_CODE);
3320 kvm_queue_exception_e(&vmx->vcpu, vector, error);
3321 } else
3322 kvm_queue_exception(&vmx->vcpu, vector);
3323 vmx->idt_vectoring_info = 0;
3324 }
f7d9238f
AK		 3325 kvm_clear_interrupt_queue(&vmx->vcpu);
3326 if (idtv_info_valid && type == INTR_TYPE_EXT_INTR) {
3327 kvm_queue_interrupt(&vmx->vcpu, vector);
3328 vmx->idt_vectoring_info = 0;
3329 }
cf393f75
AK		 3330}
3331
85f455f7
ED		 3332static void vmx_intr_assist(struct kvm_vcpu *vcpu)
3333{
6e5d865c
YS		 3334 update_tpr_threshold(vcpu);
3335
33f089ca
JK		 3336 vmx_update_window_states(vcpu);
3337
55934c0b
JK		 3338 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
3339 vmcs_clear_bits(GUEST_INTERRUPTIBILITY_INFO,
3340 GUEST_INTR_STATE_STI |
3341 GUEST_INTR_STATE_MOV_SS);
3342
3b86cd99
JK		 3343 if (vcpu->arch.nmi_pending && !vcpu->arch.nmi_injected) {
3344 if (vcpu->arch.interrupt.pending) {
3345 enable_nmi_window(vcpu);
3346 } else if (vcpu->arch.nmi_window_open) {
3347 vcpu->arch.nmi_pending = false;
3348 vcpu->arch.nmi_injected = true;
3349 } else {
3350 enable_nmi_window(vcpu);
f08864b4
SY		 3351 return;
3352 }
f08864b4 3353 }
3b86cd99
JK		 3354 if (vcpu->arch.nmi_injected) {
3355 vmx_inject_nmi(vcpu);
3356 if (vcpu->arch.nmi_pending)
3357 enable_nmi_window(vcpu);
3358 else if (kvm_cpu_has_interrupt(vcpu))
3359 enable_irq_window(vcpu);
3360 return;
3361 }
f7d9238f 3362 if (!vcpu->arch.interrupt.pending && kvm_cpu_has_interrupt(vcpu)) {
33f089ca 3363 if (vcpu->arch.interrupt_window_open)
f7d9238f
AK		 3364 kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu));
3365 else
3366 enable_irq_window(vcpu);
3367 }
3368 if (vcpu->arch.interrupt.pending) {
3369 vmx_inject_irq(vcpu, vcpu->arch.interrupt.nr);
df203ec9
AK		 3370 if (kvm_cpu_has_interrupt(vcpu))
3371 enable_irq_window(vcpu);
f7d9238f 3372 }
85f455f7
ED		 3373}
3374
9c8cba37
AK		 3375/*
3376 * Failure to inject an interrupt should give us the information
3377 * in IDT_VECTORING_INFO_FIELD. However, if the failure occurs
3378 * when fetching the interrupt redirection bitmap in the real-mode
3379 * tss, this doesn't happen. So we do it ourselves.
3380 */
3381static void fixup_rmode_irq(struct vcpu_vmx *vmx)
3382{
3383 vmx->rmode.irq.pending = 0;
5fdbf976 3384 if (kvm_rip_read(&vmx->vcpu) + 1 != vmx->rmode.irq.rip)
9c8cba37 3385 return;
5fdbf976 3386 kvm_rip_write(&vmx->vcpu, vmx->rmode.irq.rip);
9c8cba37
AK		 3387 if (vmx->idt_vectoring_info & VECTORING_INFO_VALID_MASK) {
3388 vmx->idt_vectoring_info &= ~VECTORING_INFO_TYPE_MASK;
3389 vmx->idt_vectoring_info |= INTR_TYPE_EXT_INTR;
3390 return;
3391 }
3392 vmx->idt_vectoring_info =
3393 VECTORING_INFO_VALID_MASK
3394 | INTR_TYPE_EXT_INTR
3395 | vmx->rmode.irq.vector;
3396}
3397
c801949d
AK		 3398#ifdef CONFIG_X86_64
3399#define R "r"
3400#define Q "q"
3401#else
3402#define R "e"
3403#define Q "l"
3404#endif
3405
04d2cc77 3406static void vmx_vcpu_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
6aa8b732 3407{
a2fa3e9f 3408 struct vcpu_vmx *vmx = to_vmx(vcpu);
1b6269db 3409 u32 intr_info;
e6adf283 3410
3b86cd99
JK		 3411 /* Record the guest's net vcpu time for enforced NMI injections. */
3412 if (unlikely(!cpu_has_virtual_nmis() && vmx->soft_vnmi_blocked))
3413 vmx->entry_time = ktime_get();
3414
a89a8fb9
MG		 3415 /* Handle invalid guest state instead of entering VMX */
3416 if (vmx->emulation_required && emulate_invalid_guest_state) {
3417 handle_invalid_guest_state(vcpu, kvm_run);
3418 return;
3419 }
3420
5fdbf976
MT		 3421 if (test_bit(VCPU_REGS_RSP, (unsigned long *)&vcpu->arch.regs_dirty))
3422 vmcs_writel(GUEST_RSP, vcpu->arch.regs[VCPU_REGS_RSP]);
3423 if (test_bit(VCPU_REGS_RIP, (unsigned long *)&vcpu->arch.regs_dirty))
3424 vmcs_writel(GUEST_RIP, vcpu->arch.regs[VCPU_REGS_RIP]);
3425
e6adf283
AK		 3426 /*
3427 * Loading guest fpu may have cleared host cr0.ts
3428 */
3429 vmcs_writel(HOST_CR0, read_cr0());
3430
42dbaa5a
JK		 3431 set_debugreg(vcpu->arch.dr6, 6);
3432
d77c26fc 3433 asm(
6aa8b732 3434 /* Store host registers */
c801949d
AK		 3435 "push %%"R"dx; push %%"R"bp;"
3436 "push %%"R"cx \n\t"
313dbd49
AK		 3437 "cmp %%"R"sp, %c[host_rsp](%0) \n\t"
3438 "je 1f \n\t"
3439 "mov %%"R"sp, %c[host_rsp](%0) \n\t"
4ecac3fd 3440 __ex(ASM_VMX_VMWRITE_RSP_RDX) "\n\t"
313dbd49 3441 "1: \n\t"
6aa8b732 3442 /* Check if vmlaunch of vmresume is needed */
e08aa78a 3443 "cmpl $0, %c[launched](%0) \n\t"
6aa8b732 3444 /* Load guest registers. Don't clobber flags. */
c801949d
AK		 3445 "mov %c[cr2](%0), %%"R"ax \n\t"
3446 "mov %%"R"ax, %%cr2 \n\t"
3447 "mov %c[rax](%0), %%"R"ax \n\t"
3448 "mov %c[rbx](%0), %%"R"bx \n\t"
3449 "mov %c[rdx](%0), %%"R"dx \n\t"
3450 "mov %c[rsi](%0), %%"R"si \n\t"
3451 "mov %c[rdi](%0), %%"R"di \n\t"
3452 "mov %c[rbp](%0), %%"R"bp \n\t"
05b3e0c2 3453#ifdef CONFIG_X86_64
e08aa78a
AK		 3454 "mov %c[r8](%0), %%r8 \n\t"
3455 "mov %c[r9](%0), %%r9 \n\t"
3456 "mov %c[r10](%0), %%r10 \n\t"
3457 "mov %c[r11](%0), %%r11 \n\t"
3458 "mov %c[r12](%0), %%r12 \n\t"
3459 "mov %c[r13](%0), %%r13 \n\t"
3460 "mov %c[r14](%0), %%r14 \n\t"
3461 "mov %c[r15](%0), %%r15 \n\t"
6aa8b732 3462#endif
c801949d
AK		 3463 "mov %c[rcx](%0), %%"R"cx \n\t" /* kills %0 (ecx) */
3464
6aa8b732 3465 /* Enter guest mode */
cd2276a7 3466 "jne .Llaunched \n\t"
4ecac3fd 3467 __ex(ASM_VMX_VMLAUNCH) "\n\t"
cd2276a7 3468 "jmp .Lkvm_vmx_return \n\t"
4ecac3fd 3469 ".Llaunched: " __ex(ASM_VMX_VMRESUME) "\n\t"
cd2276a7 3470 ".Lkvm_vmx_return: "
6aa8b732 3471 /* Save guest registers, load host registers, keep flags */
c801949d
AK		 3472 "xchg %0, (%%"R"sp) \n\t"
3473 "mov %%"R"ax, %c[rax](%0) \n\t"
3474 "mov %%"R"bx, %c[rbx](%0) \n\t"
3475 "push"Q" (%%"R"sp); pop"Q" %c[rcx](%0) \n\t"
3476 "mov %%"R"dx, %c[rdx](%0) \n\t"
3477 "mov %%"R"si, %c[rsi](%0) \n\t"
3478 "mov %%"R"di, %c[rdi](%0) \n\t"
3479 "mov %%"R"bp, %c[rbp](%0) \n\t"
05b3e0c2 3480#ifdef CONFIG_X86_64
e08aa78a
AK		 3481 "mov %%r8, %c[r8](%0) \n\t"
3482 "mov %%r9, %c[r9](%0) \n\t"
3483 "mov %%r10, %c[r10](%0) \n\t"
3484 "mov %%r11, %c[r11](%0) \n\t"
3485 "mov %%r12, %c[r12](%0) \n\t"
3486 "mov %%r13, %c[r13](%0) \n\t"
3487 "mov %%r14, %c[r14](%0) \n\t"
3488 "mov %%r15, %c[r15](%0) \n\t"
6aa8b732 3489#endif
c801949d
AK		 3490 "mov %%cr2, %%"R"ax \n\t"
3491 "mov %%"R"ax, %c[cr2](%0) \n\t"
3492
3493 "pop %%"R"bp; pop %%"R"bp; pop %%"R"dx \n\t"
e08aa78a
AK		 3494 "setbe %c[fail](%0) \n\t"
3495 : : "c"(vmx), "d"((unsigned long)HOST_RSP),
3496 [launched]"i"(offsetof(struct vcpu_vmx, launched)),
3497 [fail]"i"(offsetof(struct vcpu_vmx, fail)),
313dbd49 3498 [host_rsp]"i"(offsetof(struct vcpu_vmx, host_rsp)),
ad312c7c
ZX		 3499 [rax]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RAX])),
3500 [rbx]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RBX])),
3501 [rcx]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RCX])),
3502 [rdx]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RDX])),
3503 [rsi]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RSI])),
3504 [rdi]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RDI])),
3505 [rbp]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RBP])),
05b3e0c2 3506#ifdef CONFIG_X86_64
ad312c7c
ZX		 3507 [r8]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R8])),
3508 [r9]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R9])),
3509 [r10]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R10])),
3510 [r11]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R11])),
3511 [r12]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R12])),
3512 [r13]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R13])),
3513 [r14]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R14])),
3514 [r15]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R15])),
6aa8b732 3515#endif
ad312c7c 3516 [cr2]"i"(offsetof(struct vcpu_vmx, vcpu.arch.cr2))
c2036300 3517 : "cc", "memory"
c801949d 3518 , R"bx", R"di", R"si"
c2036300 3519#ifdef CONFIG_X86_64
c2036300
LV		 3520 , "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
3521#endif
3522 );
6aa8b732 3523
5fdbf976
MT		 3524 vcpu->arch.regs_avail = ~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP));
3525 vcpu->arch.regs_dirty = 0;
3526
42dbaa5a
JK		 3527 get_debugreg(vcpu->arch.dr6, 6);
3528
1155f76a 3529 vmx->idt_vectoring_info = vmcs_read32(IDT_VECTORING_INFO_FIELD);
9c8cba37
AK		 3530 if (vmx->rmode.irq.pending)
3531 fixup_rmode_irq(vmx);
1155f76a 3532
33f089ca 3533 vmx_update_window_states(vcpu);
6aa8b732 3534
d77c26fc 3535 asm("mov %0, %%ds; mov %0, %%es" : : "r"(__USER_DS));
15ad7146 3536 vmx->launched = 1;
1b6269db
AK		 3537
3538 intr_info = vmcs_read32(VM_EXIT_INTR_INFO);
3539
3540 /* We need to handle NMIs before interrupts are enabled */
e4a41889 3541 if ((intr_info & INTR_INFO_INTR_TYPE_MASK) == INTR_TYPE_NMI_INTR &&
f08864b4 3542 (intr_info & INTR_INFO_VALID_MASK)) {
2714d1d3 3543 KVMTRACE_0D(NMI, vcpu, handler);
1b6269db 3544 asm("int $2");
2714d1d3 3545 }
cf393f75
AK		 3546
3547 vmx_complete_interrupts(vmx);
6aa8b732
AK		 3548}
3549
c801949d
AK		 3550#undef R
3551#undef Q
3552
6aa8b732
AK		 3553static void vmx_free_vmcs(struct kvm_vcpu *vcpu)
3554{
a2fa3e9f
GH		 3555 struct vcpu_vmx *vmx = to_vmx(vcpu);
3556
3557 if (vmx->vmcs) {
543e4243 3558 vcpu_clear(vmx);
a2fa3e9f
GH		 3559 free_vmcs(vmx->vmcs);
3560 vmx->vmcs = NULL;
6aa8b732
AK		 3561 }
3562}
3563
3564static void vmx_free_vcpu(struct kvm_vcpu *vcpu)
3565{
fb3f0f51
RR		 3566 struct vcpu_vmx *vmx = to_vmx(vcpu);
3567
2384d2b3
SY		 3568 spin_lock(&vmx_vpid_lock);
3569 if (vmx->vpid != 0)
3570 __clear_bit(vmx->vpid, vmx_vpid_bitmap);
3571 spin_unlock(&vmx_vpid_lock);
6aa8b732 3572 vmx_free_vmcs(vcpu);
fb3f0f51
RR		 3573 kfree(vmx->host_msrs);
3574 kfree(vmx->guest_msrs);
3575 kvm_vcpu_uninit(vcpu);
a4770347 3576 kmem_cache_free(kvm_vcpu_cache, vmx);
6aa8b732
AK		 3577}
3578
fb3f0f51 3579static struct kvm_vcpu *vmx_create_vcpu(struct kvm *kvm, unsigned int id)
6aa8b732 3580{
fb3f0f51 3581 int err;
c16f862d 3582 struct vcpu_vmx *vmx = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL);
15ad7146 3583 int cpu;
6aa8b732 3584
a2fa3e9f 3585 if (!vmx)
fb3f0f51
RR		 3586 return ERR_PTR(-ENOMEM);
3587
2384d2b3
SY		 3588 allocate_vpid(vmx);
3589
fb3f0f51
RR		 3590 err = kvm_vcpu_init(&vmx->vcpu, kvm, id);
3591 if (err)
3592 goto free_vcpu;
965b58a5 3593
a2fa3e9f 3594 vmx->guest_msrs = kmalloc(PAGE_SIZE, GFP_KERNEL);
fb3f0f51
RR		 3595 if (!vmx->guest_msrs) {
3596 err = -ENOMEM;
3597 goto uninit_vcpu;
3598 }
965b58a5 3599
a2fa3e9f
GH		 3600 vmx->host_msrs = kmalloc(PAGE_SIZE, GFP_KERNEL);
3601 if (!vmx->host_msrs)
fb3f0f51 3602 goto free_guest_msrs;
965b58a5 3603
a2fa3e9f
GH		 3604 vmx->vmcs = alloc_vmcs();
3605 if (!vmx->vmcs)
fb3f0f51 3606 goto free_msrs;
a2fa3e9f
GH		 3607
3608 vmcs_clear(vmx->vmcs);
3609
15ad7146
AK		 3610 cpu = get_cpu();
3611 vmx_vcpu_load(&vmx->vcpu, cpu);
8b9cf98c 3612 err = vmx_vcpu_setup(vmx);
fb3f0f51 3613 vmx_vcpu_put(&vmx->vcpu);
15ad7146 3614 put_cpu();
fb3f0f51
RR		 3615 if (err)
3616 goto free_vmcs;
5e4a0b3c
MT		 3617 if (vm_need_virtualize_apic_accesses(kvm))
3618 if (alloc_apic_access_page(kvm) != 0)
3619 goto free_vmcs;
fb3f0f51 3620
b7ebfb05
SY		 3621 if (vm_need_ept())
3622 if (alloc_identity_pagetable(kvm) != 0)
3623 goto free_vmcs;
3624
fb3f0f51
RR		 3625 return &vmx->vcpu;
3626
3627free_vmcs:
3628 free_vmcs(vmx->vmcs);
3629free_msrs:
3630 kfree(vmx->host_msrs);
3631free_guest_msrs:
3632 kfree(vmx->guest_msrs);
3633uninit_vcpu:
3634 kvm_vcpu_uninit(&vmx->vcpu);
3635free_vcpu:
a4770347 3636 kmem_cache_free(kvm_vcpu_cache, vmx);
fb3f0f51 3637 return ERR_PTR(err);
6aa8b732
AK		 3638}
3639
002c7f7c
YS		 3640static void __init vmx_check_processor_compat(void *rtn)
3641{
3642 struct vmcs_config vmcs_conf;
3643
3644 *(int *)rtn = 0;
3645 if (setup_vmcs_config(&vmcs_conf) < 0)
3646 *(int *)rtn = -EIO;
3647 if (memcmp(&vmcs_config, &vmcs_conf, sizeof(struct vmcs_config)) != 0) {
3648 printk(KERN_ERR "kvm: CPU %d feature inconsistency!\n",
3649 smp_processor_id());
3650 *(int *)rtn = -EIO;
3651 }
3652}
3653
67253af5
SY		 3654static int get_ept_level(void)
3655{
3656 return VMX_EPT_DEFAULT_GAW + 1;
3657}
3658
64d4d521
SY		 3659static int vmx_get_mt_mask_shift(void)
3660{
3661 return VMX_EPT_MT_EPTE_SHIFT;
3662}
3663
cbdd1bea 3664static struct kvm_x86_ops vmx_x86_ops = {
6aa8b732
AK		 3665 .cpu_has_kvm_support = cpu_has_kvm_support,
3666 .disabled_by_bios = vmx_disabled_by_bios,
3667 .hardware_setup = hardware_setup,
3668 .hardware_unsetup = hardware_unsetup,
002c7f7c 3669 .check_processor_compatibility = vmx_check_processor_compat,
6aa8b732
AK		 3670 .hardware_enable = hardware_enable,
3671 .hardware_disable = hardware_disable,
774ead3a 3672 .cpu_has_accelerated_tpr = cpu_has_vmx_virtualize_apic_accesses,
6aa8b732
AK		 3673
3674 .vcpu_create = vmx_create_vcpu,
3675 .vcpu_free = vmx_free_vcpu,
04d2cc77 3676 .vcpu_reset = vmx_vcpu_reset,
6aa8b732 3677
04d2cc77 3678 .prepare_guest_switch = vmx_save_host_state,
6aa8b732
AK		 3679 .vcpu_load = vmx_vcpu_load,
3680 .vcpu_put = vmx_vcpu_put,
3681
3682 .set_guest_debug = set_guest_debug,
3683 .get_msr = vmx_get_msr,
3684 .set_msr = vmx_set_msr,
3685 .get_segment_base = vmx_get_segment_base,
3686 .get_segment = vmx_get_segment,
3687 .set_segment = vmx_set_segment,
2e4d2653 3688 .get_cpl = vmx_get_cpl,
6aa8b732 3689 .get_cs_db_l_bits = vmx_get_cs_db_l_bits,
25c4c276 3690 .decache_cr4_guest_bits = vmx_decache_cr4_guest_bits,
6aa8b732 3691 .set_cr0 = vmx_set_cr0,
6aa8b732
AK		 3692 .set_cr3 = vmx_set_cr3,
3693 .set_cr4 = vmx_set_cr4,
6aa8b732 3694 .set_efer = vmx_set_efer,
6aa8b732
AK		 3695 .get_idt = vmx_get_idt,
3696 .set_idt = vmx_set_idt,
3697 .get_gdt = vmx_get_gdt,
3698 .set_gdt = vmx_set_gdt,
5fdbf976 3699 .cache_reg = vmx_cache_reg,
6aa8b732
AK		 3700 .get_rflags = vmx_get_rflags,
3701 .set_rflags = vmx_set_rflags,
3702
3703 .tlb_flush = vmx_flush_tlb,
6aa8b732 3704
6aa8b732 3705 .run = vmx_vcpu_run,
04d2cc77 3706 .handle_exit = kvm_handle_exit,
6aa8b732 3707 .skip_emulated_instruction = skip_emulated_instruction,
102d8325 3708 .patch_hypercall = vmx_patch_hypercall,
2a8067f1
ED		 3709 .get_irq = vmx_get_irq,
3710 .set_irq = vmx_inject_irq,
298101da
AK		 3711 .queue_exception = vmx_queue_exception,
3712 .exception_injected = vmx_exception_injected,
04d2cc77
AK		 3713 .inject_pending_irq = vmx_intr_assist,
3714 .inject_pending_vectors = do_interrupt_requests,
cbc94022
IE		 3715
3716 .set_tss_addr = vmx_set_tss_addr,
67253af5 3717 .get_tdp_level = get_ept_level,
64d4d521 3718 .get_mt_mask_shift = vmx_get_mt_mask_shift,
6aa8b732
AK		 3719};
3720
3721static int __init vmx_init(void)
3722{
25c5f225 3723 void *va;
fdef3ad1
HQ		 3724 int r;
3725
3726 vmx_io_bitmap_a = alloc_page(GFP_KERNEL | __GFP_HIGHMEM);
3727 if (!vmx_io_bitmap_a)
3728 return -ENOMEM;
3729
3730 vmx_io_bitmap_b = alloc_page(GFP_KERNEL | __GFP_HIGHMEM);
3731 if (!vmx_io_bitmap_b) {
3732 r = -ENOMEM;
3733 goto out;
3734 }
3735
25c5f225
SY		 3736 vmx_msr_bitmap = alloc_page(GFP_KERNEL | __GFP_HIGHMEM);
3737 if (!vmx_msr_bitmap) {
3738 r = -ENOMEM;
3739 goto out1;
3740 }
3741
fdef3ad1
HQ		 3742 /*
3743 * Allow direct access to the PC debug port (it is often used for I/O
3744 * delays, but the vmexits simply slow things down).
3745 */
25c5f225
SY		 3746 va = kmap(vmx_io_bitmap_a);
3747 memset(va, 0xff, PAGE_SIZE);
3748 clear_bit(0x80, va);
cd0536d7 3749 kunmap(vmx_io_bitmap_a);
fdef3ad1 3750
25c5f225
SY		 3751 va = kmap(vmx_io_bitmap_b);
3752 memset(va, 0xff, PAGE_SIZE);
cd0536d7 3753 kunmap(vmx_io_bitmap_b);
fdef3ad1 3754
25c5f225
SY		 3755 va = kmap(vmx_msr_bitmap);
3756 memset(va, 0xff, PAGE_SIZE);
3757 kunmap(vmx_msr_bitmap);
3758
2384d2b3
SY		 3759 set_bit(0, vmx_vpid_bitmap); /* 0 is reserved for host */
3760
cb498ea2 3761 r = kvm_init(&vmx_x86_ops, sizeof(struct vcpu_vmx), THIS_MODULE);
fdef3ad1 3762 if (r)
25c5f225
SY		 3763 goto out2;
3764
3765 vmx_disable_intercept_for_msr(vmx_msr_bitmap, MSR_FS_BASE);
3766 vmx_disable_intercept_for_msr(vmx_msr_bitmap, MSR_GS_BASE);
3767 vmx_disable_intercept_for_msr(vmx_msr_bitmap, MSR_IA32_SYSENTER_CS);
3768 vmx_disable_intercept_for_msr(vmx_msr_bitmap, MSR_IA32_SYSENTER_ESP);
3769 vmx_disable_intercept_for_msr(vmx_msr_bitmap, MSR_IA32_SYSENTER_EIP);
fdef3ad1 3770
5fdbcb9d 3771 if (vm_need_ept()) {
1439442c 3772 bypass_guest_pf = 0;
5fdbcb9d 3773 kvm_mmu_set_base_ptes(VMX_EPT_READABLE_MASK |
2aaf69dc 3774 VMX_EPT_WRITABLE_MASK);
534e38b4 3775 kvm_mmu_set_mask_ptes(0ull, 0ull, 0ull, 0ull,
64d4d521
SY		 3776 VMX_EPT_EXECUTABLE_MASK,
3777 VMX_EPT_DEFAULT_MT << VMX_EPT_MT_EPTE_SHIFT);
5fdbcb9d
SY		 3778 kvm_enable_tdp();
3779 } else
3780 kvm_disable_tdp();
1439442c 3781
c7addb90
AK		 3782 if (bypass_guest_pf)
3783 kvm_mmu_set_nonpresent_ptes(~0xffeull, 0ull);
3784
1439442c
SY		 3785 ept_sync_global();
3786
fdef3ad1
HQ		 3787 return 0;
3788
25c5f225
SY		 3789out2:
3790 __free_page(vmx_msr_bitmap);
fdef3ad1
HQ		 3791out1:
3792 __free_page(vmx_io_bitmap_b);
3793out:
3794 __free_page(vmx_io_bitmap_a);
3795 return r;
6aa8b732
AK		 3796}
3797
3798static void __exit vmx_exit(void)
3799{
25c5f225 3800 __free_page(vmx_msr_bitmap);
fdef3ad1
HQ		 3801 __free_page(vmx_io_bitmap_b);
3802 __free_page(vmx_io_bitmap_a);
3803
cb498ea2 3804 kvm_exit();
6aa8b732
AK		 3805}
3806
3807module_init(vmx_init)
3808module_exit(vmx_exit)
ubuntu-bionic-kernel mirror