]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/gpu/drm/i915/i915_gem_gtt.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Rename local struct intel_engine_cs variables
[mirror_ubuntu-bionic-kernel.git] / drivers / gpu / drm / i915 / i915_gem_gtt.c
CommitLineData
76aaf220
DV		 1/*
2 * Copyright © 2010 Daniel Vetter
c4ac524c 3 * Copyright © 2011-2014 Intel Corporation
76aaf220
DV		 4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
14 * Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
22 * IN THE SOFTWARE.
23 *
24 */
25
0e46ce2e 26#include <linux/seq_file.h>
5bab6f60 27#include <linux/stop_machine.h>
760285e7
DH		 28#include <drm/drmP.h>
29#include <drm/i915_drm.h>
76aaf220 30#include "i915_drv.h"
5dda8fa3 31#include "i915_vgpu.h"
76aaf220
DV		 32#include "i915_trace.h"
33#include "intel_drv.h"
34
45f8f69a
TU		 35/**
36 * DOC: Global GTT views
37 *
38 * Background and previous state
39 *
40 * Historically objects could exists (be bound) in global GTT space only as
41 * singular instances with a view representing all of the object's backing pages
42 * in a linear fashion. This view will be called a normal view.
43 *
44 * To support multiple views of the same object, where the number of mapped
45 * pages is not equal to the backing store, or where the layout of the pages
46 * is not linear, concept of a GGTT view was added.
47 *
48 * One example of an alternative view is a stereo display driven by a single
49 * image. In this case we would have a framebuffer looking like this
50 * (2x2 pages):
51 *
52 * 12
53 * 34
54 *
55 * Above would represent a normal GGTT view as normally mapped for GPU or CPU
56 * rendering. In contrast, fed to the display engine would be an alternative
57 * view which could look something like this:
58 *
59 * 1212
60 * 3434
61 *
62 * In this example both the size and layout of pages in the alternative view is
63 * different from the normal view.
64 *
65 * Implementation and usage
66 *
67 * GGTT views are implemented using VMAs and are distinguished via enum
68 * i915_ggtt_view_type and struct i915_ggtt_view.
69 *
70 * A new flavour of core GEM functions which work with GGTT bound objects were
ec7adb6e
JL		 71 * added with the _ggtt_ infix, and sometimes with _view postfix to avoid
72 * renaming in large amounts of code. They take the struct i915_ggtt_view
73 * parameter encapsulating all metadata required to implement a view.
45f8f69a
TU		 74 *
75 * As a helper for callers which are only interested in the normal view,
76 * globally const i915_ggtt_view_normal singleton instance exists. All old core
77 * GEM API functions, the ones not taking the view parameter, are operating on,
78 * or with the normal GGTT view.
79 *
80 * Code wanting to add or use a new GGTT view needs to:
81 *
82 * 1. Add a new enum with a suitable name.
83 * 2. Extend the metadata in the i915_ggtt_view structure if required.
84 * 3. Add support to i915_get_vma_pages().
85 *
86 * New views are required to build a scatter-gather table from within the
87 * i915_get_vma_pages function. This table is stored in the vma.ggtt_view and
88 * exists for the lifetime of an VMA.
89 *
90 * Core API is designed to have copy semantics which means that passed in
91 * struct i915_ggtt_view does not need to be persistent (left around after
92 * calling the core API functions).
93 *
94 */
95
70b9f6f8
DV		 96static int
97i915_get_ggtt_vma_pages(struct i915_vma *vma);
98
b5e16987
VS		 99const struct i915_ggtt_view i915_ggtt_view_normal = {
100 .type = I915_GGTT_VIEW_NORMAL,
101};
9abc4648 102const struct i915_ggtt_view i915_ggtt_view_rotated = {
b5e16987 103 .type = I915_GGTT_VIEW_ROTATED,
9abc4648 104};
fe14d5f4 105
cfa7c862
DV		 106static int sanitize_enable_ppgtt(struct drm_device *dev, int enable_ppgtt)
107{
1893a71b
CW		 108 bool has_aliasing_ppgtt;
109 bool has_full_ppgtt;
1f9a99e0 110 bool has_full_48bit_ppgtt;
1893a71b
CW		 111
112 has_aliasing_ppgtt = INTEL_INFO(dev)->gen >= 6;
113 has_full_ppgtt = INTEL_INFO(dev)->gen >= 7;
1f9a99e0 114 has_full_48bit_ppgtt = IS_BROADWELL(dev) || INTEL_INFO(dev)->gen >= 9;
1893a71b 115
71ba2d64
YZ		 116 if (intel_vgpu_active(dev))
117 has_full_ppgtt = false; /* emulation is too hard */
118
70ee45e1
DL		 119 /*
120 * We don't allow disabling PPGTT for gen9+ as it's a requirement for
121 * execlists, the sole mechanism available to submit work.
122 */
123 if (INTEL_INFO(dev)->gen < 9 &&
124 (enable_ppgtt == 0 || !has_aliasing_ppgtt))
cfa7c862
DV		 125 return 0;
126
127 if (enable_ppgtt == 1)
128 return 1;
129
1893a71b 130 if (enable_ppgtt == 2 && has_full_ppgtt)
cfa7c862
DV		 131 return 2;
132
1f9a99e0
MT		 133 if (enable_ppgtt == 3 && has_full_48bit_ppgtt)
134 return 3;
135
93a25a9e
DV		 136#ifdef CONFIG_INTEL_IOMMU
137 /* Disable ppgtt on SNB if VT-d is on. */
138 if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped) {
139 DRM_INFO("Disabling PPGTT because VT-d is on\n");
cfa7c862 140 return 0;
93a25a9e
DV		 141 }
142#endif
143
62942ed7 144 /* Early VLV doesn't have this */
666a4537 145 if (IS_VALLEYVIEW(dev) && dev->pdev->revision < 0xb) {
62942ed7
JB		 146 DRM_DEBUG_DRIVER("disabling PPGTT on pre-B3 step VLV\n");
147 return 0;
148 }
149
2f82bbdf 150 if (INTEL_INFO(dev)->gen >= 8 && i915.enable_execlists)
1f9a99e0 151 return has_full_48bit_ppgtt ? 3 : 2;
2f82bbdf
MT		 152 else
153 return has_aliasing_ppgtt ? 1 : 0;
93a25a9e
DV		 154}
155
70b9f6f8
DV		 156static int ppgtt_bind_vma(struct i915_vma *vma,
157 enum i915_cache_level cache_level,
158 u32 unused)
47552659
DV		 159{
160 u32 pte_flags = 0;
161
162 /* Currently applicable only to VLV */
163 if (vma->obj->gt_ro)
164 pte_flags |= PTE_READ_ONLY;
165
166 vma->vm->insert_entries(vma->vm, vma->obj->pages, vma->node.start,
167 cache_level, pte_flags);
70b9f6f8
DV		 168
169 return 0;
47552659
DV		 170}
171
172static void ppgtt_unbind_vma(struct i915_vma *vma)
173{
174 vma->vm->clear_range(vma->vm,
175 vma->node.start,
176 vma->obj->base.size,
177 true);
178}
6f65e29a 179
2c642b07
DV		 180static gen8_pte_t gen8_pte_encode(dma_addr_t addr,
181 enum i915_cache_level level,
182 bool valid)
94ec8f61 183{
07749ef3 184 gen8_pte_t pte = valid ? _PAGE_PRESENT | _PAGE_RW : 0;
94ec8f61 185 pte |= addr;
63c42e56
BW		 186
187 switch (level) {
188 case I915_CACHE_NONE:
fbe5d36e 189 pte |= PPAT_UNCACHED_INDEX;
63c42e56
BW		 190 break;
191 case I915_CACHE_WT:
192 pte |= PPAT_DISPLAY_ELLC_INDEX;
193 break;
194 default:
195 pte |= PPAT_CACHED_INDEX;
196 break;
197 }
198
94ec8f61
BW		 199 return pte;
200}
201
fe36f55d
MK		 202static gen8_pde_t gen8_pde_encode(const dma_addr_t addr,
203 const enum i915_cache_level level)
b1fe6673 204{
07749ef3 205 gen8_pde_t pde = _PAGE_PRESENT | _PAGE_RW;
b1fe6673
BW		 206 pde |= addr;
207 if (level != I915_CACHE_NONE)
208 pde |= PPAT_CACHED_PDE_INDEX;
209 else
210 pde |= PPAT_UNCACHED_INDEX;
211 return pde;
212}
213
762d9936
MT		 214#define gen8_pdpe_encode gen8_pde_encode
215#define gen8_pml4e_encode gen8_pde_encode
216
07749ef3
MT		 217static gen6_pte_t snb_pte_encode(dma_addr_t addr,
218 enum i915_cache_level level,
219 bool valid, u32 unused)
54d12527 220{
07749ef3 221 gen6_pte_t pte = valid ? GEN6_PTE_VALID : 0;
54d12527 222 pte |= GEN6_PTE_ADDR_ENCODE(addr);
e7210c3c
BW		 223
224 switch (level) {
350ec881
CW		 225 case I915_CACHE_L3_LLC:
226 case I915_CACHE_LLC:
227 pte |= GEN6_PTE_CACHE_LLC;
228 break;
229 case I915_CACHE_NONE:
230 pte |= GEN6_PTE_UNCACHED;
231 break;
232 default:
5f77eeb0 233 MISSING_CASE(level);
350ec881
CW		 234 }
235
236 return pte;
237}
238
07749ef3
MT		 239static gen6_pte_t ivb_pte_encode(dma_addr_t addr,
240 enum i915_cache_level level,
241 bool valid, u32 unused)
350ec881 242{
07749ef3 243 gen6_pte_t pte = valid ? GEN6_PTE_VALID : 0;
350ec881
CW		 244 pte |= GEN6_PTE_ADDR_ENCODE(addr);
245
246 switch (level) {
247 case I915_CACHE_L3_LLC:
248 pte |= GEN7_PTE_CACHE_L3_LLC;
e7210c3c
BW		 249 break;
250 case I915_CACHE_LLC:
251 pte |= GEN6_PTE_CACHE_LLC;
252 break;
253 case I915_CACHE_NONE:
9119708c 254 pte |= GEN6_PTE_UNCACHED;
e7210c3c
BW		 255 break;
256 default:
5f77eeb0 257 MISSING_CASE(level);
e7210c3c
BW		 258 }
259
54d12527
BW		 260 return pte;
261}
262
07749ef3
MT		 263static gen6_pte_t byt_pte_encode(dma_addr_t addr,
264 enum i915_cache_level level,
265 bool valid, u32 flags)
93c34e70 266{
07749ef3 267 gen6_pte_t pte = valid ? GEN6_PTE_VALID : 0;
93c34e70
KG		 268 pte |= GEN6_PTE_ADDR_ENCODE(addr);
269
24f3a8cf
AG		 270 if (!(flags & PTE_READ_ONLY))
271 pte |= BYT_PTE_WRITEABLE;
93c34e70
KG		 272
273 if (level != I915_CACHE_NONE)
274 pte |= BYT_PTE_SNOOPED_BY_CPU_CACHES;
275
276 return pte;
277}
278
07749ef3
MT		 279static gen6_pte_t hsw_pte_encode(dma_addr_t addr,
280 enum i915_cache_level level,
281 bool valid, u32 unused)
9119708c 282{
07749ef3 283 gen6_pte_t pte = valid ? GEN6_PTE_VALID : 0;
0d8ff15e 284 pte |= HSW_PTE_ADDR_ENCODE(addr);
9119708c
KG		 285
286 if (level != I915_CACHE_NONE)
87a6b688 287 pte |= HSW_WB_LLC_AGE3;
9119708c
KG		 288
289 return pte;
290}
291
07749ef3
MT		 292static gen6_pte_t iris_pte_encode(dma_addr_t addr,
293 enum i915_cache_level level,
294 bool valid, u32 unused)
4d15c145 295{
07749ef3 296 gen6_pte_t pte = valid ? GEN6_PTE_VALID : 0;
4d15c145
BW		 297 pte |= HSW_PTE_ADDR_ENCODE(addr);
298
651d794f
CW		 299 switch (level) {
300 case I915_CACHE_NONE:
301 break;
302 case I915_CACHE_WT:
c51e9701 303 pte |= HSW_WT_ELLC_LLC_AGE3;
651d794f
CW		 304 break;
305 default:
c51e9701 306 pte |= HSW_WB_ELLC_LLC_AGE3;
651d794f
CW		 307 break;
308 }
4d15c145
BW		 309
310 return pte;
311}
312
c114f76a
MK		 313static int __setup_page_dma(struct drm_device *dev,
314 struct i915_page_dma *p, gfp_t flags)
678d96fb
BW		 315{
316 struct device *device = &dev->pdev->dev;
317
c114f76a 318 p->page = alloc_page(flags);
44159ddb
MK		 319 if (!p->page)
320 return -ENOMEM;
678d96fb 321
44159ddb
MK		 322 p->daddr = dma_map_page(device,
323 p->page, 0, 4096, PCI_DMA_BIDIRECTIONAL);
678d96fb 324
44159ddb
MK		 325 if (dma_mapping_error(device, p->daddr)) {
326 __free_page(p->page);
327 return -EINVAL;
328 }
1266cdb1
MT		 329
330 return 0;
678d96fb
BW		 331}
332
c114f76a
MK		 333static int setup_page_dma(struct drm_device *dev, struct i915_page_dma *p)
334{
335 return __setup_page_dma(dev, p, GFP_KERNEL);
336}
337
44159ddb 338static void cleanup_page_dma(struct drm_device *dev, struct i915_page_dma *p)
06fda602 339{
44159ddb 340 if (WARN_ON(!p->page))
06fda602 341 return;
678d96fb 342
44159ddb
MK		 343 dma_unmap_page(&dev->pdev->dev, p->daddr, 4096, PCI_DMA_BIDIRECTIONAL);
344 __free_page(p->page);
345 memset(p, 0, sizeof(*p));
346}
347
d1c54acd 348static void *kmap_page_dma(struct i915_page_dma *p)
73eeea53 349{
d1c54acd
MK		 350 return kmap_atomic(p->page);
351}
73eeea53 352
d1c54acd
MK		 353/* We use the flushing unmap only with ppgtt structures:
354 * page directories, page tables and scratch pages.
355 */
356static void kunmap_page_dma(struct drm_device *dev, void *vaddr)
357{
73eeea53
MK		 358 /* There are only few exceptions for gen >=6. chv and bxt.
359 * And we are not sure about the latter so play safe for now.
360 */
361 if (IS_CHERRYVIEW(dev) || IS_BROXTON(dev))
362 drm_clflush_virt_range(vaddr, PAGE_SIZE);
363
364 kunmap_atomic(vaddr);
365}
366
567047be 367#define kmap_px(px) kmap_page_dma(px_base(px))
d1c54acd
MK		 368#define kunmap_px(ppgtt, vaddr) kunmap_page_dma((ppgtt)->base.dev, (vaddr))
369
567047be
MK		 370#define setup_px(dev, px) setup_page_dma((dev), px_base(px))
371#define cleanup_px(dev, px) cleanup_page_dma((dev), px_base(px))
372#define fill_px(dev, px, v) fill_page_dma((dev), px_base(px), (v))
373#define fill32_px(dev, px, v) fill_page_dma_32((dev), px_base(px), (v))
374
d1c54acd
MK		 375static void fill_page_dma(struct drm_device *dev, struct i915_page_dma *p,
376 const uint64_t val)
377{
378 int i;
379 uint64_t * const vaddr = kmap_page_dma(p);
380
381 for (i = 0; i < 512; i++)
382 vaddr[i] = val;
383
384 kunmap_page_dma(dev, vaddr);
385}
386
73eeea53
MK		 387static void fill_page_dma_32(struct drm_device *dev, struct i915_page_dma *p,
388 const uint32_t val32)
389{
390 uint64_t v = val32;
391
392 v = v << 32 | val32;
393
394 fill_page_dma(dev, p, v);
395}
396
4ad2af1e
MK		 397static struct i915_page_scratch *alloc_scratch_page(struct drm_device *dev)
398{
399 struct i915_page_scratch *sp;
400 int ret;
401
402 sp = kzalloc(sizeof(*sp), GFP_KERNEL);
403 if (sp == NULL)
404 return ERR_PTR(-ENOMEM);
405
406 ret = __setup_page_dma(dev, px_base(sp), GFP_DMA32 | __GFP_ZERO);
407 if (ret) {
408 kfree(sp);
409 return ERR_PTR(ret);
410 }
411
412 set_pages_uc(px_page(sp), 1);
413
414 return sp;
415}
416
417static void free_scratch_page(struct drm_device *dev,
418 struct i915_page_scratch *sp)
419{
420 set_pages_wb(px_page(sp), 1);
421
422 cleanup_px(dev, sp);
423 kfree(sp);
424}
425
8a1ebd74 426static struct i915_page_table *alloc_pt(struct drm_device *dev)
06fda602 427{
ec565b3c 428 struct i915_page_table *pt;
678d96fb
BW		 429 const size_t count = INTEL_INFO(dev)->gen >= 8 ?
430 GEN8_PTES : GEN6_PTES;
431 int ret = -ENOMEM;
06fda602
BW		 432
433 pt = kzalloc(sizeof(*pt), GFP_KERNEL);
434 if (!pt)
435 return ERR_PTR(-ENOMEM);
436
678d96fb
BW		 437 pt->used_ptes = kcalloc(BITS_TO_LONGS(count), sizeof(*pt->used_ptes),
438 GFP_KERNEL);
439
440 if (!pt->used_ptes)
441 goto fail_bitmap;
442
567047be 443 ret = setup_px(dev, pt);
678d96fb 444 if (ret)
44159ddb 445 goto fail_page_m;
06fda602
BW		 446
447 return pt;
678d96fb 448
44159ddb 449fail_page_m:
678d96fb
BW		 450 kfree(pt->used_ptes);
451fail_bitmap:
452 kfree(pt);
453
454 return ERR_PTR(ret);
06fda602
BW		 455}
456
2e906bea 457static void free_pt(struct drm_device *dev, struct i915_page_table *pt)
06fda602 458{
2e906bea
MK		 459 cleanup_px(dev, pt);
460 kfree(pt->used_ptes);
461 kfree(pt);
462}
463
464static void gen8_initialize_pt(struct i915_address_space *vm,
465 struct i915_page_table *pt)
466{
467 gen8_pte_t scratch_pte;
468
469 scratch_pte = gen8_pte_encode(px_dma(vm->scratch_page),
470 I915_CACHE_LLC, true);
471
472 fill_px(vm->dev, pt, scratch_pte);
473}
474
475static void gen6_initialize_pt(struct i915_address_space *vm,
476 struct i915_page_table *pt)
477{
478 gen6_pte_t scratch_pte;
479
480 WARN_ON(px_dma(vm->scratch_page) == 0);
481
482 scratch_pte = vm->pte_encode(px_dma(vm->scratch_page),
483 I915_CACHE_LLC, true, 0);
484
485 fill32_px(vm->dev, pt, scratch_pte);
06fda602
BW		 486}
487
8a1ebd74 488static struct i915_page_directory *alloc_pd(struct drm_device *dev)
06fda602 489{
ec565b3c 490 struct i915_page_directory *pd;
33c8819f 491 int ret = -ENOMEM;
06fda602
BW		 492
493 pd = kzalloc(sizeof(*pd), GFP_KERNEL);
494 if (!pd)
495 return ERR_PTR(-ENOMEM);
496
33c8819f
MT		 497 pd->used_pdes = kcalloc(BITS_TO_LONGS(I915_PDES),
498 sizeof(*pd->used_pdes), GFP_KERNEL);
499 if (!pd->used_pdes)
a08e111a 500 goto fail_bitmap;
33c8819f 501
567047be 502 ret = setup_px(dev, pd);
33c8819f 503 if (ret)
a08e111a 504 goto fail_page_m;
e5815a2e 505
06fda602 506 return pd;
33c8819f 507
a08e111a 508fail_page_m:
33c8819f 509 kfree(pd->used_pdes);
a08e111a 510fail_bitmap:
33c8819f
MT		 511 kfree(pd);
512
513 return ERR_PTR(ret);
06fda602
BW		 514}
515
2e906bea
MK		 516static void free_pd(struct drm_device *dev, struct i915_page_directory *pd)
517{
518 if (px_page(pd)) {
519 cleanup_px(dev, pd);
520 kfree(pd->used_pdes);
521 kfree(pd);
522 }
523}
524
525static void gen8_initialize_pd(struct i915_address_space *vm,
526 struct i915_page_directory *pd)
527{
528 gen8_pde_t scratch_pde;
529
530 scratch_pde = gen8_pde_encode(px_dma(vm->scratch_pt), I915_CACHE_LLC);
531
532 fill_px(vm->dev, pd, scratch_pde);
533}
534
6ac18502
MT		 535static int __pdp_init(struct drm_device *dev,
536 struct i915_page_directory_pointer *pdp)
537{
538 size_t pdpes = I915_PDPES_PER_PDP(dev);
539
540 pdp->used_pdpes = kcalloc(BITS_TO_LONGS(pdpes),
541 sizeof(unsigned long),
542 GFP_KERNEL);
543 if (!pdp->used_pdpes)
544 return -ENOMEM;
545
546 pdp->page_directory = kcalloc(pdpes, sizeof(*pdp->page_directory),
547 GFP_KERNEL);
548 if (!pdp->page_directory) {
549 kfree(pdp->used_pdpes);
550 /* the PDP might be the statically allocated top level. Keep it
551 * as clean as possible */
552 pdp->used_pdpes = NULL;
553 return -ENOMEM;
554 }
555
556 return 0;
557}
558
559static void __pdp_fini(struct i915_page_directory_pointer *pdp)
560{
561 kfree(pdp->used_pdpes);
562 kfree(pdp->page_directory);
563 pdp->page_directory = NULL;
564}
565
762d9936
MT		 566static struct
567i915_page_directory_pointer *alloc_pdp(struct drm_device *dev)
568{
569 struct i915_page_directory_pointer *pdp;
570 int ret = -ENOMEM;
571
572 WARN_ON(!USES_FULL_48BIT_PPGTT(dev));
573
574 pdp = kzalloc(sizeof(*pdp), GFP_KERNEL);
575 if (!pdp)
576 return ERR_PTR(-ENOMEM);
577
578 ret = __pdp_init(dev, pdp);
579 if (ret)
580 goto fail_bitmap;
581
582 ret = setup_px(dev, pdp);
583 if (ret)
584 goto fail_page_m;
585
586 return pdp;
587
588fail_page_m:
589 __pdp_fini(pdp);
590fail_bitmap:
591 kfree(pdp);
592
593 return ERR_PTR(ret);
594}
595
6ac18502
MT		 596static void free_pdp(struct drm_device *dev,
597 struct i915_page_directory_pointer *pdp)
598{
599 __pdp_fini(pdp);
762d9936
MT		 600 if (USES_FULL_48BIT_PPGTT(dev)) {
601 cleanup_px(dev, pdp);
602 kfree(pdp);
603 }
604}
605
69ab76fd
MT		 606static void gen8_initialize_pdp(struct i915_address_space *vm,
607 struct i915_page_directory_pointer *pdp)
608{
609 gen8_ppgtt_pdpe_t scratch_pdpe;
610
611 scratch_pdpe = gen8_pdpe_encode(px_dma(vm->scratch_pd), I915_CACHE_LLC);
612
613 fill_px(vm->dev, pdp, scratch_pdpe);
614}
615
616static void gen8_initialize_pml4(struct i915_address_space *vm,
617 struct i915_pml4 *pml4)
618{
619 gen8_ppgtt_pml4e_t scratch_pml4e;
620
621 scratch_pml4e = gen8_pml4e_encode(px_dma(vm->scratch_pdp),
622 I915_CACHE_LLC);
623
624 fill_px(vm->dev, pml4, scratch_pml4e);
625}
626
762d9936
MT		 627static void
628gen8_setup_page_directory(struct i915_hw_ppgtt *ppgtt,
629 struct i915_page_directory_pointer *pdp,
630 struct i915_page_directory *pd,
631 int index)
632{
633 gen8_ppgtt_pdpe_t *page_directorypo;
634
635 if (!USES_FULL_48BIT_PPGTT(ppgtt->base.dev))
636 return;
637
638 page_directorypo = kmap_px(pdp);
639 page_directorypo[index] = gen8_pdpe_encode(px_dma(pd), I915_CACHE_LLC);
640 kunmap_px(ppgtt, page_directorypo);
641}
642
643static void
644gen8_setup_page_directory_pointer(struct i915_hw_ppgtt *ppgtt,
645 struct i915_pml4 *pml4,
646 struct i915_page_directory_pointer *pdp,
647 int index)
648{
649 gen8_ppgtt_pml4e_t *pagemap = kmap_px(pml4);
650
651 WARN_ON(!USES_FULL_48BIT_PPGTT(ppgtt->base.dev));
652 pagemap[index] = gen8_pml4e_encode(px_dma(pdp), I915_CACHE_LLC);
653 kunmap_px(ppgtt, pagemap);
6ac18502
MT		 654}
655
94e409c1 656/* Broadwell Page Directory Pointer Descriptors */
e85b26dc 657static int gen8_write_pdp(struct drm_i915_gem_request *req,
7cb6d7ac
MT		 658 unsigned entry,
659 dma_addr_t addr)
94e409c1 660{
e2f80391 661 struct intel_engine_cs *engine = req->ring;
94e409c1
BW		 662 int ret;
663
664 BUG_ON(entry >= 4);
665
5fb9de1a 666 ret = intel_ring_begin(req, 6);
94e409c1
BW		 667 if (ret)
668 return ret;
669
e2f80391
TU		 670 intel_ring_emit(engine, MI_LOAD_REGISTER_IMM(1));
671 intel_ring_emit_reg(engine, GEN8_RING_PDP_UDW(engine, entry));
672 intel_ring_emit(engine, upper_32_bits(addr));
673 intel_ring_emit(engine, MI_LOAD_REGISTER_IMM(1));
674 intel_ring_emit_reg(engine, GEN8_RING_PDP_LDW(engine, entry));
675 intel_ring_emit(engine, lower_32_bits(addr));
676 intel_ring_advance(engine);
94e409c1
BW		 677
678 return 0;
679}
680
2dba3239
MT		 681static int gen8_legacy_mm_switch(struct i915_hw_ppgtt *ppgtt,
682 struct drm_i915_gem_request *req)
94e409c1 683{
eeb9488e 684 int i, ret;
94e409c1 685
7cb6d7ac 686 for (i = GEN8_LEGACY_PDPES - 1; i >= 0; i--) {
d852c7bf
MK		 687 const dma_addr_t pd_daddr = i915_page_dir_dma_addr(ppgtt, i);
688
e85b26dc 689 ret = gen8_write_pdp(req, i, pd_daddr);
eeb9488e
BW		 690 if (ret)
691 return ret;
94e409c1 692 }
d595bd4b 693
eeb9488e 694 return 0;
94e409c1
BW		 695}
696
2dba3239
MT		 697static int gen8_48b_mm_switch(struct i915_hw_ppgtt *ppgtt,
698 struct drm_i915_gem_request *req)
699{
700 return gen8_write_pdp(req, 0, px_dma(&ppgtt->pml4));
701}
702
f9b5b782
MT		 703static void gen8_ppgtt_clear_pte_range(struct i915_address_space *vm,
704 struct i915_page_directory_pointer *pdp,
705 uint64_t start,
706 uint64_t length,
707 gen8_pte_t scratch_pte)
459108b8
BW		 708{
709 struct i915_hw_ppgtt *ppgtt =
710 container_of(vm, struct i915_hw_ppgtt, base);
f9b5b782 711 gen8_pte_t *pt_vaddr;
de5ba8eb
MT		 712 unsigned pdpe = gen8_pdpe_index(start);
713 unsigned pde = gen8_pde_index(start);
714 unsigned pte = gen8_pte_index(start);
782f1495 715 unsigned num_entries = length >> PAGE_SHIFT;
459108b8
BW		 716 unsigned last_pte, i;
717
f9b5b782
MT		 718 if (WARN_ON(!pdp))
719 return;
459108b8
BW		 720
721 while (num_entries) {
ec565b3c
MT		 722 struct i915_page_directory *pd;
723 struct i915_page_table *pt;
06fda602 724
d4ec9da0 725 if (WARN_ON(!pdp->page_directory[pdpe]))
00245266 726 break;
06fda602 727
d4ec9da0 728 pd = pdp->page_directory[pdpe];
06fda602
BW		 729
730 if (WARN_ON(!pd->page_table[pde]))
00245266 731 break;
06fda602
BW		 732
733 pt = pd->page_table[pde];
734
567047be 735 if (WARN_ON(!px_page(pt)))
00245266 736 break;
06fda602 737
7ad47cf2 738 last_pte = pte + num_entries;
07749ef3
MT		 739 if (last_pte > GEN8_PTES)
740 last_pte = GEN8_PTES;
459108b8 741
d1c54acd 742 pt_vaddr = kmap_px(pt);
459108b8 743
7ad47cf2 744 for (i = pte; i < last_pte; i++) {
459108b8 745 pt_vaddr[i] = scratch_pte;
7ad47cf2
BW		 746 num_entries--;
747 }
459108b8 748
d1c54acd 749 kunmap_px(ppgtt, pt);
459108b8 750
7ad47cf2 751 pte = 0;
07749ef3 752 if (++pde == I915_PDES) {
de5ba8eb
MT		 753 if (++pdpe == I915_PDPES_PER_PDP(vm->dev))
754 break;
7ad47cf2
BW		 755 pde = 0;
756 }
459108b8
BW		 757 }
758}
759
f9b5b782
MT		 760static void gen8_ppgtt_clear_range(struct i915_address_space *vm,
761 uint64_t start,
762 uint64_t length,
763 bool use_scratch)
9df15b49
BW		 764{
765 struct i915_hw_ppgtt *ppgtt =
766 container_of(vm, struct i915_hw_ppgtt, base);
f9b5b782
MT		 767 gen8_pte_t scratch_pte = gen8_pte_encode(px_dma(vm->scratch_page),
768 I915_CACHE_LLC, use_scratch);
769
de5ba8eb
MT		 770 if (!USES_FULL_48BIT_PPGTT(vm->dev)) {
771 gen8_ppgtt_clear_pte_range(vm, &ppgtt->pdp, start, length,
772 scratch_pte);
773 } else {
e8ebd8e2 774 uint64_t pml4e;
de5ba8eb
MT		 775 struct i915_page_directory_pointer *pdp;
776
e8ebd8e2 777 gen8_for_each_pml4e(pdp, &ppgtt->pml4, start, length, pml4e) {
de5ba8eb
MT		 778 gen8_ppgtt_clear_pte_range(vm, pdp, start, length,
779 scratch_pte);
780 }
781 }
f9b5b782
MT		 782}
783
784static void
785gen8_ppgtt_insert_pte_entries(struct i915_address_space *vm,
786 struct i915_page_directory_pointer *pdp,
3387d433 787 struct sg_page_iter *sg_iter,
f9b5b782
MT		 788 uint64_t start,
789 enum i915_cache_level cache_level)
790{
791 struct i915_hw_ppgtt *ppgtt =
792 container_of(vm, struct i915_hw_ppgtt, base);
07749ef3 793 gen8_pte_t *pt_vaddr;
de5ba8eb
MT		 794 unsigned pdpe = gen8_pdpe_index(start);
795 unsigned pde = gen8_pde_index(start);
796 unsigned pte = gen8_pte_index(start);
9df15b49 797
6f1cc993 798 pt_vaddr = NULL;
7ad47cf2 799
3387d433 800 while (__sg_page_iter_next(sg_iter)) {
d7b3de91 801 if (pt_vaddr == NULL) {
d4ec9da0 802 struct i915_page_directory *pd = pdp->page_directory[pdpe];
ec565b3c 803 struct i915_page_table *pt = pd->page_table[pde];
d1c54acd 804 pt_vaddr = kmap_px(pt);
d7b3de91 805 }
9df15b49 806
7ad47cf2 807 pt_vaddr[pte] =
3387d433 808 gen8_pte_encode(sg_page_iter_dma_address(sg_iter),
6f1cc993 809 cache_level, true);
07749ef3 810 if (++pte == GEN8_PTES) {
d1c54acd 811 kunmap_px(ppgtt, pt_vaddr);
6f1cc993 812 pt_vaddr = NULL;
07749ef3 813 if (++pde == I915_PDES) {
de5ba8eb
MT		 814 if (++pdpe == I915_PDPES_PER_PDP(vm->dev))
815 break;
7ad47cf2
BW		 816 pde = 0;
817 }
818 pte = 0;
9df15b49
BW		 819 }
820 }
d1c54acd
MK		 821
822 if (pt_vaddr)
823 kunmap_px(ppgtt, pt_vaddr);
9df15b49
BW		 824}
825
f9b5b782
MT		 826static void gen8_ppgtt_insert_entries(struct i915_address_space *vm,
827 struct sg_table *pages,
828 uint64_t start,
829 enum i915_cache_level cache_level,
830 u32 unused)
831{
832 struct i915_hw_ppgtt *ppgtt =
833 container_of(vm, struct i915_hw_ppgtt, base);
3387d433 834 struct sg_page_iter sg_iter;
f9b5b782 835
3387d433 836 __sg_page_iter_start(&sg_iter, pages->sgl, sg_nents(pages->sgl), 0);
de5ba8eb
MT		 837
838 if (!USES_FULL_48BIT_PPGTT(vm->dev)) {
839 gen8_ppgtt_insert_pte_entries(vm, &ppgtt->pdp, &sg_iter, start,
840 cache_level);
841 } else {
842 struct i915_page_directory_pointer *pdp;
e8ebd8e2 843 uint64_t pml4e;
de5ba8eb
MT		 844 uint64_t length = (uint64_t)pages->orig_nents << PAGE_SHIFT;
845
e8ebd8e2 846 gen8_for_each_pml4e(pdp, &ppgtt->pml4, start, length, pml4e) {
de5ba8eb
MT		 847 gen8_ppgtt_insert_pte_entries(vm, pdp, &sg_iter,
848 start, cache_level);
849 }
850 }
f9b5b782
MT		 851}
852
f37c0505
MT		 853static void gen8_free_page_tables(struct drm_device *dev,
854 struct i915_page_directory *pd)
7ad47cf2
BW		 855{
856 int i;
857
567047be 858 if (!px_page(pd))
7ad47cf2
BW		 859 return;
860
33c8819f 861 for_each_set_bit(i, pd->used_pdes, I915_PDES) {
06fda602
BW		 862 if (WARN_ON(!pd->page_table[i]))
863 continue;
7ad47cf2 864
a08e111a 865 free_pt(dev, pd->page_table[i]);
06fda602
BW		 866 pd->page_table[i] = NULL;
867 }
d7b3de91
BW		 868}
869
8776f02b
MK		 870static int gen8_init_scratch(struct i915_address_space *vm)
871{
872 struct drm_device *dev = vm->dev;
873
874 vm->scratch_page = alloc_scratch_page(dev);
875 if (IS_ERR(vm->scratch_page))
876 return PTR_ERR(vm->scratch_page);
877
878 vm->scratch_pt = alloc_pt(dev);
879 if (IS_ERR(vm->scratch_pt)) {
880 free_scratch_page(dev, vm->scratch_page);
881 return PTR_ERR(vm->scratch_pt);
882 }
883
884 vm->scratch_pd = alloc_pd(dev);
885 if (IS_ERR(vm->scratch_pd)) {
886 free_pt(dev, vm->scratch_pt);
887 free_scratch_page(dev, vm->scratch_page);
888 return PTR_ERR(vm->scratch_pd);
889 }
890
69ab76fd
MT		 891 if (USES_FULL_48BIT_PPGTT(dev)) {
892 vm->scratch_pdp = alloc_pdp(dev);
893 if (IS_ERR(vm->scratch_pdp)) {
894 free_pd(dev, vm->scratch_pd);
895 free_pt(dev, vm->scratch_pt);
896 free_scratch_page(dev, vm->scratch_page);
897 return PTR_ERR(vm->scratch_pdp);
898 }
899 }
900
8776f02b
MK		 901 gen8_initialize_pt(vm, vm->scratch_pt);
902 gen8_initialize_pd(vm, vm->scratch_pd);
69ab76fd
MT		 903 if (USES_FULL_48BIT_PPGTT(dev))
904 gen8_initialize_pdp(vm, vm->scratch_pdp);
8776f02b
MK		 905
906 return 0;
907}
908
650da34c
ZL		 909static int gen8_ppgtt_notify_vgt(struct i915_hw_ppgtt *ppgtt, bool create)
910{
911 enum vgt_g2v_type msg;
912 struct drm_device *dev = ppgtt->base.dev;
913 struct drm_i915_private *dev_priv = dev->dev_private;
650da34c
ZL		 914 int i;
915
916 if (USES_FULL_48BIT_PPGTT(dev)) {
917 u64 daddr = px_dma(&ppgtt->pml4);
918
ab75bb5d
VS		 919 I915_WRITE(vgtif_reg(pdp[0].lo), lower_32_bits(daddr));
920 I915_WRITE(vgtif_reg(pdp[0].hi), upper_32_bits(daddr));
650da34c
ZL		 921
922 msg = (create ? VGT_G2V_PPGTT_L4_PAGE_TABLE_CREATE :
923 VGT_G2V_PPGTT_L4_PAGE_TABLE_DESTROY);
924 } else {
925 for (i = 0; i < GEN8_LEGACY_PDPES; i++) {
926 u64 daddr = i915_page_dir_dma_addr(ppgtt, i);
927
ab75bb5d
VS		 928 I915_WRITE(vgtif_reg(pdp[i].lo), lower_32_bits(daddr));
929 I915_WRITE(vgtif_reg(pdp[i].hi), upper_32_bits(daddr));
650da34c
ZL		 930 }
931
932 msg = (create ? VGT_G2V_PPGTT_L3_PAGE_TABLE_CREATE :
933 VGT_G2V_PPGTT_L3_PAGE_TABLE_DESTROY);
934 }
935
936 I915_WRITE(vgtif_reg(g2v_notify), msg);
937
938 return 0;
939}
940
8776f02b
MK		 941static void gen8_free_scratch(struct i915_address_space *vm)
942{
943 struct drm_device *dev = vm->dev;
944
69ab76fd
MT		 945 if (USES_FULL_48BIT_PPGTT(dev))
946 free_pdp(dev, vm->scratch_pdp);
8776f02b
MK		 947 free_pd(dev, vm->scratch_pd);
948 free_pt(dev, vm->scratch_pt);
949 free_scratch_page(dev, vm->scratch_page);
950}
951
762d9936
MT		 952static void gen8_ppgtt_cleanup_3lvl(struct drm_device *dev,
953 struct i915_page_directory_pointer *pdp)
b45a6715
BW		 954{
955 int i;
956
d4ec9da0
MT		 957 for_each_set_bit(i, pdp->used_pdpes, I915_PDPES_PER_PDP(dev)) {
958 if (WARN_ON(!pdp->page_directory[i]))
06fda602
BW		 959 continue;
960
d4ec9da0
MT		 961 gen8_free_page_tables(dev, pdp->page_directory[i]);
962 free_pd(dev, pdp->page_directory[i]);
7ad47cf2 963 }
69876bed 964
d4ec9da0 965 free_pdp(dev, pdp);
762d9936
MT		 966}
967
968static void gen8_ppgtt_cleanup_4lvl(struct i915_hw_ppgtt *ppgtt)
969{
970 int i;
971
972 for_each_set_bit(i, ppgtt->pml4.used_pml4es, GEN8_PML4ES_PER_PML4) {
973 if (WARN_ON(!ppgtt->pml4.pdps[i]))
974 continue;
975
976 gen8_ppgtt_cleanup_3lvl(ppgtt->base.dev, ppgtt->pml4.pdps[i]);
977 }
978
979 cleanup_px(ppgtt->base.dev, &ppgtt->pml4);
980}
981
982static void gen8_ppgtt_cleanup(struct i915_address_space *vm)
983{
984 struct i915_hw_ppgtt *ppgtt =
985 container_of(vm, struct i915_hw_ppgtt, base);
986
650da34c
ZL		 987 if (intel_vgpu_active(vm->dev))
988 gen8_ppgtt_notify_vgt(ppgtt, false);
989
762d9936
MT		 990 if (!USES_FULL_48BIT_PPGTT(ppgtt->base.dev))
991 gen8_ppgtt_cleanup_3lvl(ppgtt->base.dev, &ppgtt->pdp);
992 else
993 gen8_ppgtt_cleanup_4lvl(ppgtt);
d4ec9da0 994
8776f02b 995 gen8_free_scratch(vm);
b45a6715
BW		 996}
997
d7b2633d
MT		 998/**
999 * gen8_ppgtt_alloc_pagetabs() - Allocate page tables for VA range.
d4ec9da0
MT		 1000 * @vm: Master vm structure.
1001 * @pd: Page directory for this address range.
d7b2633d 1002 * @start: Starting virtual address to begin allocations.
d4ec9da0 1003 * @length: Size of the allocations.
d7b2633d
MT		 1004 * @new_pts: Bitmap set by function with new allocations. Likely used by the
1005 * caller to free on error.
1006 *
1007 * Allocate the required number of page tables. Extremely similar to
1008 * gen8_ppgtt_alloc_page_directories(). The main difference is here we are limited by
1009 * the page directory boundary (instead of the page directory pointer). That
1010 * boundary is 1GB virtual. Therefore, unlike gen8_ppgtt_alloc_page_directories(), it is
1011 * possible, and likely that the caller will need to use multiple calls of this
1012 * function to achieve the appropriate allocation.
1013 *
1014 * Return: 0 if success; negative error code otherwise.
1015 */
d4ec9da0 1016static int gen8_ppgtt_alloc_pagetabs(struct i915_address_space *vm,
e5815a2e 1017 struct i915_page_directory *pd,
5441f0cb 1018 uint64_t start,
d7b2633d
MT		 1019 uint64_t length,
1020 unsigned long *new_pts)
bf2b4ed2 1021{
d4ec9da0 1022 struct drm_device *dev = vm->dev;
d7b2633d 1023 struct i915_page_table *pt;
5441f0cb 1024 uint32_t pde;
bf2b4ed2 1025
e8ebd8e2 1026 gen8_for_each_pde(pt, pd, start, length, pde) {
d7b2633d 1027 /* Don't reallocate page tables */
6ac18502 1028 if (test_bit(pde, pd->used_pdes)) {
d7b2633d 1029 /* Scratch is never allocated this way */
d4ec9da0 1030 WARN_ON(pt == vm->scratch_pt);
d7b2633d
MT		 1031 continue;
1032 }
1033
8a1ebd74 1034 pt = alloc_pt(dev);
d7b2633d 1035 if (IS_ERR(pt))
5441f0cb
MT		 1036 goto unwind_out;
1037
d4ec9da0 1038 gen8_initialize_pt(vm, pt);
d7b2633d 1039 pd->page_table[pde] = pt;
966082c9 1040 __set_bit(pde, new_pts);
4c06ec8d 1041 trace_i915_page_table_entry_alloc(vm, pde, start, GEN8_PDE_SHIFT);
7ad47cf2
BW		 1042 }
1043
bf2b4ed2 1044 return 0;
7ad47cf2
BW		 1045
1046unwind_out:
d7b2633d 1047 for_each_set_bit(pde, new_pts, I915_PDES)
a08e111a 1048 free_pt(dev, pd->page_table[pde]);
7ad47cf2 1049
d7b3de91 1050 return -ENOMEM;
bf2b4ed2
BW		 1051}
1052
d7b2633d
MT		 1053/**
1054 * gen8_ppgtt_alloc_page_directories() - Allocate page directories for VA range.
d4ec9da0 1055 * @vm: Master vm structure.
d7b2633d
MT		 1056 * @pdp: Page directory pointer for this address range.
1057 * @start: Starting virtual address to begin allocations.
d4ec9da0
MT		 1058 * @length: Size of the allocations.
1059 * @new_pds: Bitmap set by function with new allocations. Likely used by the
d7b2633d
MT		 1060 * caller to free on error.
1061 *
1062 * Allocate the required number of page directories starting at the pde index of
1063 * @start, and ending at the pde index @start + @length. This function will skip
1064 * over already allocated page directories within the range, and only allocate
1065 * new ones, setting the appropriate pointer within the pdp as well as the
1066 * correct position in the bitmap @new_pds.
1067 *
1068 * The function will only allocate the pages within the range for a give page
1069 * directory pointer. In other words, if @start + @length straddles a virtually
1070 * addressed PDP boundary (512GB for 4k pages), there will be more allocations
1071 * required by the caller, This is not currently possible, and the BUG in the
1072 * code will prevent it.
1073 *
1074 * Return: 0 if success; negative error code otherwise.
1075 */
d4ec9da0
MT		 1076static int
1077gen8_ppgtt_alloc_page_directories(struct i915_address_space *vm,
1078 struct i915_page_directory_pointer *pdp,
1079 uint64_t start,
1080 uint64_t length,
1081 unsigned long *new_pds)
bf2b4ed2 1082{
d4ec9da0 1083 struct drm_device *dev = vm->dev;
d7b2633d 1084 struct i915_page_directory *pd;
69876bed 1085 uint32_t pdpe;
6ac18502 1086 uint32_t pdpes = I915_PDPES_PER_PDP(dev);
69876bed 1087
6ac18502 1088 WARN_ON(!bitmap_empty(new_pds, pdpes));
d7b2633d 1089
e8ebd8e2 1090 gen8_for_each_pdpe(pd, pdp, start, length, pdpe) {
6ac18502 1091 if (test_bit(pdpe, pdp->used_pdpes))
d7b2633d 1092 continue;
33c8819f 1093
8a1ebd74 1094 pd = alloc_pd(dev);
d7b2633d 1095 if (IS_ERR(pd))
d7b3de91 1096 goto unwind_out;
69876bed 1097
d4ec9da0 1098 gen8_initialize_pd(vm, pd);
d7b2633d 1099 pdp->page_directory[pdpe] = pd;
966082c9 1100 __set_bit(pdpe, new_pds);
4c06ec8d 1101 trace_i915_page_directory_entry_alloc(vm, pdpe, start, GEN8_PDPE_SHIFT);
d7b3de91
BW		 1102 }
1103
bf2b4ed2 1104 return 0;
d7b3de91
BW		 1105
1106unwind_out:
6ac18502 1107 for_each_set_bit(pdpe, new_pds, pdpes)
a08e111a 1108 free_pd(dev, pdp->page_directory[pdpe]);
d7b3de91
BW		 1109
1110 return -ENOMEM;
bf2b4ed2
BW		 1111}
1112
762d9936
MT		 1113/**
1114 * gen8_ppgtt_alloc_page_dirpointers() - Allocate pdps for VA range.
1115 * @vm: Master vm structure.
1116 * @pml4: Page map level 4 for this address range.
1117 * @start: Starting virtual address to begin allocations.
1118 * @length: Size of the allocations.
1119 * @new_pdps: Bitmap set by function with new allocations. Likely used by the
1120 * caller to free on error.
1121 *
1122 * Allocate the required number of page directory pointers. Extremely similar to
1123 * gen8_ppgtt_alloc_page_directories() and gen8_ppgtt_alloc_pagetabs().
1124 * The main difference is here we are limited by the pml4 boundary (instead of
1125 * the page directory pointer).
1126 *
1127 * Return: 0 if success; negative error code otherwise.
1128 */
1129static int
1130gen8_ppgtt_alloc_page_dirpointers(struct i915_address_space *vm,
1131 struct i915_pml4 *pml4,
1132 uint64_t start,
1133 uint64_t length,
1134 unsigned long *new_pdps)
1135{
1136 struct drm_device *dev = vm->dev;
1137 struct i915_page_directory_pointer *pdp;
762d9936
MT		 1138 uint32_t pml4e;
1139
1140 WARN_ON(!bitmap_empty(new_pdps, GEN8_PML4ES_PER_PML4));
1141
e8ebd8e2 1142 gen8_for_each_pml4e(pdp, pml4, start, length, pml4e) {
762d9936
MT		 1143 if (!test_bit(pml4e, pml4->used_pml4es)) {
1144 pdp = alloc_pdp(dev);
1145 if (IS_ERR(pdp))
1146 goto unwind_out;
1147
69ab76fd 1148 gen8_initialize_pdp(vm, pdp);
762d9936
MT		 1149 pml4->pdps[pml4e] = pdp;
1150 __set_bit(pml4e, new_pdps);
1151 trace_i915_page_directory_pointer_entry_alloc(vm,
1152 pml4e,
1153 start,
1154 GEN8_PML4E_SHIFT);
1155 }
1156 }
1157
1158 return 0;
1159
1160unwind_out:
1161 for_each_set_bit(pml4e, new_pdps, GEN8_PML4ES_PER_PML4)
1162 free_pdp(dev, pml4->pdps[pml4e]);
1163
1164 return -ENOMEM;
1165}
1166
d7b2633d 1167static void
3a41a05d 1168free_gen8_temp_bitmaps(unsigned long *new_pds, unsigned long *new_pts)
d7b2633d 1169{
d7b2633d
MT		 1170 kfree(new_pts);
1171 kfree(new_pds);
1172}
1173
1174/* Fills in the page directory bitmap, and the array of page tables bitmap. Both
1175 * of these are based on the number of PDPEs in the system.
1176 */
1177static
1178int __must_check alloc_gen8_temp_bitmaps(unsigned long **new_pds,
3a41a05d 1179 unsigned long **new_pts,
6ac18502 1180 uint32_t pdpes)
d7b2633d 1181{
d7b2633d 1182 unsigned long *pds;
3a41a05d 1183 unsigned long *pts;
d7b2633d 1184
3a41a05d 1185 pds = kcalloc(BITS_TO_LONGS(pdpes), sizeof(unsigned long), GFP_TEMPORARY);
d7b2633d
MT		 1186 if (!pds)
1187 return -ENOMEM;
1188
3a41a05d
MW		 1189 pts = kcalloc(pdpes, BITS_TO_LONGS(I915_PDES) * sizeof(unsigned long),
1190 GFP_TEMPORARY);
1191 if (!pts)
1192 goto err_out;
d7b2633d
MT		 1193
1194 *new_pds = pds;
1195 *new_pts = pts;
1196
1197 return 0;
1198
1199err_out:
3a41a05d 1200 free_gen8_temp_bitmaps(pds, pts);
d7b2633d
MT		 1201 return -ENOMEM;
1202}
1203
5b7e4c9c
MK		 1204/* PDE TLBs are a pain to invalidate on GEN8+. When we modify
1205 * the page table structures, we mark them dirty so that
1206 * context switching/execlist queuing code takes extra steps
1207 * to ensure that tlbs are flushed.
1208 */
1209static void mark_tlbs_dirty(struct i915_hw_ppgtt *ppgtt)
1210{
1211 ppgtt->pd_dirty_rings = INTEL_INFO(ppgtt->base.dev)->ring_mask;
1212}
1213
762d9936
MT		 1214static int gen8_alloc_va_range_3lvl(struct i915_address_space *vm,
1215 struct i915_page_directory_pointer *pdp,
1216 uint64_t start,
1217 uint64_t length)
bf2b4ed2 1218{
e5815a2e
MT		 1219 struct i915_hw_ppgtt *ppgtt =
1220 container_of(vm, struct i915_hw_ppgtt, base);
3a41a05d 1221 unsigned long *new_page_dirs, *new_page_tables;
d4ec9da0 1222 struct drm_device *dev = vm->dev;
5441f0cb 1223 struct i915_page_directory *pd;
33c8819f
MT		 1224 const uint64_t orig_start = start;
1225 const uint64_t orig_length = length;
5441f0cb 1226 uint32_t pdpe;
d4ec9da0 1227 uint32_t pdpes = I915_PDPES_PER_PDP(dev);
bf2b4ed2
BW		 1228 int ret;
1229
d7b2633d
MT		 1230 /* Wrap is never okay since we can only represent 48b, and we don't
1231 * actually use the other side of the canonical address space.
1232 */
1233 if (WARN_ON(start + length < start))
a05d80ee
MK		 1234 return -ENODEV;
1235
d4ec9da0 1236 if (WARN_ON(start + length > vm->total))
a05d80ee 1237 return -ENODEV;
d7b2633d 1238
6ac18502 1239 ret = alloc_gen8_temp_bitmaps(&new_page_dirs, &new_page_tables, pdpes);
bf2b4ed2
BW		 1240 if (ret)
1241 return ret;
1242
d7b2633d 1243 /* Do the allocations first so we can easily bail out */
d4ec9da0
MT		 1244 ret = gen8_ppgtt_alloc_page_directories(vm, pdp, start, length,
1245 new_page_dirs);
d7b2633d 1246 if (ret) {
3a41a05d 1247 free_gen8_temp_bitmaps(new_page_dirs, new_page_tables);
d7b2633d
MT		 1248 return ret;
1249 }
1250
1251 /* For every page directory referenced, allocate page tables */
e8ebd8e2 1252 gen8_for_each_pdpe(pd, pdp, start, length, pdpe) {
d4ec9da0 1253 ret = gen8_ppgtt_alloc_pagetabs(vm, pd, start, length,
3a41a05d 1254 new_page_tables + pdpe * BITS_TO_LONGS(I915_PDES));
5441f0cb
MT		 1255 if (ret)
1256 goto err_out;
5441f0cb
MT		 1257 }
1258
33c8819f
MT		 1259 start = orig_start;
1260 length = orig_length;
1261
d7b2633d
MT		 1262 /* Allocations have completed successfully, so set the bitmaps, and do
1263 * the mappings. */
e8ebd8e2 1264 gen8_for_each_pdpe(pd, pdp, start, length, pdpe) {
d1c54acd 1265 gen8_pde_t *const page_directory = kmap_px(pd);
33c8819f 1266 struct i915_page_table *pt;
09120d4e 1267 uint64_t pd_len = length;
33c8819f
MT		 1268 uint64_t pd_start = start;
1269 uint32_t pde;
1270
d7b2633d
MT		 1271 /* Every pd should be allocated, we just did that above. */
1272 WARN_ON(!pd);
1273
e8ebd8e2 1274 gen8_for_each_pde(pt, pd, pd_start, pd_len, pde) {
d7b2633d
MT		 1275 /* Same reasoning as pd */
1276 WARN_ON(!pt);
1277 WARN_ON(!pd_len);
1278 WARN_ON(!gen8_pte_count(pd_start, pd_len));
1279
1280 /* Set our used ptes within the page table */
1281 bitmap_set(pt->used_ptes,
1282 gen8_pte_index(pd_start),
1283 gen8_pte_count(pd_start, pd_len));
1284
1285 /* Our pde is now pointing to the pagetable, pt */
966082c9 1286 __set_bit(pde, pd->used_pdes);
d7b2633d
MT		 1287
1288 /* Map the PDE to the page table */
fe36f55d
MK		 1289 page_directory[pde] = gen8_pde_encode(px_dma(pt),
1290 I915_CACHE_LLC);
4c06ec8d
MT		 1291 trace_i915_page_table_entry_map(&ppgtt->base, pde, pt,
1292 gen8_pte_index(start),
1293 gen8_pte_count(start, length),
1294 GEN8_PTES);
d7b2633d
MT		 1295
1296 /* NB: We haven't yet mapped ptes to pages. At this
1297 * point we're still relying on insert_entries() */
33c8819f 1298 }
d7b2633d 1299
d1c54acd 1300 kunmap_px(ppgtt, page_directory);
d4ec9da0 1301 __set_bit(pdpe, pdp->used_pdpes);
762d9936 1302 gen8_setup_page_directory(ppgtt, pdp, pd, pdpe);
33c8819f
MT		 1303 }
1304
3a41a05d 1305 free_gen8_temp_bitmaps(new_page_dirs, new_page_tables);
5b7e4c9c 1306 mark_tlbs_dirty(ppgtt);
d7b3de91 1307 return 0;
bf2b4ed2 1308
d7b3de91 1309err_out:
d7b2633d 1310 while (pdpe--) {
e8ebd8e2
DG		 1311 unsigned long temp;
1312
3a41a05d
MW		 1313 for_each_set_bit(temp, new_page_tables + pdpe *
1314 BITS_TO_LONGS(I915_PDES), I915_PDES)
d4ec9da0 1315 free_pt(dev, pdp->page_directory[pdpe]->page_table[temp]);
d7b2633d
MT		 1316 }
1317
6ac18502 1318 for_each_set_bit(pdpe, new_page_dirs, pdpes)
d4ec9da0 1319 free_pd(dev, pdp->page_directory[pdpe]);
d7b2633d 1320
3a41a05d 1321 free_gen8_temp_bitmaps(new_page_dirs, new_page_tables);
5b7e4c9c 1322 mark_tlbs_dirty(ppgtt);
bf2b4ed2
BW		 1323 return ret;
1324}
1325
762d9936
MT		 1326static int gen8_alloc_va_range_4lvl(struct i915_address_space *vm,
1327 struct i915_pml4 *pml4,
1328 uint64_t start,
1329 uint64_t length)
1330{
1331 DECLARE_BITMAP(new_pdps, GEN8_PML4ES_PER_PML4);
1332 struct i915_hw_ppgtt *ppgtt =
1333 container_of(vm, struct i915_hw_ppgtt, base);
1334 struct i915_page_directory_pointer *pdp;
e8ebd8e2 1335 uint64_t pml4e;
762d9936
MT		 1336 int ret = 0;
1337
1338 /* Do the pml4 allocations first, so we don't need to track the newly
1339 * allocated tables below the pdp */
1340 bitmap_zero(new_pdps, GEN8_PML4ES_PER_PML4);
1341
1342 /* The pagedirectory and pagetable allocations are done in the shared 3
1343 * and 4 level code. Just allocate the pdps.
1344 */
1345 ret = gen8_ppgtt_alloc_page_dirpointers(vm, pml4, start, length,
1346 new_pdps);
1347 if (ret)
1348 return ret;
1349
1350 WARN(bitmap_weight(new_pdps, GEN8_PML4ES_PER_PML4) > 2,
1351 "The allocation has spanned more than 512GB. "
1352 "It is highly likely this is incorrect.");
1353
e8ebd8e2 1354 gen8_for_each_pml4e(pdp, pml4, start, length, pml4e) {
762d9936
MT		 1355 WARN_ON(!pdp);
1356
1357 ret = gen8_alloc_va_range_3lvl(vm, pdp, start, length);
1358 if (ret)
1359 goto err_out;
1360
1361 gen8_setup_page_directory_pointer(ppgtt, pml4, pdp, pml4e);
1362 }
1363
1364 bitmap_or(pml4->used_pml4es, new_pdps, pml4->used_pml4es,
1365 GEN8_PML4ES_PER_PML4);
1366
1367 return 0;
1368
1369err_out:
1370 for_each_set_bit(pml4e, new_pdps, GEN8_PML4ES_PER_PML4)
1371 gen8_ppgtt_cleanup_3lvl(vm->dev, pml4->pdps[pml4e]);
1372
1373 return ret;
1374}
1375
1376static int gen8_alloc_va_range(struct i915_address_space *vm,
1377 uint64_t start, uint64_t length)
1378{
1379 struct i915_hw_ppgtt *ppgtt =
1380 container_of(vm, struct i915_hw_ppgtt, base);
1381
1382 if (USES_FULL_48BIT_PPGTT(vm->dev))
1383 return gen8_alloc_va_range_4lvl(vm, &ppgtt->pml4, start, length);
1384 else
1385 return gen8_alloc_va_range_3lvl(vm, &ppgtt->pdp, start, length);
1386}
1387
ea91e401
MT		 1388static void gen8_dump_pdp(struct i915_page_directory_pointer *pdp,
1389 uint64_t start, uint64_t length,
1390 gen8_pte_t scratch_pte,
1391 struct seq_file *m)
1392{
1393 struct i915_page_directory *pd;
ea91e401
MT		 1394 uint32_t pdpe;
1395
e8ebd8e2 1396 gen8_for_each_pdpe(pd, pdp, start, length, pdpe) {
ea91e401
MT		 1397 struct i915_page_table *pt;
1398 uint64_t pd_len = length;
1399 uint64_t pd_start = start;
1400 uint32_t pde;
1401
1402 if (!test_bit(pdpe, pdp->used_pdpes))
1403 continue;
1404
1405 seq_printf(m, "\tPDPE #%d\n", pdpe);
e8ebd8e2 1406 gen8_for_each_pde(pt, pd, pd_start, pd_len, pde) {
ea91e401
MT		 1407 uint32_t pte;
1408 gen8_pte_t *pt_vaddr;
1409
1410 if (!test_bit(pde, pd->used_pdes))
1411 continue;
1412
1413 pt_vaddr = kmap_px(pt);
1414 for (pte = 0; pte < GEN8_PTES; pte += 4) {
1415 uint64_t va =
1416 (pdpe << GEN8_PDPE_SHIFT) |
1417 (pde << GEN8_PDE_SHIFT) |
1418 (pte << GEN8_PTE_SHIFT);
1419 int i;
1420 bool found = false;
1421
1422 for (i = 0; i < 4; i++)
1423 if (pt_vaddr[pte + i] != scratch_pte)
1424 found = true;
1425 if (!found)
1426 continue;
1427
1428 seq_printf(m, "\t\t0x%llx [%03d,%03d,%04d]: =", va, pdpe, pde, pte);
1429 for (i = 0; i < 4; i++) {
1430 if (pt_vaddr[pte + i] != scratch_pte)
1431 seq_printf(m, " %llx", pt_vaddr[pte + i]);
1432 else
1433 seq_puts(m, " SCRATCH ");
1434 }
1435 seq_puts(m, "\n");
1436 }
1437 /* don't use kunmap_px, it could trigger
1438 * an unnecessary flush.
1439 */
1440 kunmap_atomic(pt_vaddr);
1441 }
1442 }
1443}
1444
1445static void gen8_dump_ppgtt(struct i915_hw_ppgtt *ppgtt, struct seq_file *m)
1446{
1447 struct i915_address_space *vm = &ppgtt->base;
1448 uint64_t start = ppgtt->base.start;
1449 uint64_t length = ppgtt->base.total;
1450 gen8_pte_t scratch_pte = gen8_pte_encode(px_dma(vm->scratch_page),
1451 I915_CACHE_LLC, true);
1452
1453 if (!USES_FULL_48BIT_PPGTT(vm->dev)) {
1454 gen8_dump_pdp(&ppgtt->pdp, start, length, scratch_pte, m);
1455 } else {
e8ebd8e2 1456 uint64_t pml4e;
ea91e401
MT		 1457 struct i915_pml4 *pml4 = &ppgtt->pml4;
1458 struct i915_page_directory_pointer *pdp;
1459
e8ebd8e2 1460 gen8_for_each_pml4e(pdp, pml4, start, length, pml4e) {
ea91e401
MT		 1461 if (!test_bit(pml4e, pml4->used_pml4es))
1462 continue;
1463
1464 seq_printf(m, " PML4E #%llu\n", pml4e);
1465 gen8_dump_pdp(pdp, start, length, scratch_pte, m);
1466 }
1467 }
1468}
1469
331f38e7
ZL		 1470static int gen8_preallocate_top_level_pdps(struct i915_hw_ppgtt *ppgtt)
1471{
3a41a05d 1472 unsigned long *new_page_dirs, *new_page_tables;
331f38e7
ZL		 1473 uint32_t pdpes = I915_PDPES_PER_PDP(dev);
1474 int ret;
1475
1476 /* We allocate temp bitmap for page tables for no gain
1477 * but as this is for init only, lets keep the things simple
1478 */
1479 ret = alloc_gen8_temp_bitmaps(&new_page_dirs, &new_page_tables, pdpes);
1480 if (ret)
1481 return ret;
1482
1483 /* Allocate for all pdps regardless of how the ppgtt
1484 * was defined.
1485 */
1486 ret = gen8_ppgtt_alloc_page_directories(&ppgtt->base, &ppgtt->pdp,
1487 0, 1ULL << 32,
1488 new_page_dirs);
1489 if (!ret)
1490 *ppgtt->pdp.used_pdpes = *new_page_dirs;
1491
3a41a05d 1492 free_gen8_temp_bitmaps(new_page_dirs, new_page_tables);
331f38e7
ZL		 1493
1494 return ret;
1495}
1496
eb0b44ad 1497/*
f3a964b9
BW		 1498 * GEN8 legacy ppgtt programming is accomplished through a max 4 PDP registers
1499 * with a net effect resembling a 2-level page table in normal x86 terms. Each
1500 * PDP represents 1GB of memory 4 * 512 * 512 * 4096 = 4GB legacy 32b address
1501 * space.
37aca44a 1502 *
f3a964b9 1503 */
5c5f6457 1504static int gen8_ppgtt_init(struct i915_hw_ppgtt *ppgtt)
37aca44a 1505{
8776f02b 1506 int ret;
7cb6d7ac 1507
8776f02b
MK		 1508 ret = gen8_init_scratch(&ppgtt->base);
1509 if (ret)
1510 return ret;
69876bed 1511
d7b2633d 1512 ppgtt->base.start = 0;
d7b2633d 1513 ppgtt->base.cleanup = gen8_ppgtt_cleanup;
5c5f6457 1514 ppgtt->base.allocate_va_range = gen8_alloc_va_range;
d7b2633d 1515 ppgtt->base.insert_entries = gen8_ppgtt_insert_entries;
c7e16f22 1516 ppgtt->base.clear_range = gen8_ppgtt_clear_range;
777dc5bb
DV		 1517 ppgtt->base.unbind_vma = ppgtt_unbind_vma;
1518 ppgtt->base.bind_vma = ppgtt_bind_vma;
ea91e401 1519 ppgtt->debug_dump = gen8_dump_ppgtt;
d7b2633d 1520
762d9936
MT		 1521 if (USES_FULL_48BIT_PPGTT(ppgtt->base.dev)) {
1522 ret = setup_px(ppgtt->base.dev, &ppgtt->pml4);
1523 if (ret)
1524 goto free_scratch;
6ac18502 1525
69ab76fd
MT		 1526 gen8_initialize_pml4(&ppgtt->base, &ppgtt->pml4);
1527
762d9936 1528 ppgtt->base.total = 1ULL << 48;
2dba3239 1529 ppgtt->switch_mm = gen8_48b_mm_switch;
762d9936 1530 } else {
25f50337 1531 ret = __pdp_init(ppgtt->base.dev, &ppgtt->pdp);
81ba8aef
MT		 1532 if (ret)
1533 goto free_scratch;
1534
1535 ppgtt->base.total = 1ULL << 32;
2dba3239 1536 ppgtt->switch_mm = gen8_legacy_mm_switch;
762d9936
MT		 1537 trace_i915_page_directory_pointer_entry_alloc(&ppgtt->base,
1538 0, 0,
1539 GEN8_PML4E_SHIFT);
331f38e7
ZL		 1540
1541 if (intel_vgpu_active(ppgtt->base.dev)) {
1542 ret = gen8_preallocate_top_level_pdps(ppgtt);
1543 if (ret)
1544 goto free_scratch;
1545 }
81ba8aef 1546 }
6ac18502 1547
650da34c
ZL		 1548 if (intel_vgpu_active(ppgtt->base.dev))
1549 gen8_ppgtt_notify_vgt(ppgtt, true);
1550
d7b2633d 1551 return 0;
6ac18502
MT		 1552
1553free_scratch:
1554 gen8_free_scratch(&ppgtt->base);
1555 return ret;
d7b2633d
MT		 1556}
1557
87d60b63
BW		 1558static void gen6_dump_ppgtt(struct i915_hw_ppgtt *ppgtt, struct seq_file *m)
1559{
87d60b63 1560 struct i915_address_space *vm = &ppgtt->base;
09942c65 1561 struct i915_page_table *unused;
07749ef3 1562 gen6_pte_t scratch_pte;
87d60b63 1563 uint32_t pd_entry;
09942c65
MT		 1564 uint32_t pte, pde, temp;
1565 uint32_t start = ppgtt->base.start, length = ppgtt->base.total;
87d60b63 1566
79ab9370
MK		 1567 scratch_pte = vm->pte_encode(px_dma(vm->scratch_page),
1568 I915_CACHE_LLC, true, 0);
87d60b63 1569
09942c65 1570 gen6_for_each_pde(unused, &ppgtt->pd, start, length, temp, pde) {
87d60b63 1571 u32 expected;
07749ef3 1572 gen6_pte_t *pt_vaddr;
567047be 1573 const dma_addr_t pt_addr = px_dma(ppgtt->pd.page_table[pde]);
09942c65 1574 pd_entry = readl(ppgtt->pd_addr + pde);
87d60b63
BW		 1575 expected = (GEN6_PDE_ADDR_ENCODE(pt_addr) | GEN6_PDE_VALID);
1576
1577 if (pd_entry != expected)
1578 seq_printf(m, "\tPDE #%d mismatch: Actual PDE: %x Expected PDE: %x\n",
1579 pde,
1580 pd_entry,
1581 expected);
1582 seq_printf(m, "\tPDE: %x\n", pd_entry);
1583
d1c54acd
MK		 1584 pt_vaddr = kmap_px(ppgtt->pd.page_table[pde]);
1585
07749ef3 1586 for (pte = 0; pte < GEN6_PTES; pte+=4) {
87d60b63 1587 unsigned long va =
07749ef3 1588 (pde * PAGE_SIZE * GEN6_PTES) +
87d60b63
BW		 1589 (pte * PAGE_SIZE);
1590 int i;
1591 bool found = false;
1592 for (i = 0; i < 4; i++)
1593 if (pt_vaddr[pte + i] != scratch_pte)
1594 found = true;
1595 if (!found)
1596 continue;
1597
1598 seq_printf(m, "\t\t0x%lx [%03d,%04d]: =", va, pde, pte);
1599 for (i = 0; i < 4; i++) {
1600 if (pt_vaddr[pte + i] != scratch_pte)
1601 seq_printf(m, " %08x", pt_vaddr[pte + i]);
1602 else
1603 seq_puts(m, " SCRATCH ");
1604 }
1605 seq_puts(m, "\n");
1606 }
d1c54acd 1607 kunmap_px(ppgtt, pt_vaddr);
87d60b63
BW		 1608 }
1609}
1610
678d96fb 1611/* Write pde (index) from the page directory @pd to the page table @pt */
ec565b3c
MT		 1612static void gen6_write_pde(struct i915_page_directory *pd,
1613 const int pde, struct i915_page_table *pt)
6197349b 1614{
678d96fb
BW		 1615 /* Caller needs to make sure the write completes if necessary */
1616 struct i915_hw_ppgtt *ppgtt =
1617 container_of(pd, struct i915_hw_ppgtt, pd);
1618 u32 pd_entry;
6197349b 1619
567047be 1620 pd_entry = GEN6_PDE_ADDR_ENCODE(px_dma(pt));
678d96fb 1621 pd_entry |= GEN6_PDE_VALID;
6197349b 1622
678d96fb
BW		 1623 writel(pd_entry, ppgtt->pd_addr + pde);
1624}
6197349b 1625
678d96fb
BW		 1626/* Write all the page tables found in the ppgtt structure to incrementing page
1627 * directories. */
1628static void gen6_write_page_range(struct drm_i915_private *dev_priv,
ec565b3c 1629 struct i915_page_directory *pd,
678d96fb
BW		 1630 uint32_t start, uint32_t length)
1631{
ec565b3c 1632 struct i915_page_table *pt;
678d96fb
BW		 1633 uint32_t pde, temp;
1634
1635 gen6_for_each_pde(pt, pd, start, length, temp, pde)
1636 gen6_write_pde(pd, pde, pt);
1637
1638 /* Make sure write is complete before other code can use this page
1639 * table. Also require for WC mapped PTEs */
1640 readl(dev_priv->gtt.gsm);
3e302542
BW		 1641}
1642
b4a74e3a 1643static uint32_t get_pd_offset(struct i915_hw_ppgtt *ppgtt)
3e302542 1644{
44159ddb 1645 BUG_ON(ppgtt->pd.base.ggtt_offset & 0x3f);
b4a74e3a 1646
44159ddb 1647 return (ppgtt->pd.base.ggtt_offset / 64) << 16;
b4a74e3a
BW		 1648}
1649
90252e5c 1650static int hsw_mm_switch(struct i915_hw_ppgtt *ppgtt,
e85b26dc 1651 struct drm_i915_gem_request *req)
90252e5c 1652{
e2f80391 1653 struct intel_engine_cs *engine = req->ring;
90252e5c
BW		 1654 int ret;
1655
90252e5c 1656 /* NB: TLBs must be flushed and invalidated before a switch */
e2f80391 1657 ret = engine->flush(req, I915_GEM_GPU_DOMAINS, I915_GEM_GPU_DOMAINS);
90252e5c
BW		 1658 if (ret)
1659 return ret;
1660
5fb9de1a 1661 ret = intel_ring_begin(req, 6);
90252e5c
BW		 1662 if (ret)
1663 return ret;
1664
e2f80391
TU		 1665 intel_ring_emit(engine, MI_LOAD_REGISTER_IMM(2));
1666 intel_ring_emit_reg(engine, RING_PP_DIR_DCLV(engine));
1667 intel_ring_emit(engine, PP_DIR_DCLV_2G);
1668 intel_ring_emit_reg(engine, RING_PP_DIR_BASE(engine));
1669 intel_ring_emit(engine, get_pd_offset(ppgtt));
1670 intel_ring_emit(engine, MI_NOOP);
1671 intel_ring_advance(engine);
90252e5c
BW		 1672
1673 return 0;
1674}
1675
71ba2d64 1676static int vgpu_mm_switch(struct i915_hw_ppgtt *ppgtt,
e85b26dc 1677 struct drm_i915_gem_request *req)
71ba2d64 1678{
e2f80391 1679 struct intel_engine_cs *engine = req->ring;
71ba2d64
YZ		 1680 struct drm_i915_private *dev_priv = to_i915(ppgtt->base.dev);
1681
e2f80391
TU		 1682 I915_WRITE(RING_PP_DIR_DCLV(engine), PP_DIR_DCLV_2G);
1683 I915_WRITE(RING_PP_DIR_BASE(engine), get_pd_offset(ppgtt));
71ba2d64
YZ		 1684 return 0;
1685}
1686
48a10389 1687static int gen7_mm_switch(struct i915_hw_ppgtt *ppgtt,
e85b26dc 1688 struct drm_i915_gem_request *req)
48a10389 1689{
e2f80391 1690 struct intel_engine_cs *engine = req->ring;
48a10389
BW		 1691 int ret;
1692
48a10389 1693 /* NB: TLBs must be flushed and invalidated before a switch */
e2f80391 1694 ret = engine->flush(req, I915_GEM_GPU_DOMAINS, I915_GEM_GPU_DOMAINS);
48a10389
BW		 1695 if (ret)
1696 return ret;
1697
5fb9de1a 1698 ret = intel_ring_begin(req, 6);
48a10389
BW		 1699 if (ret)
1700 return ret;
1701
e2f80391
TU		 1702 intel_ring_emit(engine, MI_LOAD_REGISTER_IMM(2));
1703 intel_ring_emit_reg(engine, RING_PP_DIR_DCLV(engine));
1704 intel_ring_emit(engine, PP_DIR_DCLV_2G);
1705 intel_ring_emit_reg(engine, RING_PP_DIR_BASE(engine));
1706 intel_ring_emit(engine, get_pd_offset(ppgtt));
1707 intel_ring_emit(engine, MI_NOOP);
1708 intel_ring_advance(engine);
48a10389 1709
90252e5c 1710 /* XXX: RCS is the only one to auto invalidate the TLBs? */
e2f80391
TU		 1711 if (engine->id != RCS) {
1712 ret = engine->flush(req, I915_GEM_GPU_DOMAINS, I915_GEM_GPU_DOMAINS);
90252e5c
BW		 1713 if (ret)
1714 return ret;
1715 }
1716
48a10389
BW		 1717 return 0;
1718}
1719
eeb9488e 1720static int gen6_mm_switch(struct i915_hw_ppgtt *ppgtt,
e85b26dc 1721 struct drm_i915_gem_request *req)
eeb9488e 1722{
e2f80391 1723 struct intel_engine_cs *engine = req->ring;
eeb9488e
BW		 1724 struct drm_device *dev = ppgtt->base.dev;
1725 struct drm_i915_private *dev_priv = dev->dev_private;
1726
48a10389 1727
e2f80391
TU		 1728 I915_WRITE(RING_PP_DIR_DCLV(engine), PP_DIR_DCLV_2G);
1729 I915_WRITE(RING_PP_DIR_BASE(engine), get_pd_offset(ppgtt));
eeb9488e 1730
e2f80391 1731 POSTING_READ(RING_PP_DIR_DCLV(engine));
eeb9488e
BW		 1732
1733 return 0;
1734}
1735
82460d97 1736static void gen8_ppgtt_enable(struct drm_device *dev)
eeb9488e 1737{
eeb9488e 1738 struct drm_i915_private *dev_priv = dev->dev_private;
e2f80391 1739 struct intel_engine_cs *engine;
82460d97 1740 int j;
3e302542 1741
e2f80391 1742 for_each_ring(engine, dev_priv, j) {
2dba3239 1743 u32 four_level = USES_FULL_48BIT_PPGTT(dev) ? GEN8_GFX_PPGTT_48B : 0;
e2f80391 1744 I915_WRITE(RING_MODE_GEN7(engine),
2dba3239 1745 _MASKED_BIT_ENABLE(GFX_PPGTT_ENABLE | four_level));
eeb9488e 1746 }
eeb9488e 1747}
6197349b 1748
82460d97 1749static void gen7_ppgtt_enable(struct drm_device *dev)
3e302542 1750{
50227e1c 1751 struct drm_i915_private *dev_priv = dev->dev_private;
e2f80391 1752 struct intel_engine_cs *engine;
b4a74e3a 1753 uint32_t ecochk, ecobits;
3e302542 1754 int i;
6197349b 1755
b4a74e3a
BW		 1756 ecobits = I915_READ(GAC_ECO_BITS);
1757 I915_WRITE(GAC_ECO_BITS, ecobits | ECOBITS_PPGTT_CACHE64B);
a65c2fcd 1758
b4a74e3a
BW		 1759 ecochk = I915_READ(GAM_ECOCHK);
1760 if (IS_HASWELL(dev)) {
1761 ecochk |= ECOCHK_PPGTT_WB_HSW;
1762 } else {
1763 ecochk |= ECOCHK_PPGTT_LLC_IVB;
1764 ecochk &= ~ECOCHK_PPGTT_GFDT_IVB;
1765 }
1766 I915_WRITE(GAM_ECOCHK, ecochk);
a65c2fcd 1767
e2f80391 1768 for_each_ring(engine, dev_priv, i) {
6197349b 1769 /* GFX_MODE is per-ring on gen7+ */
e2f80391 1770 I915_WRITE(RING_MODE_GEN7(engine),
b4a74e3a 1771 _MASKED_BIT_ENABLE(GFX_PPGTT_ENABLE));
6197349b 1772 }
b4a74e3a 1773}
6197349b 1774
82460d97 1775static void gen6_ppgtt_enable(struct drm_device *dev)
b4a74e3a 1776{
50227e1c 1777 struct drm_i915_private *dev_priv = dev->dev_private;
b4a74e3a 1778 uint32_t ecochk, gab_ctl, ecobits;
a65c2fcd 1779
b4a74e3a
BW		 1780 ecobits = I915_READ(GAC_ECO_BITS);
1781 I915_WRITE(GAC_ECO_BITS, ecobits | ECOBITS_SNB_BIT |
1782 ECOBITS_PPGTT_CACHE64B);
6197349b 1783
b4a74e3a
BW		 1784 gab_ctl = I915_READ(GAB_CTL);
1785 I915_WRITE(GAB_CTL, gab_ctl | GAB_CTL_CONT_AFTER_PAGEFAULT);
1786
1787 ecochk = I915_READ(GAM_ECOCHK);
1788 I915_WRITE(GAM_ECOCHK, ecochk | ECOCHK_SNB_BIT | ECOCHK_PPGTT_CACHE64B);
1789
1790 I915_WRITE(GFX_MODE, _MASKED_BIT_ENABLE(GFX_PPGTT_ENABLE));
6197349b
BW		 1791}
1792
1d2a314c 1793/* PPGTT support for Sandybdrige/Gen6 and later */
853ba5d2 1794static void gen6_ppgtt_clear_range(struct i915_address_space *vm,
782f1495
BW		 1795 uint64_t start,
1796 uint64_t length,
828c7908 1797 bool use_scratch)
1d2a314c 1798{
853ba5d2
BW		 1799 struct i915_hw_ppgtt *ppgtt =
1800 container_of(vm, struct i915_hw_ppgtt, base);
07749ef3 1801 gen6_pte_t *pt_vaddr, scratch_pte;
782f1495
BW		 1802 unsigned first_entry = start >> PAGE_SHIFT;
1803 unsigned num_entries = length >> PAGE_SHIFT;
07749ef3
MT		 1804 unsigned act_pt = first_entry / GEN6_PTES;
1805 unsigned first_pte = first_entry % GEN6_PTES;
7bddb01f 1806 unsigned last_pte, i;
1d2a314c 1807
c114f76a
MK		 1808 scratch_pte = vm->pte_encode(px_dma(vm->scratch_page),
1809 I915_CACHE_LLC, true, 0);
1d2a314c 1810
7bddb01f
DV		 1811 while (num_entries) {
1812 last_pte = first_pte + num_entries;
07749ef3
MT		 1813 if (last_pte > GEN6_PTES)
1814 last_pte = GEN6_PTES;
7bddb01f 1815
d1c54acd 1816 pt_vaddr = kmap_px(ppgtt->pd.page_table[act_pt]);
1d2a314c 1817
7bddb01f
DV		 1818 for (i = first_pte; i < last_pte; i++)
1819 pt_vaddr[i] = scratch_pte;
1d2a314c 1820
d1c54acd 1821 kunmap_px(ppgtt, pt_vaddr);
1d2a314c 1822
7bddb01f
DV		 1823 num_entries -= last_pte - first_pte;
1824 first_pte = 0;
a15326a5 1825 act_pt++;
7bddb01f 1826 }
1d2a314c
DV		 1827}
1828
853ba5d2 1829static void gen6_ppgtt_insert_entries(struct i915_address_space *vm,
def886c3 1830 struct sg_table *pages,
782f1495 1831 uint64_t start,
24f3a8cf 1832 enum i915_cache_level cache_level, u32 flags)
def886c3 1833{
853ba5d2
BW		 1834 struct i915_hw_ppgtt *ppgtt =
1835 container_of(vm, struct i915_hw_ppgtt, base);
07749ef3 1836 gen6_pte_t *pt_vaddr;
782f1495 1837 unsigned first_entry = start >> PAGE_SHIFT;
07749ef3
MT		 1838 unsigned act_pt = first_entry / GEN6_PTES;
1839 unsigned act_pte = first_entry % GEN6_PTES;
6e995e23
ID		 1840 struct sg_page_iter sg_iter;
1841
cc79714f 1842 pt_vaddr = NULL;
6e995e23 1843 for_each_sg_page(pages->sgl, &sg_iter, pages->nents, 0) {
cc79714f 1844 if (pt_vaddr == NULL)
d1c54acd 1845 pt_vaddr = kmap_px(ppgtt->pd.page_table[act_pt]);
6e995e23 1846
cc79714f
CW		 1847 pt_vaddr[act_pte] =
1848 vm->pte_encode(sg_page_iter_dma_address(&sg_iter),
24f3a8cf
AG		 1849 cache_level, true, flags);
1850
07749ef3 1851 if (++act_pte == GEN6_PTES) {
d1c54acd 1852 kunmap_px(ppgtt, pt_vaddr);
cc79714f 1853 pt_vaddr = NULL;
a15326a5 1854 act_pt++;
6e995e23 1855 act_pte = 0;
def886c3 1856 }
def886c3 1857 }
cc79714f 1858 if (pt_vaddr)
d1c54acd 1859 kunmap_px(ppgtt, pt_vaddr);
def886c3
DV		 1860}
1861
678d96fb 1862static int gen6_alloc_va_range(struct i915_address_space *vm,
a05d80ee 1863 uint64_t start_in, uint64_t length_in)
678d96fb 1864{
4933d519
MT		 1865 DECLARE_BITMAP(new_page_tables, I915_PDES);
1866 struct drm_device *dev = vm->dev;
1867 struct drm_i915_private *dev_priv = dev->dev_private;
678d96fb
BW		 1868 struct i915_hw_ppgtt *ppgtt =
1869 container_of(vm, struct i915_hw_ppgtt, base);
ec565b3c 1870 struct i915_page_table *pt;
a05d80ee 1871 uint32_t start, length, start_save, length_save;
678d96fb 1872 uint32_t pde, temp;
4933d519
MT		 1873 int ret;
1874
a05d80ee
MK		 1875 if (WARN_ON(start_in + length_in > ppgtt->base.total))
1876 return -ENODEV;
1877
1878 start = start_save = start_in;
1879 length = length_save = length_in;
4933d519
MT		 1880
1881 bitmap_zero(new_page_tables, I915_PDES);
1882
1883 /* The allocation is done in two stages so that we can bail out with
1884 * minimal amount of pain. The first stage finds new page tables that
1885 * need allocation. The second stage marks use ptes within the page
1886 * tables.
1887 */
1888 gen6_for_each_pde(pt, &ppgtt->pd, start, length, temp, pde) {
79ab9370 1889 if (pt != vm->scratch_pt) {
4933d519
MT		 1890 WARN_ON(bitmap_empty(pt->used_ptes, GEN6_PTES));
1891 continue;
1892 }
1893
1894 /* We've already allocated a page table */
1895 WARN_ON(!bitmap_empty(pt->used_ptes, GEN6_PTES));
1896
8a1ebd74 1897 pt = alloc_pt(dev);
4933d519
MT		 1898 if (IS_ERR(pt)) {
1899 ret = PTR_ERR(pt);
1900 goto unwind_out;
1901 }
1902
1903 gen6_initialize_pt(vm, pt);
1904
1905 ppgtt->pd.page_table[pde] = pt;
966082c9 1906 __set_bit(pde, new_page_tables);
72744cb1 1907 trace_i915_page_table_entry_alloc(vm, pde, start, GEN6_PDE_SHIFT);
4933d519
MT		 1908 }
1909
1910 start = start_save;
1911 length = length_save;
678d96fb
BW		 1912
1913 gen6_for_each_pde(pt, &ppgtt->pd, start, length, temp, pde) {
1914 DECLARE_BITMAP(tmp_bitmap, GEN6_PTES);
1915
1916 bitmap_zero(tmp_bitmap, GEN6_PTES);
1917 bitmap_set(tmp_bitmap, gen6_pte_index(start),
1918 gen6_pte_count(start, length));
1919
966082c9 1920 if (__test_and_clear_bit(pde, new_page_tables))
4933d519
MT		 1921 gen6_write_pde(&ppgtt->pd, pde, pt);
1922
72744cb1
MT		 1923 trace_i915_page_table_entry_map(vm, pde, pt,
1924 gen6_pte_index(start),
1925 gen6_pte_count(start, length),
1926 GEN6_PTES);
4933d519 1927 bitmap_or(pt->used_ptes, tmp_bitmap, pt->used_ptes,
678d96fb
BW		 1928 GEN6_PTES);
1929 }
1930
4933d519
MT		 1931 WARN_ON(!bitmap_empty(new_page_tables, I915_PDES));
1932
1933 /* Make sure write is complete before other code can use this page
1934 * table. Also require for WC mapped PTEs */
1935 readl(dev_priv->gtt.gsm);
1936
563222a7 1937 mark_tlbs_dirty(ppgtt);
678d96fb 1938 return 0;
4933d519
MT		 1939
1940unwind_out:
1941 for_each_set_bit(pde, new_page_tables, I915_PDES) {
ec565b3c 1942 struct i915_page_table *pt = ppgtt->pd.page_table[pde];
4933d519 1943
79ab9370 1944 ppgtt->pd.page_table[pde] = vm->scratch_pt;
a08e111a 1945 free_pt(vm->dev, pt);
4933d519
MT		 1946 }
1947
1948 mark_tlbs_dirty(ppgtt);
1949 return ret;
678d96fb
BW		 1950}
1951
8776f02b
MK		 1952static int gen6_init_scratch(struct i915_address_space *vm)
1953{
1954 struct drm_device *dev = vm->dev;
1955
1956 vm->scratch_page = alloc_scratch_page(dev);
1957 if (IS_ERR(vm->scratch_page))
1958 return PTR_ERR(vm->scratch_page);
1959
1960 vm->scratch_pt = alloc_pt(dev);
1961 if (IS_ERR(vm->scratch_pt)) {
1962 free_scratch_page(dev, vm->scratch_page);
1963 return PTR_ERR(vm->scratch_pt);
1964 }
1965
1966 gen6_initialize_pt(vm, vm->scratch_pt);
1967
1968 return 0;
1969}
1970
1971static void gen6_free_scratch(struct i915_address_space *vm)
1972{
1973 struct drm_device *dev = vm->dev;
1974
1975 free_pt(dev, vm->scratch_pt);
1976 free_scratch_page(dev, vm->scratch_page);
1977}
1978
061dd493 1979static void gen6_ppgtt_cleanup(struct i915_address_space *vm)
a00d825d 1980{
061dd493
DV		 1981 struct i915_hw_ppgtt *ppgtt =
1982 container_of(vm, struct i915_hw_ppgtt, base);
09942c65
MT		 1983 struct i915_page_table *pt;
1984 uint32_t pde;
4933d519 1985
061dd493
DV		 1986 drm_mm_remove_node(&ppgtt->node);
1987
09942c65 1988 gen6_for_all_pdes(pt, ppgtt, pde) {
79ab9370 1989 if (pt != vm->scratch_pt)
a08e111a 1990 free_pt(ppgtt->base.dev, pt);
4933d519 1991 }
06fda602 1992
8776f02b 1993 gen6_free_scratch(vm);
3440d265
DV		 1994}
1995
b146520f 1996static int gen6_ppgtt_allocate_page_directories(struct i915_hw_ppgtt *ppgtt)
3440d265 1997{
8776f02b 1998 struct i915_address_space *vm = &ppgtt->base;
853ba5d2 1999 struct drm_device *dev = ppgtt->base.dev;
1d2a314c 2000 struct drm_i915_private *dev_priv = dev->dev_private;
e3cc1995 2001 bool retried = false;
b146520f 2002 int ret;
1d2a314c 2003
c8d4c0d6
BW		 2004 /* PPGTT PDEs reside in the GGTT and consists of 512 entries. The
2005 * allocator works in address space sizes, so it's multiplied by page
2006 * size. We allocate at the top of the GTT to avoid fragmentation.
2007 */
2008 BUG_ON(!drm_mm_initialized(&dev_priv->gtt.base.mm));
4933d519 2009
8776f02b
MK		 2010 ret = gen6_init_scratch(vm);
2011 if (ret)
2012 return ret;
4933d519 2013
e3cc1995 2014alloc:
c8d4c0d6
BW		 2015 ret = drm_mm_insert_node_in_range_generic(&dev_priv->gtt.base.mm,
2016 &ppgtt->node, GEN6_PD_SIZE,
2017 GEN6_PD_ALIGN, 0,
2018 0, dev_priv->gtt.base.total,
3e8b5ae9 2019 DRM_MM_TOPDOWN);
e3cc1995
BW		 2020 if (ret == -ENOSPC && !retried) {
2021 ret = i915_gem_evict_something(dev, &dev_priv->gtt.base,
2022 GEN6_PD_SIZE, GEN6_PD_ALIGN,
d23db88c
CW		 2023 I915_CACHE_NONE,
2024 0, dev_priv->gtt.base.total,
2025 0);
e3cc1995 2026 if (ret)
678d96fb 2027 goto err_out;
e3cc1995
BW		 2028
2029 retried = true;
2030 goto alloc;
2031 }
c8d4c0d6 2032
c8c26622 2033 if (ret)
678d96fb
BW		 2034 goto err_out;
2035
c8c26622 2036
c8d4c0d6
BW		 2037 if (ppgtt->node.start < dev_priv->gtt.mappable_end)
2038 DRM_DEBUG("Forced to use aperture for PDEs\n");
1d2a314c 2039
c8c26622 2040 return 0;
678d96fb
BW		 2041
2042err_out:
8776f02b 2043 gen6_free_scratch(vm);
678d96fb 2044 return ret;
b146520f
BW		 2045}
2046
b146520f
BW		 2047static int gen6_ppgtt_alloc(struct i915_hw_ppgtt *ppgtt)
2048{
2f2cf682 2049 return gen6_ppgtt_allocate_page_directories(ppgtt);
4933d519 2050}
06dc68d6 2051
4933d519
MT		 2052static void gen6_scratch_va_range(struct i915_hw_ppgtt *ppgtt,
2053 uint64_t start, uint64_t length)
2054{
ec565b3c 2055 struct i915_page_table *unused;
4933d519 2056 uint32_t pde, temp;
1d2a314c 2057
4933d519 2058 gen6_for_each_pde(unused, &ppgtt->pd, start, length, temp, pde)
79ab9370 2059 ppgtt->pd.page_table[pde] = ppgtt->base.scratch_pt;
b146520f
BW		 2060}
2061
5c5f6457 2062static int gen6_ppgtt_init(struct i915_hw_ppgtt *ppgtt)
b146520f
BW		 2063{
2064 struct drm_device *dev = ppgtt->base.dev;
2065 struct drm_i915_private *dev_priv = dev->dev_private;
2066 int ret;
2067
2068 ppgtt->base.pte_encode = dev_priv->gtt.base.pte_encode;
2069 if (IS_GEN6(dev)) {
b146520f
BW		 2070 ppgtt->switch_mm = gen6_mm_switch;
2071 } else if (IS_HASWELL(dev)) {
b146520f
BW		 2072 ppgtt->switch_mm = hsw_mm_switch;
2073 } else if (IS_GEN7(dev)) {
b146520f
BW		 2074 ppgtt->switch_mm = gen7_mm_switch;
2075 } else
2076 BUG();
2077
71ba2d64
YZ		 2078 if (intel_vgpu_active(dev))
2079 ppgtt->switch_mm = vgpu_mm_switch;
2080
b146520f
BW		 2081 ret = gen6_ppgtt_alloc(ppgtt);
2082 if (ret)
2083 return ret;
2084
5c5f6457 2085 ppgtt->base.allocate_va_range = gen6_alloc_va_range;
b146520f
BW		 2086 ppgtt->base.clear_range = gen6_ppgtt_clear_range;
2087 ppgtt->base.insert_entries = gen6_ppgtt_insert_entries;
777dc5bb
DV		 2088 ppgtt->base.unbind_vma = ppgtt_unbind_vma;
2089 ppgtt->base.bind_vma = ppgtt_bind_vma;
b146520f 2090 ppgtt->base.cleanup = gen6_ppgtt_cleanup;
b146520f 2091 ppgtt->base.start = 0;
09942c65 2092 ppgtt->base.total = I915_PDES * GEN6_PTES * PAGE_SIZE;
87d60b63 2093 ppgtt->debug_dump = gen6_dump_ppgtt;
1d2a314c 2094
44159ddb 2095 ppgtt->pd.base.ggtt_offset =
07749ef3 2096 ppgtt->node.start / PAGE_SIZE * sizeof(gen6_pte_t);
1d2a314c 2097
678d96fb 2098 ppgtt->pd_addr = (gen6_pte_t __iomem *)dev_priv->gtt.gsm +
44159ddb 2099 ppgtt->pd.base.ggtt_offset / sizeof(gen6_pte_t);
678d96fb 2100
5c5f6457 2101 gen6_scratch_va_range(ppgtt, 0, ppgtt->base.total);
1d2a314c 2102
678d96fb
BW		 2103 gen6_write_page_range(dev_priv, &ppgtt->pd, 0, ppgtt->base.total);
2104
440fd528 2105 DRM_DEBUG_DRIVER("Allocated pde space (%lldM) at GTT entry: %llx\n",
b146520f
BW		 2106 ppgtt->node.size >> 20,
2107 ppgtt->node.start / PAGE_SIZE);
3440d265 2108
fa76da34 2109 DRM_DEBUG("Adding PPGTT at offset %x\n",
44159ddb 2110 ppgtt->pd.base.ggtt_offset << 10);
fa76da34 2111
b146520f 2112 return 0;
3440d265
DV		 2113}
2114
5c5f6457 2115static int __hw_ppgtt_init(struct drm_device *dev, struct i915_hw_ppgtt *ppgtt)
3440d265 2116{
853ba5d2 2117 ppgtt->base.dev = dev;
3440d265 2118
3ed124b2 2119 if (INTEL_INFO(dev)->gen < 8)
5c5f6457 2120 return gen6_ppgtt_init(ppgtt);
3ed124b2 2121 else
d7b2633d 2122 return gen8_ppgtt_init(ppgtt);
fa76da34 2123}
c114f76a 2124
a2cad9df
MW		 2125static void i915_address_space_init(struct i915_address_space *vm,
2126 struct drm_i915_private *dev_priv)
2127{
2128 drm_mm_init(&vm->mm, vm->start, vm->total);
2129 vm->dev = dev_priv->dev;
2130 INIT_LIST_HEAD(&vm->active_list);
2131 INIT_LIST_HEAD(&vm->inactive_list);
2132 list_add_tail(&vm->global_link, &dev_priv->vm_list);
2133}
2134
d5165ebd
TG		 2135static void gtt_write_workarounds(struct drm_device *dev)
2136{
2137 struct drm_i915_private *dev_priv = dev->dev_private;
2138
2139 /* This function is for gtt related workarounds. This function is
2140 * called on driver load and after a GPU reset, so you can place
2141 * workarounds here even if they get overwritten by GPU reset.
2142 */
2143 /* WaIncreaseDefaultTLBEntries:chv,bdw,skl,bxt */
2144 if (IS_BROADWELL(dev))
2145 I915_WRITE(GEN8_L3_LRA_1_GPGPU, GEN8_L3_LRA_1_GPGPU_DEFAULT_VALUE_BDW);
2146 else if (IS_CHERRYVIEW(dev))
2147 I915_WRITE(GEN8_L3_LRA_1_GPGPU, GEN8_L3_LRA_1_GPGPU_DEFAULT_VALUE_CHV);
2148 else if (IS_SKYLAKE(dev))
2149 I915_WRITE(GEN8_L3_LRA_1_GPGPU, GEN9_L3_LRA_1_GPGPU_DEFAULT_VALUE_SKL);
2150 else if (IS_BROXTON(dev))
2151 I915_WRITE(GEN8_L3_LRA_1_GPGPU, GEN9_L3_LRA_1_GPGPU_DEFAULT_VALUE_BXT);
2152}
2153
fa76da34
DV		 2154int i915_ppgtt_init(struct drm_device *dev, struct i915_hw_ppgtt *ppgtt)
2155{
2156 struct drm_i915_private *dev_priv = dev->dev_private;
2157 int ret = 0;
3ed124b2 2158
5c5f6457 2159 ret = __hw_ppgtt_init(dev, ppgtt);
fa76da34 2160 if (ret == 0) {
c7c48dfd 2161 kref_init(&ppgtt->ref);
a2cad9df 2162 i915_address_space_init(&ppgtt->base, dev_priv);
93bd8649 2163 }
1d2a314c
DV		 2164
2165 return ret;
2166}
2167
82460d97
DV		 2168int i915_ppgtt_init_hw(struct drm_device *dev)
2169{
d5165ebd
TG		 2170 gtt_write_workarounds(dev);
2171
671b5013
TD		 2172 /* In the case of execlists, PPGTT is enabled by the context descriptor
2173 * and the PDPs are contained within the context itself. We don't
2174 * need to do anything here. */
2175 if (i915.enable_execlists)
2176 return 0;
2177
82460d97
DV		 2178 if (!USES_PPGTT(dev))
2179 return 0;
2180
2181 if (IS_GEN6(dev))
2182 gen6_ppgtt_enable(dev);
2183 else if (IS_GEN7(dev))
2184 gen7_ppgtt_enable(dev);
2185 else if (INTEL_INFO(dev)->gen >= 8)
2186 gen8_ppgtt_enable(dev);
2187 else
5f77eeb0 2188 MISSING_CASE(INTEL_INFO(dev)->gen);
82460d97 2189
4ad2fd88
JH		 2190 return 0;
2191}
1d2a314c 2192
b3dd6b96 2193int i915_ppgtt_init_ring(struct drm_i915_gem_request *req)
4ad2fd88 2194{
b3dd6b96 2195 struct drm_i915_private *dev_priv = req->ring->dev->dev_private;
4ad2fd88
JH		 2196 struct i915_hw_ppgtt *ppgtt = dev_priv->mm.aliasing_ppgtt;
2197
2198 if (i915.enable_execlists)
2199 return 0;
2200
2201 if (!ppgtt)
2202 return 0;
2203
e85b26dc 2204 return ppgtt->switch_mm(ppgtt, req);
1d2a314c 2205}
4ad2fd88 2206
4d884705
DV		 2207struct i915_hw_ppgtt *
2208i915_ppgtt_create(struct drm_device *dev, struct drm_i915_file_private *fpriv)
2209{
2210 struct i915_hw_ppgtt *ppgtt;
2211 int ret;
2212
2213 ppgtt = kzalloc(sizeof(*ppgtt), GFP_KERNEL);
2214 if (!ppgtt)
2215 return ERR_PTR(-ENOMEM);
2216
2217 ret = i915_ppgtt_init(dev, ppgtt);
2218 if (ret) {
2219 kfree(ppgtt);
2220 return ERR_PTR(ret);
2221 }
2222
2223 ppgtt->file_priv = fpriv;
2224
198c974d
DCS		 2225 trace_i915_ppgtt_create(&ppgtt->base);
2226
4d884705
DV		 2227 return ppgtt;
2228}
2229
ee960be7
DV		 2230void i915_ppgtt_release(struct kref *kref)
2231{
2232 struct i915_hw_ppgtt *ppgtt =
2233 container_of(kref, struct i915_hw_ppgtt, ref);
2234
198c974d
DCS		 2235 trace_i915_ppgtt_release(&ppgtt->base);
2236
ee960be7
DV		 2237 /* vmas should already be unbound */
2238 WARN_ON(!list_empty(&ppgtt->base.active_list));
2239 WARN_ON(!list_empty(&ppgtt->base.inactive_list));
2240
19dd120c
DV		 2241 list_del(&ppgtt->base.global_link);
2242 drm_mm_takedown(&ppgtt->base.mm);
2243
ee960be7
DV		 2244 ppgtt->base.cleanup(&ppgtt->base);
2245 kfree(ppgtt);
2246}
1d2a314c 2247
a81cc00c
BW		 2248extern int intel_iommu_gfx_mapped;
2249/* Certain Gen5 chipsets require require idling the GPU before
2250 * unmapping anything from the GTT when VT-d is enabled.
2251 */
2c642b07 2252static bool needs_idle_maps(struct drm_device *dev)
a81cc00c
BW		 2253{
2254#ifdef CONFIG_INTEL_IOMMU
2255 /* Query intel_iommu to see if we need the workaround. Presumably that
2256 * was loaded first.
2257 */
2258 if (IS_GEN5(dev) && IS_MOBILE(dev) && intel_iommu_gfx_mapped)
2259 return true;
2260#endif
2261 return false;
2262}
2263
5c042287
BW		 2264static bool do_idling(struct drm_i915_private *dev_priv)
2265{
2266 bool ret = dev_priv->mm.interruptible;
2267
a81cc00c 2268 if (unlikely(dev_priv->gtt.do_idle_maps)) {
5c042287 2269 dev_priv->mm.interruptible = false;
b2da9fe5 2270 if (i915_gpu_idle(dev_priv->dev)) {
5c042287
BW		 2271 DRM_ERROR("Couldn't idle GPU\n");
2272 /* Wait a bit, in hopes it avoids the hang */
2273 udelay(10);
2274 }
2275 }
2276
2277 return ret;
2278}
2279
2280static void undo_idling(struct drm_i915_private *dev_priv, bool interruptible)
2281{
a81cc00c 2282 if (unlikely(dev_priv->gtt.do_idle_maps))
5c042287
BW		 2283 dev_priv->mm.interruptible = interruptible;
2284}
2285
828c7908
BW		 2286void i915_check_and_clear_faults(struct drm_device *dev)
2287{
2288 struct drm_i915_private *dev_priv = dev->dev_private;
e2f80391 2289 struct intel_engine_cs *engine;
828c7908
BW		 2290 int i;
2291
2292 if (INTEL_INFO(dev)->gen < 6)
2293 return;
2294
e2f80391 2295 for_each_ring(engine, dev_priv, i) {
828c7908 2296 u32 fault_reg;
e2f80391 2297 fault_reg = I915_READ(RING_FAULT_REG(engine));
828c7908
BW		 2298 if (fault_reg & RING_FAULT_VALID) {
2299 DRM_DEBUG_DRIVER("Unexpected fault\n"
59a5d290 2300 "\tAddr: 0x%08lx\n"
828c7908
BW		 2301 "\tAddress space: %s\n"
2302 "\tSource ID: %d\n"
2303 "\tType: %d\n",
2304 fault_reg & PAGE_MASK,
2305 fault_reg & RING_FAULT_GTTSEL_MASK ? "GGTT" : "PPGTT",
2306 RING_FAULT_SRCID(fault_reg),
2307 RING_FAULT_FAULT_TYPE(fault_reg));
e2f80391 2308 I915_WRITE(RING_FAULT_REG(engine),
828c7908
BW		 2309 fault_reg & ~RING_FAULT_VALID);
2310 }
2311 }
2312 POSTING_READ(RING_FAULT_REG(&dev_priv->ring[RCS]));
2313}
2314
91e56499
CW		 2315static void i915_ggtt_flush(struct drm_i915_private *dev_priv)
2316{
2317 if (INTEL_INFO(dev_priv->dev)->gen < 6) {
2318 intel_gtt_chipset_flush();
2319 } else {
2320 I915_WRITE(GFX_FLSH_CNTL_GEN6, GFX_FLSH_CNTL_EN);
2321 POSTING_READ(GFX_FLSH_CNTL_GEN6);
2322 }
2323}
2324
828c7908
BW		 2325void i915_gem_suspend_gtt_mappings(struct drm_device *dev)
2326{
2327 struct drm_i915_private *dev_priv = dev->dev_private;
2328
2329 /* Don't bother messing with faults pre GEN6 as we have little
2330 * documentation supporting that it's a good idea.
2331 */
2332 if (INTEL_INFO(dev)->gen < 6)
2333 return;
2334
2335 i915_check_and_clear_faults(dev);
2336
2337 dev_priv->gtt.base.clear_range(&dev_priv->gtt.base,
782f1495
BW		 2338 dev_priv->gtt.base.start,
2339 dev_priv->gtt.base.total,
e568af1c 2340 true);
91e56499
CW		 2341
2342 i915_ggtt_flush(dev_priv);
828c7908
BW		 2343}
2344
74163907 2345int i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj)
7c2e6fdf 2346{
9da3da66
CW		 2347 if (!dma_map_sg(&obj->base.dev->pdev->dev,
2348 obj->pages->sgl, obj->pages->nents,
2349 PCI_DMA_BIDIRECTIONAL))
2350 return -ENOSPC;
2351
2352 return 0;
7c2e6fdf
DV		 2353}
2354
2c642b07 2355static void gen8_set_pte(void __iomem *addr, gen8_pte_t pte)
94ec8f61
BW		 2356{
2357#ifdef writeq
2358 writeq(pte, addr);
2359#else
2360 iowrite32((u32)pte, addr);
2361 iowrite32(pte >> 32, addr + 4);
2362#endif
2363}
2364
2365static void gen8_ggtt_insert_entries(struct i915_address_space *vm,
2366 struct sg_table *st,
782f1495 2367 uint64_t start,
24f3a8cf 2368 enum i915_cache_level level, u32 unused)
94ec8f61
BW		 2369{
2370 struct drm_i915_private *dev_priv = vm->dev->dev_private;
782f1495 2371 unsigned first_entry = start >> PAGE_SHIFT;
07749ef3
MT		 2372 gen8_pte_t __iomem *gtt_entries =
2373 (gen8_pte_t __iomem *)dev_priv->gtt.gsm + first_entry;
94ec8f61
BW		 2374 int i = 0;
2375 struct sg_page_iter sg_iter;
57007df7 2376 dma_addr_t addr = 0; /* shut up gcc */
be69459a
ID		 2377 int rpm_atomic_seq;
2378
2379 rpm_atomic_seq = assert_rpm_atomic_begin(dev_priv);
94ec8f61
BW		 2380
2381 for_each_sg_page(st->sgl, &sg_iter, st->nents, 0) {
2382 addr = sg_dma_address(sg_iter.sg) +
2383 (sg_iter.sg_pgoffset << PAGE_SHIFT);
2384 gen8_set_pte(&gtt_entries[i],
2385 gen8_pte_encode(addr, level, true));
2386 i++;
2387 }
2388
2389 /*
2390 * XXX: This serves as a posting read to make sure that the PTE has
2391 * actually been updated. There is some concern that even though
2392 * registers and PTEs are within the same BAR that they are potentially
2393 * of NUMA access patterns. Therefore, even with the way we assume
2394 * hardware should work, we must keep this posting read for paranoia.
2395 */
2396 if (i != 0)
2397 WARN_ON(readq(&gtt_entries[i-1])
2398 != gen8_pte_encode(addr, level, true));
2399
94ec8f61
BW		 2400 /* This next bit makes the above posting read even more important. We
2401 * want to flush the TLBs only after we're certain all the PTE updates
2402 * have finished.
2403 */
2404 I915_WRITE(GFX_FLSH_CNTL_GEN6, GFX_FLSH_CNTL_EN);
2405 POSTING_READ(GFX_FLSH_CNTL_GEN6);
be69459a
ID		 2406
2407 assert_rpm_atomic_end(dev_priv, rpm_atomic_seq);
94ec8f61
BW		 2408}
2409
c140330b
CW		 2410struct insert_entries {
2411 struct i915_address_space *vm;
2412 struct sg_table *st;
2413 uint64_t start;
2414 enum i915_cache_level level;
2415 u32 flags;
2416};
2417
2418static int gen8_ggtt_insert_entries__cb(void *_arg)
2419{
2420 struct insert_entries *arg = _arg;
2421 gen8_ggtt_insert_entries(arg->vm, arg->st,
2422 arg->start, arg->level, arg->flags);
2423 return 0;
2424}
2425
2426static void gen8_ggtt_insert_entries__BKL(struct i915_address_space *vm,
2427 struct sg_table *st,
2428 uint64_t start,
2429 enum i915_cache_level level,
2430 u32 flags)
2431{
2432 struct insert_entries arg = { vm, st, start, level, flags };
2433 stop_machine(gen8_ggtt_insert_entries__cb, &arg, NULL);
2434}
2435
e76e9aeb
BW		 2436/*
2437 * Binds an object into the global gtt with the specified cache level. The object
2438 * will be accessible to the GPU via commands whose operands reference offsets
2439 * within the global GTT as well as accessible by the GPU through the GMADR
2440 * mapped BAR (dev_priv->mm.gtt->gtt).
2441 */
853ba5d2 2442static void gen6_ggtt_insert_entries(struct i915_address_space *vm,
7faf1ab2 2443 struct sg_table *st,
782f1495 2444 uint64_t start,
24f3a8cf 2445 enum i915_cache_level level, u32 flags)
e76e9aeb 2446{
853ba5d2 2447 struct drm_i915_private *dev_priv = vm->dev->dev_private;
782f1495 2448 unsigned first_entry = start >> PAGE_SHIFT;
07749ef3
MT		 2449 gen6_pte_t __iomem *gtt_entries =
2450 (gen6_pte_t __iomem *)dev_priv->gtt.gsm + first_entry;
6e995e23
ID		 2451 int i = 0;
2452 struct sg_page_iter sg_iter;
57007df7 2453 dma_addr_t addr = 0;
be69459a
ID		 2454 int rpm_atomic_seq;
2455
2456 rpm_atomic_seq = assert_rpm_atomic_begin(dev_priv);
e76e9aeb 2457
6e995e23 2458 for_each_sg_page(st->sgl, &sg_iter, st->nents, 0) {
2db76d7c 2459 addr = sg_page_iter_dma_address(&sg_iter);
24f3a8cf 2460 iowrite32(vm->pte_encode(addr, level, true, flags), &gtt_entries[i]);
6e995e23 2461 i++;
e76e9aeb
BW		 2462 }
2463
e76e9aeb
BW		 2464 /* XXX: This serves as a posting read to make sure that the PTE has
2465 * actually been updated. There is some concern that even though
2466 * registers and PTEs are within the same BAR that they are potentially
2467 * of NUMA access patterns. Therefore, even with the way we assume
2468 * hardware should work, we must keep this posting read for paranoia.
2469 */
57007df7
PM		 2470 if (i != 0) {
2471 unsigned long gtt = readl(&gtt_entries[i-1]);
2472 WARN_ON(gtt != vm->pte_encode(addr, level, true, flags));
2473 }
0f9b91c7
BW		 2474
2475 /* This next bit makes the above posting read even more important. We
2476 * want to flush the TLBs only after we're certain all the PTE updates
2477 * have finished.
2478 */
2479 I915_WRITE(GFX_FLSH_CNTL_GEN6, GFX_FLSH_CNTL_EN);
2480 POSTING_READ(GFX_FLSH_CNTL_GEN6);
be69459a
ID		 2481
2482 assert_rpm_atomic_end(dev_priv, rpm_atomic_seq);
e76e9aeb
BW		 2483}
2484
94ec8f61 2485static void gen8_ggtt_clear_range(struct i915_address_space *vm,
782f1495
BW		 2486 uint64_t start,
2487 uint64_t length,
94ec8f61
BW		 2488 bool use_scratch)
2489{
2490 struct drm_i915_private *dev_priv = vm->dev->dev_private;
782f1495
BW		 2491 unsigned first_entry = start >> PAGE_SHIFT;
2492 unsigned num_entries = length >> PAGE_SHIFT;
07749ef3
MT		 2493 gen8_pte_t scratch_pte, __iomem *gtt_base =
2494 (gen8_pte_t __iomem *) dev_priv->gtt.gsm + first_entry;
94ec8f61
BW		 2495 const int max_entries = gtt_total_entries(dev_priv->gtt) - first_entry;
2496 int i;
be69459a
ID		 2497 int rpm_atomic_seq;
2498
2499 rpm_atomic_seq = assert_rpm_atomic_begin(dev_priv);
94ec8f61
BW		 2500
2501 if (WARN(num_entries > max_entries,
2502 "First entry = %d; Num entries = %d (max=%d)\n",
2503 first_entry, num_entries, max_entries))
2504 num_entries = max_entries;
2505
c114f76a 2506 scratch_pte = gen8_pte_encode(px_dma(vm->scratch_page),
94ec8f61
BW		 2507 I915_CACHE_LLC,
2508 use_scratch);
2509 for (i = 0; i < num_entries; i++)
2510 gen8_set_pte(&gtt_base[i], scratch_pte);
2511 readl(gtt_base);
be69459a
ID		 2512
2513 assert_rpm_atomic_end(dev_priv, rpm_atomic_seq);
94ec8f61
BW		 2514}
2515
853ba5d2 2516static void gen6_ggtt_clear_range(struct i915_address_space *vm,
782f1495
BW		 2517 uint64_t start,
2518 uint64_t length,
828c7908 2519 bool use_scratch)
7faf1ab2 2520{
853ba5d2 2521 struct drm_i915_private *dev_priv = vm->dev->dev_private;
782f1495
BW		 2522 unsigned first_entry = start >> PAGE_SHIFT;
2523 unsigned num_entries = length >> PAGE_SHIFT;
07749ef3
MT		 2524 gen6_pte_t scratch_pte, __iomem *gtt_base =
2525 (gen6_pte_t __iomem *) dev_priv->gtt.gsm + first_entry;
a54c0c27 2526 const int max_entries = gtt_total_entries(dev_priv->gtt) - first_entry;
7faf1ab2 2527 int i;
be69459a
ID		 2528 int rpm_atomic_seq;
2529
2530 rpm_atomic_seq = assert_rpm_atomic_begin(dev_priv);
7faf1ab2
DV		 2531
2532 if (WARN(num_entries > max_entries,
2533 "First entry = %d; Num entries = %d (max=%d)\n",
2534 first_entry, num_entries, max_entries))
2535 num_entries = max_entries;
2536
c114f76a
MK		 2537 scratch_pte = vm->pte_encode(px_dma(vm->scratch_page),
2538 I915_CACHE_LLC, use_scratch, 0);
828c7908 2539
7faf1ab2
DV		 2540 for (i = 0; i < num_entries; i++)
2541 iowrite32(scratch_pte, &gtt_base[i]);
2542 readl(gtt_base);
be69459a
ID		 2543
2544 assert_rpm_atomic_end(dev_priv, rpm_atomic_seq);
7faf1ab2
DV		 2545}
2546
d369d2d9
DV		 2547static void i915_ggtt_insert_entries(struct i915_address_space *vm,
2548 struct sg_table *pages,
2549 uint64_t start,
2550 enum i915_cache_level cache_level, u32 unused)
7faf1ab2 2551{
be69459a 2552 struct drm_i915_private *dev_priv = vm->dev->dev_private;
7faf1ab2
DV		 2553 unsigned int flags = (cache_level == I915_CACHE_NONE) ?
2554 AGP_USER_MEMORY : AGP_USER_CACHED_MEMORY;
be69459a
ID		 2555 int rpm_atomic_seq;
2556
2557 rpm_atomic_seq = assert_rpm_atomic_begin(dev_priv);
7faf1ab2 2558
d369d2d9 2559 intel_gtt_insert_sg_entries(pages, start >> PAGE_SHIFT, flags);
0875546c 2560
be69459a
ID		 2561 assert_rpm_atomic_end(dev_priv, rpm_atomic_seq);
2562
7faf1ab2
DV		 2563}
2564
853ba5d2 2565static void i915_ggtt_clear_range(struct i915_address_space *vm,
782f1495
BW		 2566 uint64_t start,
2567 uint64_t length,
828c7908 2568 bool unused)
7faf1ab2 2569{
be69459a 2570 struct drm_i915_private *dev_priv = vm->dev->dev_private;
782f1495
BW		 2571 unsigned first_entry = start >> PAGE_SHIFT;
2572 unsigned num_entries = length >> PAGE_SHIFT;
be69459a
ID		 2573 int rpm_atomic_seq;
2574
2575 rpm_atomic_seq = assert_rpm_atomic_begin(dev_priv);
2576
7faf1ab2 2577 intel_gtt_clear_range(first_entry, num_entries);
be69459a
ID		 2578
2579 assert_rpm_atomic_end(dev_priv, rpm_atomic_seq);
7faf1ab2
DV		 2580}
2581
70b9f6f8
DV		 2582static int ggtt_bind_vma(struct i915_vma *vma,
2583 enum i915_cache_level cache_level,
2584 u32 flags)
0a878716
DV		 2585{
2586 struct drm_i915_gem_object *obj = vma->obj;
2587 u32 pte_flags = 0;
2588 int ret;
2589
2590 ret = i915_get_ggtt_vma_pages(vma);
2591 if (ret)
2592 return ret;
2593
2594 /* Currently applicable only to VLV */
2595 if (obj->gt_ro)
2596 pte_flags |= PTE_READ_ONLY;
2597
2598 vma->vm->insert_entries(vma->vm, vma->ggtt_view.pages,
2599 vma->node.start,
2600 cache_level, pte_flags);
2601
2602 /*
2603 * Without aliasing PPGTT there's no difference between
2604 * GLOBAL/LOCAL_BIND, it's all the same ptes. Hence unconditionally
2605 * upgrade to both bound if we bind either to avoid double-binding.
2606 */
2607 vma->bound |= GLOBAL_BIND | LOCAL_BIND;
2608
2609 return 0;
2610}
2611
2612static int aliasing_gtt_bind_vma(struct i915_vma *vma,
2613 enum i915_cache_level cache_level,
2614 u32 flags)
d5bd1449 2615{
6f65e29a 2616 struct drm_device *dev = vma->vm->dev;
7faf1ab2 2617 struct drm_i915_private *dev_priv = dev->dev_private;
6f65e29a 2618 struct drm_i915_gem_object *obj = vma->obj;
ec7adb6e 2619 struct sg_table *pages = obj->pages;
f329f5f6 2620 u32 pte_flags = 0;
70b9f6f8
DV		 2621 int ret;
2622
2623 ret = i915_get_ggtt_vma_pages(vma);
2624 if (ret)
2625 return ret;
2626 pages = vma->ggtt_view.pages;
7faf1ab2 2627
24f3a8cf
AG		 2628 /* Currently applicable only to VLV */
2629 if (obj->gt_ro)
f329f5f6 2630 pte_flags |= PTE_READ_ONLY;
24f3a8cf 2631
ec7adb6e 2632
0a878716 2633 if (flags & GLOBAL_BIND) {
0875546c
DV		 2634 vma->vm->insert_entries(vma->vm, pages,
2635 vma->node.start,
2636 cache_level, pte_flags);
6f65e29a 2637 }
d5bd1449 2638
0a878716 2639 if (flags & LOCAL_BIND) {
6f65e29a 2640 struct i915_hw_ppgtt *appgtt = dev_priv->mm.aliasing_ppgtt;
ec7adb6e 2641 appgtt->base.insert_entries(&appgtt->base, pages,
782f1495 2642 vma->node.start,
f329f5f6 2643 cache_level, pte_flags);
6f65e29a 2644 }
70b9f6f8
DV		 2645
2646 return 0;
d5bd1449
CW		 2647}
2648
6f65e29a 2649static void ggtt_unbind_vma(struct i915_vma *vma)
74163907 2650{
6f65e29a 2651 struct drm_device *dev = vma->vm->dev;
7faf1ab2 2652 struct drm_i915_private *dev_priv = dev->dev_private;
6f65e29a 2653 struct drm_i915_gem_object *obj = vma->obj;
06615ee5
JL		 2654 const uint64_t size = min_t(uint64_t,
2655 obj->base.size,
2656 vma->node.size);
6f65e29a 2657
aff43766 2658 if (vma->bound & GLOBAL_BIND) {
782f1495
BW		 2659 vma->vm->clear_range(vma->vm,
2660 vma->node.start,
06615ee5 2661 size,
6f65e29a 2662 true);
6f65e29a 2663 }
74898d7e 2664
0875546c 2665 if (dev_priv->mm.aliasing_ppgtt && vma->bound & LOCAL_BIND) {
6f65e29a 2666 struct i915_hw_ppgtt *appgtt = dev_priv->mm.aliasing_ppgtt;
06615ee5 2667
6f65e29a 2668 appgtt->base.clear_range(&appgtt->base,
782f1495 2669 vma->node.start,
06615ee5 2670 size,
6f65e29a 2671 true);
6f65e29a 2672 }
74163907
DV		 2673}
2674
2675void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj)
7c2e6fdf 2676{
5c042287
BW		 2677 struct drm_device *dev = obj->base.dev;
2678 struct drm_i915_private *dev_priv = dev->dev_private;
2679 bool interruptible;
2680
2681 interruptible = do_idling(dev_priv);
2682
5ec5b516
ID		 2683 dma_unmap_sg(&dev->pdev->dev, obj->pages->sgl, obj->pages->nents,
2684 PCI_DMA_BIDIRECTIONAL);
5c042287
BW		 2685
2686 undo_idling(dev_priv, interruptible);
7c2e6fdf 2687}
644ec02b 2688
42d6ab48
CW		 2689static void i915_gtt_color_adjust(struct drm_mm_node *node,
2690 unsigned long color,
440fd528
TR		 2691 u64 *start,
2692 u64 *end)
42d6ab48
CW		 2693{
2694 if (node->color != color)
2695 *start += 4096;
2696
2697 if (!list_empty(&node->node_list)) {
2698 node = list_entry(node->node_list.next,
2699 struct drm_mm_node,
2700 node_list);
2701 if (node->allocated && node->color != color)
2702 *end -= 4096;
2703 }
2704}
fbe5d36e 2705
f548c0e9 2706static int i915_gem_setup_global_gtt(struct drm_device *dev,
088e0df4
MT		 2707 u64 start,
2708 u64 mappable_end,
2709 u64 end)
644ec02b 2710{
e78891ca
BW		 2711 /* Let GEM Manage all of the aperture.
2712 *
2713 * However, leave one page at the end still bound to the scratch page.
2714 * There are a number of places where the hardware apparently prefetches
2715 * past the end of the object, and we've seen multiple hangs with the
2716 * GPU head pointer stuck in a batchbuffer bound at the last page of the
2717 * aperture. One page should be enough to keep any prefetching inside
2718 * of the aperture.
2719 */
40d74980
BW		 2720 struct drm_i915_private *dev_priv = dev->dev_private;
2721 struct i915_address_space *ggtt_vm = &dev_priv->gtt.base;
ed2f3452
CW		 2722 struct drm_mm_node *entry;
2723 struct drm_i915_gem_object *obj;
2724 unsigned long hole_start, hole_end;
fa76da34 2725 int ret;
644ec02b 2726
35451cb6
BW		 2727 BUG_ON(mappable_end > end);
2728
a2cad9df 2729 ggtt_vm->start = start;
5dda8fa3 2730
a2cad9df
MW		 2731 /* Subtract the guard page before address space initialization to
2732 * shrink the range used by drm_mm */
2733 ggtt_vm->total = end - start - PAGE_SIZE;
2734 i915_address_space_init(ggtt_vm, dev_priv);
2735 ggtt_vm->total += PAGE_SIZE;
5dda8fa3
YZ		 2736
2737 if (intel_vgpu_active(dev)) {
2738 ret = intel_vgt_balloon(dev);
2739 if (ret)
2740 return ret;
2741 }
2742
42d6ab48 2743 if (!HAS_LLC(dev))
a2cad9df 2744 ggtt_vm->mm.color_adjust = i915_gtt_color_adjust;
644ec02b 2745
ed2f3452 2746 /* Mark any preallocated objects as occupied */
35c20a60 2747 list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) {
40d74980 2748 struct i915_vma *vma = i915_gem_obj_to_vma(obj, ggtt_vm);
fa76da34 2749
088e0df4 2750 DRM_DEBUG_KMS("reserving preallocated space: %llx + %zx\n",
c6cfb325
BW		 2751 i915_gem_obj_ggtt_offset(obj), obj->base.size);
2752
2753 WARN_ON(i915_gem_obj_ggtt_bound(obj));
40d74980 2754 ret = drm_mm_reserve_node(&ggtt_vm->mm, &vma->node);
6c5566a8
DV		 2755 if (ret) {
2756 DRM_DEBUG_KMS("Reservation failed: %i\n", ret);
2757 return ret;
2758 }
aff43766 2759 vma->bound |= GLOBAL_BIND;
d0710abb 2760 __i915_vma_set_map_and_fenceable(vma);
1c7f4bca 2761 list_add_tail(&vma->vm_link, &ggtt_vm->inactive_list);
ed2f3452
CW		 2762 }
2763
ed2f3452 2764 /* Clear any non-preallocated blocks */
40d74980 2765 drm_mm_for_each_hole(entry, &ggtt_vm->mm, hole_start, hole_end) {
ed2f3452
CW		 2766 DRM_DEBUG_KMS("clearing unused GTT space: [%lx, %lx]\n",
2767 hole_start, hole_end);
782f1495
BW		 2768 ggtt_vm->clear_range(ggtt_vm, hole_start,
2769 hole_end - hole_start, true);
ed2f3452
CW		 2770 }
2771
2772 /* And finally clear the reserved guard page */
782f1495 2773 ggtt_vm->clear_range(ggtt_vm, end - PAGE_SIZE, PAGE_SIZE, true);
6c5566a8 2774
fa76da34
DV		 2775 if (USES_PPGTT(dev) && !USES_FULL_PPGTT(dev)) {
2776 struct i915_hw_ppgtt *ppgtt;
2777
2778 ppgtt = kzalloc(sizeof(*ppgtt), GFP_KERNEL);
2779 if (!ppgtt)
2780 return -ENOMEM;
2781
5c5f6457
DV		 2782 ret = __hw_ppgtt_init(dev, ppgtt);
2783 if (ret) {
2784 ppgtt->base.cleanup(&ppgtt->base);
2785 kfree(ppgtt);
2786 return ret;
2787 }
2788
2789 if (ppgtt->base.allocate_va_range)
2790 ret = ppgtt->base.allocate_va_range(&ppgtt->base, 0,
2791 ppgtt->base.total);
4933d519 2792 if (ret) {
061dd493 2793 ppgtt->base.cleanup(&ppgtt->base);
4933d519 2794 kfree(ppgtt);
fa76da34 2795 return ret;
4933d519 2796 }
fa76da34 2797
5c5f6457
DV		 2798 ppgtt->base.clear_range(&ppgtt->base,
2799 ppgtt->base.start,
2800 ppgtt->base.total,
2801 true);
2802
fa76da34 2803 dev_priv->mm.aliasing_ppgtt = ppgtt;
0a878716
DV		 2804 WARN_ON(dev_priv->gtt.base.bind_vma != ggtt_bind_vma);
2805 dev_priv->gtt.base.bind_vma = aliasing_gtt_bind_vma;
fa76da34
DV		 2806 }
2807
6c5566a8 2808 return 0;
e76e9aeb
BW		 2809}
2810
d7e5008f
BW		 2811void i915_gem_init_global_gtt(struct drm_device *dev)
2812{
2813 struct drm_i915_private *dev_priv = dev->dev_private;
c44ef60e 2814 u64 gtt_size, mappable_size;
d7e5008f 2815
853ba5d2 2816 gtt_size = dev_priv->gtt.base.total;
93d18799 2817 mappable_size = dev_priv->gtt.mappable_end;
d7e5008f 2818
e78891ca 2819 i915_gem_setup_global_gtt(dev, 0, mappable_size, gtt_size);
e76e9aeb
BW		 2820}
2821
90d0a0e8
DV		 2822void i915_global_gtt_cleanup(struct drm_device *dev)
2823{
2824 struct drm_i915_private *dev_priv = dev->dev_private;
2825 struct i915_address_space *vm = &dev_priv->gtt.base;
2826
70e32544
DV		 2827 if (dev_priv->mm.aliasing_ppgtt) {
2828 struct i915_hw_ppgtt *ppgtt = dev_priv->mm.aliasing_ppgtt;
2829
2830 ppgtt->base.cleanup(&ppgtt->base);
2831 }
2832
a4eba47b
ID		 2833 i915_gem_cleanup_stolen(dev);
2834
90d0a0e8 2835 if (drm_mm_initialized(&vm->mm)) {
5dda8fa3
YZ		 2836 if (intel_vgpu_active(dev))
2837 intel_vgt_deballoon();
2838
90d0a0e8
DV		 2839 drm_mm_takedown(&vm->mm);
2840 list_del(&vm->global_link);
2841 }
2842
2843 vm->cleanup(vm);
2844}
70e32544 2845
2c642b07 2846static unsigned int gen6_get_total_gtt_size(u16 snb_gmch_ctl)
e76e9aeb
BW		 2847{
2848 snb_gmch_ctl >>= SNB_GMCH_GGMS_SHIFT;
2849 snb_gmch_ctl &= SNB_GMCH_GGMS_MASK;
2850 return snb_gmch_ctl << 20;
2851}
2852
2c642b07 2853static unsigned int gen8_get_total_gtt_size(u16 bdw_gmch_ctl)
9459d252
BW		 2854{
2855 bdw_gmch_ctl >>= BDW_GMCH_GGMS_SHIFT;
2856 bdw_gmch_ctl &= BDW_GMCH_GGMS_MASK;
2857 if (bdw_gmch_ctl)
2858 bdw_gmch_ctl = 1 << bdw_gmch_ctl;
562d55d9
BW		 2859
2860#ifdef CONFIG_X86_32
2861 /* Limit 32b platforms to a 2GB GGTT: 4 << 20 / pte size * PAGE_SIZE */
2862 if (bdw_gmch_ctl > 4)
2863 bdw_gmch_ctl = 4;
2864#endif
2865
9459d252
BW		 2866 return bdw_gmch_ctl << 20;
2867}
2868
2c642b07 2869static unsigned int chv_get_total_gtt_size(u16 gmch_ctrl)
d7f25f23
DL		 2870{
2871 gmch_ctrl >>= SNB_GMCH_GGMS_SHIFT;
2872 gmch_ctrl &= SNB_GMCH_GGMS_MASK;
2873
2874 if (gmch_ctrl)
2875 return 1 << (20 + gmch_ctrl);
2876
2877 return 0;
2878}
2879
2c642b07 2880static size_t gen6_get_stolen_size(u16 snb_gmch_ctl)
e76e9aeb
BW		 2881{
2882 snb_gmch_ctl >>= SNB_GMCH_GMS_SHIFT;
2883 snb_gmch_ctl &= SNB_GMCH_GMS_MASK;
2884 return snb_gmch_ctl << 25; /* 32 MB units */
2885}
2886
2c642b07 2887static size_t gen8_get_stolen_size(u16 bdw_gmch_ctl)
9459d252
BW		 2888{
2889 bdw_gmch_ctl >>= BDW_GMCH_GMS_SHIFT;
2890 bdw_gmch_ctl &= BDW_GMCH_GMS_MASK;
2891 return bdw_gmch_ctl << 25; /* 32 MB units */
2892}
2893
d7f25f23
DL		 2894static size_t chv_get_stolen_size(u16 gmch_ctrl)
2895{
2896 gmch_ctrl >>= SNB_GMCH_GMS_SHIFT;
2897 gmch_ctrl &= SNB_GMCH_GMS_MASK;
2898
2899 /*
2900 * 0x0 to 0x10: 32MB increments starting at 0MB
2901 * 0x11 to 0x16: 4MB increments starting at 8MB
2902 * 0x17 to 0x1d: 4MB increments start at 36MB
2903 */
2904 if (gmch_ctrl < 0x11)
2905 return gmch_ctrl << 25;
2906 else if (gmch_ctrl < 0x17)
2907 return (gmch_ctrl - 0x11 + 2) << 22;
2908 else
2909 return (gmch_ctrl - 0x17 + 9) << 22;
2910}
2911
66375014
DL		 2912static size_t gen9_get_stolen_size(u16 gen9_gmch_ctl)
2913{
2914 gen9_gmch_ctl >>= BDW_GMCH_GMS_SHIFT;
2915 gen9_gmch_ctl &= BDW_GMCH_GMS_MASK;
2916
2917 if (gen9_gmch_ctl < 0xf0)
2918 return gen9_gmch_ctl << 25; /* 32 MB units */
2919 else
2920 /* 4MB increments starting at 0xf0 for 4MB */
2921 return (gen9_gmch_ctl - 0xf0 + 1) << 22;
2922}
2923
63340133
BW		 2924static int ggtt_probe_common(struct drm_device *dev,
2925 size_t gtt_size)
2926{
2927 struct drm_i915_private *dev_priv = dev->dev_private;
4ad2af1e 2928 struct i915_page_scratch *scratch_page;
21c34607 2929 phys_addr_t gtt_phys_addr;
63340133
BW		 2930
2931 /* For Modern GENs the PTEs and register space are split in the BAR */
21c34607 2932 gtt_phys_addr = pci_resource_start(dev->pdev, 0) +
63340133
BW		 2933 (pci_resource_len(dev->pdev, 0) / 2);
2934
2a073f89
ID		 2935 /*
2936 * On BXT writes larger than 64 bit to the GTT pagetable range will be
2937 * dropped. For WC mappings in general we have 64 byte burst writes
2938 * when the WC buffer is flushed, so we can't use it, but have to
2939 * resort to an uncached mapping. The WC issue is easily caught by the
2940 * readback check when writing GTT PTE entries.
2941 */
2942 if (IS_BROXTON(dev))
2943 dev_priv->gtt.gsm = ioremap_nocache(gtt_phys_addr, gtt_size);
2944 else
2945 dev_priv->gtt.gsm = ioremap_wc(gtt_phys_addr, gtt_size);
63340133
BW		 2946 if (!dev_priv->gtt.gsm) {
2947 DRM_ERROR("Failed to map the gtt page table\n");
2948 return -ENOMEM;
2949 }
2950
4ad2af1e
MK		 2951 scratch_page = alloc_scratch_page(dev);
2952 if (IS_ERR(scratch_page)) {
63340133
BW		 2953 DRM_ERROR("Scratch setup failed\n");
2954 /* iounmap will also get called at remove, but meh */
2955 iounmap(dev_priv->gtt.gsm);
4ad2af1e 2956 return PTR_ERR(scratch_page);
63340133
BW		 2957 }
2958
4ad2af1e
MK		 2959 dev_priv->gtt.base.scratch_page = scratch_page;
2960
2961 return 0;
63340133
BW		 2962}
2963
fbe5d36e
BW		 2964/* The GGTT and PPGTT need a private PPAT setup in order to handle cacheability
2965 * bits. When using advanced contexts each context stores its own PAT, but
2966 * writing this data shouldn't be harmful even in those cases. */
ee0ce478 2967static void bdw_setup_private_ppat(struct drm_i915_private *dev_priv)
fbe5d36e 2968{
fbe5d36e
BW		 2969 uint64_t pat;
2970
2971 pat = GEN8_PPAT(0, GEN8_PPAT_WB | GEN8_PPAT_LLC) | /* for normal objects, no eLLC */
2972 GEN8_PPAT(1, GEN8_PPAT_WC | GEN8_PPAT_LLCELLC) | /* for something pointing to ptes? */
2973 GEN8_PPAT(2, GEN8_PPAT_WT | GEN8_PPAT_LLCELLC) | /* for scanout with eLLC */
2974 GEN8_PPAT(3, GEN8_PPAT_UC) | /* Uncached objects, mostly for scanout */
2975 GEN8_PPAT(4, GEN8_PPAT_WB | GEN8_PPAT_LLCELLC | GEN8_PPAT_AGE(0)) |
2976 GEN8_PPAT(5, GEN8_PPAT_WB | GEN8_PPAT_LLCELLC | GEN8_PPAT_AGE(1)) |
2977 GEN8_PPAT(6, GEN8_PPAT_WB | GEN8_PPAT_LLCELLC | GEN8_PPAT_AGE(2)) |
2978 GEN8_PPAT(7, GEN8_PPAT_WB | GEN8_PPAT_LLCELLC | GEN8_PPAT_AGE(3));
2979
d6a8b72e
RV		 2980 if (!USES_PPGTT(dev_priv->dev))
2981 /* Spec: "For GGTT, there is NO pat_sel[2:0] from the entry,
2982 * so RTL will always use the value corresponding to
2983 * pat_sel = 000".
2984 * So let's disable cache for GGTT to avoid screen corruptions.
2985 * MOCS still can be used though.
2986 * - System agent ggtt writes (i.e. cpu gtt mmaps) already work
2987 * before this patch, i.e. the same uncached + snooping access
2988 * like on gen6/7 seems to be in effect.
2989 * - So this just fixes blitter/render access. Again it looks
2990 * like it's not just uncached access, but uncached + snooping.
2991 * So we can still hold onto all our assumptions wrt cpu
2992 * clflushing on LLC machines.
2993 */
2994 pat = GEN8_PPAT(0, GEN8_PPAT_UC);
2995
fbe5d36e
BW		 2996 /* XXX: spec defines this as 2 distinct registers. It's unclear if a 64b
2997 * write would work. */
7e435ad2
VS		 2998 I915_WRITE(GEN8_PRIVATE_PAT_LO, pat);
2999 I915_WRITE(GEN8_PRIVATE_PAT_HI, pat >> 32);
fbe5d36e
BW		 3000}
3001
ee0ce478
VS		 3002static void chv_setup_private_ppat(struct drm_i915_private *dev_priv)
3003{
3004 uint64_t pat;
3005
3006 /*
3007 * Map WB on BDW to snooped on CHV.
3008 *
3009 * Only the snoop bit has meaning for CHV, the rest is
3010 * ignored.
3011 *
cf3d262e
VS		 3012 * The hardware will never snoop for certain types of accesses:
3013 * - CPU GTT (GMADR->GGTT->no snoop->memory)
3014 * - PPGTT page tables
3015 * - some other special cycles
3016 *
3017 * As with BDW, we also need to consider the following for GT accesses:
3018 * "For GGTT, there is NO pat_sel[2:0] from the entry,
3019 * so RTL will always use the value corresponding to
3020 * pat_sel = 000".
3021 * Which means we must set the snoop bit in PAT entry 0
3022 * in order to keep the global status page working.
ee0ce478
VS		 3023 */
3024 pat = GEN8_PPAT(0, CHV_PPAT_SNOOP) |
3025 GEN8_PPAT(1, 0) |
3026 GEN8_PPAT(2, 0) |
3027 GEN8_PPAT(3, 0) |
3028 GEN8_PPAT(4, CHV_PPAT_SNOOP) |
3029 GEN8_PPAT(5, CHV_PPAT_SNOOP) |
3030 GEN8_PPAT(6, CHV_PPAT_SNOOP) |
3031 GEN8_PPAT(7, CHV_PPAT_SNOOP);
3032
7e435ad2
VS		 3033 I915_WRITE(GEN8_PRIVATE_PAT_LO, pat);
3034 I915_WRITE(GEN8_PRIVATE_PAT_HI, pat >> 32);
ee0ce478
VS		 3035}
3036
63340133 3037static int gen8_gmch_probe(struct drm_device *dev,
c44ef60e 3038 u64 *gtt_total,
63340133
BW		 3039 size_t *stolen,
3040 phys_addr_t *mappable_base,
c44ef60e 3041 u64 *mappable_end)
63340133
BW		 3042{
3043 struct drm_i915_private *dev_priv = dev->dev_private;
c44ef60e 3044 u64 gtt_size;
63340133
BW		 3045 u16 snb_gmch_ctl;
3046 int ret;
3047
3048 /* TODO: We're not aware of mappable constraints on gen8 yet */
3049 *mappable_base = pci_resource_start(dev->pdev, 2);
3050 *mappable_end = pci_resource_len(dev->pdev, 2);
3051
3052 if (!pci_set_dma_mask(dev->pdev, DMA_BIT_MASK(39)))
3053 pci_set_consistent_dma_mask(dev->pdev, DMA_BIT_MASK(39));
3054
3055 pci_read_config_word(dev->pdev, SNB_GMCH_CTRL, &snb_gmch_ctl);
3056
66375014
DL		 3057 if (INTEL_INFO(dev)->gen >= 9) {
3058 *stolen = gen9_get_stolen_size(snb_gmch_ctl);
3059 gtt_size = gen8_get_total_gtt_size(snb_gmch_ctl);
3060 } else if (IS_CHERRYVIEW(dev)) {
d7f25f23
DL		 3061 *stolen = chv_get_stolen_size(snb_gmch_ctl);
3062 gtt_size = chv_get_total_gtt_size(snb_gmch_ctl);
3063 } else {
3064 *stolen = gen8_get_stolen_size(snb_gmch_ctl);
3065 gtt_size = gen8_get_total_gtt_size(snb_gmch_ctl);
3066 }
63340133 3067
07749ef3 3068 *gtt_total = (gtt_size / sizeof(gen8_pte_t)) << PAGE_SHIFT;
63340133 3069
5a4e33a3 3070 if (IS_CHERRYVIEW(dev) || IS_BROXTON(dev))
ee0ce478
VS		 3071 chv_setup_private_ppat(dev_priv);
3072 else
3073 bdw_setup_private_ppat(dev_priv);
fbe5d36e 3074
63340133
BW		 3075 ret = ggtt_probe_common(dev, gtt_size);
3076
94ec8f61
BW		 3077 dev_priv->gtt.base.clear_range = gen8_ggtt_clear_range;
3078 dev_priv->gtt.base.insert_entries = gen8_ggtt_insert_entries;
777dc5bb
DV		 3079 dev_priv->gtt.base.bind_vma = ggtt_bind_vma;
3080 dev_priv->gtt.base.unbind_vma = ggtt_unbind_vma;
63340133 3081
c140330b
CW		 3082 if (IS_CHERRYVIEW(dev_priv))
3083 dev_priv->gtt.base.insert_entries = gen8_ggtt_insert_entries__BKL;
5bab6f60 3084
63340133
BW		 3085 return ret;
3086}
3087
baa09f5f 3088static int gen6_gmch_probe(struct drm_device *dev,
c44ef60e 3089 u64 *gtt_total,
41907ddc
BW		 3090 size_t *stolen,
3091 phys_addr_t *mappable_base,
c44ef60e 3092 u64 *mappable_end)
e76e9aeb
BW		 3093{
3094 struct drm_i915_private *dev_priv = dev->dev_private;
baa09f5f 3095 unsigned int gtt_size;
e76e9aeb 3096 u16 snb_gmch_ctl;
e76e9aeb
BW		 3097 int ret;
3098
41907ddc
BW		 3099 *mappable_base = pci_resource_start(dev->pdev, 2);
3100 *mappable_end = pci_resource_len(dev->pdev, 2);
3101
baa09f5f
BW		 3102 /* 64/512MB is the current min/max we actually know of, but this is just
3103 * a coarse sanity check.
e76e9aeb 3104 */
41907ddc 3105 if ((*mappable_end < (64<<20) || (*mappable_end > (512<<20)))) {
c44ef60e 3106 DRM_ERROR("Unknown GMADR size (%llx)\n",
baa09f5f
BW		 3107 dev_priv->gtt.mappable_end);
3108 return -ENXIO;
e76e9aeb
BW		 3109 }
3110
e76e9aeb
BW		 3111 if (!pci_set_dma_mask(dev->pdev, DMA_BIT_MASK(40)))
3112 pci_set_consistent_dma_mask(dev->pdev, DMA_BIT_MASK(40));
e76e9aeb 3113 pci_read_config_word(dev->pdev, SNB_GMCH_CTRL, &snb_gmch_ctl);
e76e9aeb 3114
c4ae25ec 3115 *stolen = gen6_get_stolen_size(snb_gmch_ctl);
a93e4161 3116
63340133 3117 gtt_size = gen6_get_total_gtt_size(snb_gmch_ctl);
07749ef3 3118 *gtt_total = (gtt_size / sizeof(gen6_pte_t)) << PAGE_SHIFT;
e76e9aeb 3119
63340133 3120 ret = ggtt_probe_common(dev, gtt_size);
e76e9aeb 3121
853ba5d2
BW		 3122 dev_priv->gtt.base.clear_range = gen6_ggtt_clear_range;
3123 dev_priv->gtt.base.insert_entries = gen6_ggtt_insert_entries;
777dc5bb
DV		 3124 dev_priv->gtt.base.bind_vma = ggtt_bind_vma;
3125 dev_priv->gtt.base.unbind_vma = ggtt_unbind_vma;
7faf1ab2 3126
e76e9aeb
BW		 3127 return ret;
3128}
3129
853ba5d2 3130static void gen6_gmch_remove(struct i915_address_space *vm)
e76e9aeb 3131{
853ba5d2
BW		 3132
3133 struct i915_gtt *gtt = container_of(vm, struct i915_gtt, base);
5ed16782 3134
853ba5d2 3135 iounmap(gtt->gsm);
4ad2af1e 3136 free_scratch_page(vm->dev, vm->scratch_page);
644ec02b 3137}
baa09f5f
BW		 3138
3139static int i915_gmch_probe(struct drm_device *dev,
c44ef60e 3140 u64 *gtt_total,
41907ddc
BW		 3141 size_t *stolen,
3142 phys_addr_t *mappable_base,
c44ef60e 3143 u64 *mappable_end)
baa09f5f
BW		 3144{
3145 struct drm_i915_private *dev_priv = dev->dev_private;
3146 int ret;
3147
baa09f5f
BW		 3148 ret = intel_gmch_probe(dev_priv->bridge_dev, dev_priv->dev->pdev, NULL);
3149 if (!ret) {
3150 DRM_ERROR("failed to set up gmch\n");
3151 return -EIO;
3152 }
3153
41907ddc 3154 intel_gtt_get(gtt_total, stolen, mappable_base, mappable_end);
baa09f5f
BW		 3155
3156 dev_priv->gtt.do_idle_maps = needs_idle_maps(dev_priv->dev);
d369d2d9 3157 dev_priv->gtt.base.insert_entries = i915_ggtt_insert_entries;
853ba5d2 3158 dev_priv->gtt.base.clear_range = i915_ggtt_clear_range;
d369d2d9
DV		 3159 dev_priv->gtt.base.bind_vma = ggtt_bind_vma;
3160 dev_priv->gtt.base.unbind_vma = ggtt_unbind_vma;
baa09f5f 3161
c0a7f818
CW		 3162 if (unlikely(dev_priv->gtt.do_idle_maps))
3163 DRM_INFO("applying Ironlake quirks for intel_iommu\n");
3164
baa09f5f
BW		 3165 return 0;
3166}
3167
853ba5d2 3168static void i915_gmch_remove(struct i915_address_space *vm)
baa09f5f
BW		 3169{
3170 intel_gmch_remove();
3171}
3172
3173int i915_gem_gtt_init(struct drm_device *dev)
3174{
3175 struct drm_i915_private *dev_priv = dev->dev_private;
3176 struct i915_gtt *gtt = &dev_priv->gtt;
baa09f5f
BW		 3177 int ret;
3178
baa09f5f 3179 if (INTEL_INFO(dev)->gen <= 5) {
b2f21b4d 3180 gtt->gtt_probe = i915_gmch_probe;
853ba5d2 3181 gtt->base.cleanup = i915_gmch_remove;
63340133 3182 } else if (INTEL_INFO(dev)->gen < 8) {
b2f21b4d 3183 gtt->gtt_probe = gen6_gmch_probe;
853ba5d2 3184 gtt->base.cleanup = gen6_gmch_remove;
4d15c145 3185 if (IS_HASWELL(dev) && dev_priv->ellc_size)
853ba5d2 3186 gtt->base.pte_encode = iris_pte_encode;
4d15c145 3187 else if (IS_HASWELL(dev))
853ba5d2 3188 gtt->base.pte_encode = hsw_pte_encode;
b2f21b4d 3189 else if (IS_VALLEYVIEW(dev))
853ba5d2 3190 gtt->base.pte_encode = byt_pte_encode;
350ec881
CW		 3191 else if (INTEL_INFO(dev)->gen >= 7)
3192 gtt->base.pte_encode = ivb_pte_encode;
b2f21b4d 3193 else
350ec881 3194 gtt->base.pte_encode = snb_pte_encode;
63340133
BW		 3195 } else {
3196 dev_priv->gtt.gtt_probe = gen8_gmch_probe;
3197 dev_priv->gtt.base.cleanup = gen6_gmch_remove;
baa09f5f
BW		 3198 }
3199
c114f76a 3200 gtt->base.dev = dev;
596c5923 3201 gtt->base.is_ggtt = true;
c114f76a 3202
853ba5d2 3203 ret = gtt->gtt_probe(dev, &gtt->base.total, &gtt->stolen_size,
b2f21b4d 3204 &gtt->mappable_base, &gtt->mappable_end);
a54c0c27 3205 if (ret)
baa09f5f 3206 return ret;
baa09f5f 3207
a4eba47b
ID		 3208 /*
3209 * Initialise stolen early so that we may reserve preallocated
3210 * objects for the BIOS to KMS transition.
3211 */
3212 ret = i915_gem_init_stolen(dev);
3213 if (ret)
3214 goto out_gtt_cleanup;
3215
baa09f5f 3216 /* GMADR is the PCI mmio aperture into the global GTT. */
c44ef60e 3217 DRM_INFO("Memory usable by graphics device = %lluM\n",
853ba5d2 3218 gtt->base.total >> 20);
c44ef60e 3219 DRM_DEBUG_DRIVER("GMADR size = %lldM\n", gtt->mappable_end >> 20);
b2f21b4d 3220 DRM_DEBUG_DRIVER("GTT stolen size = %zdM\n", gtt->stolen_size >> 20);
5db6c735
DV		 3221#ifdef CONFIG_INTEL_IOMMU
3222 if (intel_iommu_gfx_mapped)
3223 DRM_INFO("VT-d active for gfx access\n");
3224#endif
cfa7c862
DV		 3225 /*
3226 * i915.enable_ppgtt is read-only, so do an early pass to validate the
3227 * user's requested state against the hardware/driver capabilities. We
3228 * do this now so that we can print out any log messages once rather
3229 * than every time we check intel_enable_ppgtt().
3230 */
3231 i915.enable_ppgtt = sanitize_enable_ppgtt(dev, i915.enable_ppgtt);
3232 DRM_DEBUG_DRIVER("ppgtt mode: %i\n", i915.enable_ppgtt);
baa09f5f
BW		 3233
3234 return 0;
a4eba47b
ID		 3235
3236out_gtt_cleanup:
3237 gtt->base.cleanup(&dev_priv->gtt.base);
3238
3239 return ret;
baa09f5f 3240}
6f65e29a 3241
fa42331b
DV		 3242void i915_gem_restore_gtt_mappings(struct drm_device *dev)
3243{
3244 struct drm_i915_private *dev_priv = dev->dev_private;
3245 struct drm_i915_gem_object *obj;
3246 struct i915_address_space *vm;
2c3d9984
TU		 3247 struct i915_vma *vma;
3248 bool flush;
fa42331b
DV		 3249
3250 i915_check_and_clear_faults(dev);
3251
3252 /* First fill our portion of the GTT with scratch pages */
3253 dev_priv->gtt.base.clear_range(&dev_priv->gtt.base,
3254 dev_priv->gtt.base.start,
3255 dev_priv->gtt.base.total,
3256 true);
3257
2c3d9984
TU		 3258 /* Cache flush objects bound into GGTT and rebind them. */
3259 vm = &dev_priv->gtt.base;
fa42331b 3260 list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) {
2c3d9984 3261 flush = false;
1c7f4bca 3262 list_for_each_entry(vma, &obj->vma_list, obj_link) {
2c3d9984
TU		 3263 if (vma->vm != vm)
3264 continue;
fa42331b 3265
2c3d9984
TU		 3266 WARN_ON(i915_vma_bind(vma, obj->cache_level,
3267 PIN_UPDATE));
fa42331b 3268
2c3d9984
TU		 3269 flush = true;
3270 }
3271
3272 if (flush)
3273 i915_gem_clflush_object(obj, obj->pin_display);
3274 }
fa42331b
DV		 3275
3276 if (INTEL_INFO(dev)->gen >= 8) {
3277 if (IS_CHERRYVIEW(dev) || IS_BROXTON(dev))
3278 chv_setup_private_ppat(dev_priv);
3279 else
3280 bdw_setup_private_ppat(dev_priv);
3281
3282 return;
3283 }
3284
3285 if (USES_PPGTT(dev)) {
3286 list_for_each_entry(vm, &dev_priv->vm_list, global_link) {
3287 /* TODO: Perhaps it shouldn't be gen6 specific */
3288
3289 struct i915_hw_ppgtt *ppgtt =
3290 container_of(vm, struct i915_hw_ppgtt,
3291 base);
3292
3293 if (i915_is_ggtt(vm))
3294 ppgtt = dev_priv->mm.aliasing_ppgtt;
3295
3296 gen6_write_page_range(dev_priv, &ppgtt->pd,
3297 0, ppgtt->base.total);
3298 }
3299 }
3300
3301 i915_ggtt_flush(dev_priv);
3302}
3303
ec7adb6e
JL		 3304static struct i915_vma *
3305__i915_gem_vma_create(struct drm_i915_gem_object *obj,
3306 struct i915_address_space *vm,
3307 const struct i915_ggtt_view *ggtt_view)
6f65e29a 3308{
dabde5c7 3309 struct i915_vma *vma;
6f65e29a 3310
ec7adb6e
JL		 3311 if (WARN_ON(i915_is_ggtt(vm) != !!ggtt_view))
3312 return ERR_PTR(-EINVAL);
e20d2ab7
CW		 3313
3314 vma = kmem_cache_zalloc(to_i915(obj->base.dev)->vmas, GFP_KERNEL);
dabde5c7
DC		 3315 if (vma == NULL)
3316 return ERR_PTR(-ENOMEM);
ec7adb6e 3317
1c7f4bca
CW		 3318 INIT_LIST_HEAD(&vma->vm_link);
3319 INIT_LIST_HEAD(&vma->obj_link);
6f65e29a
BW		 3320 INIT_LIST_HEAD(&vma->exec_list);
3321 vma->vm = vm;
3322 vma->obj = obj;
596c5923 3323 vma->is_ggtt = i915_is_ggtt(vm);
6f65e29a 3324
777dc5bb 3325 if (i915_is_ggtt(vm))
ec7adb6e 3326 vma->ggtt_view = *ggtt_view;
596c5923
CW		 3327 else
3328 i915_ppgtt_get(i915_vm_to_ppgtt(vm));
6f65e29a 3329
1c7f4bca 3330 list_add_tail(&vma->obj_link, &obj->vma_list);
6f65e29a
BW		 3331
3332 return vma;
3333}
3334
3335struct i915_vma *
ec7adb6e
JL		 3336i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object *obj,
3337 struct i915_address_space *vm)
3338{
3339 struct i915_vma *vma;
3340
3341 vma = i915_gem_obj_to_vma(obj, vm);
3342 if (!vma)
3343 vma = __i915_gem_vma_create(obj, vm,
3344 i915_is_ggtt(vm) ? &i915_ggtt_view_normal : NULL);
3345
3346 return vma;
3347}
3348
3349struct i915_vma *
3350i915_gem_obj_lookup_or_create_ggtt_vma(struct drm_i915_gem_object *obj,
fe14d5f4 3351 const struct i915_ggtt_view *view)
6f65e29a 3352{
ec7adb6e 3353 struct i915_address_space *ggtt = i915_obj_to_ggtt(obj);
6f65e29a
BW		 3354 struct i915_vma *vma;
3355
ec7adb6e
JL		 3356 if (WARN_ON(!view))
3357 return ERR_PTR(-EINVAL);
3358
3359 vma = i915_gem_obj_to_ggtt_view(obj, view);
3360
3361 if (IS_ERR(vma))
3362 return vma;
3363
6f65e29a 3364 if (!vma)
ec7adb6e 3365 vma = __i915_gem_vma_create(obj, ggtt, view);
6f65e29a
BW		 3366
3367 return vma;
ec7adb6e 3368
6f65e29a 3369}
fe14d5f4 3370
804beb4b 3371static struct scatterlist *
2d7f3bdb 3372rotate_pages(const dma_addr_t *in, unsigned int offset,
804beb4b 3373 unsigned int width, unsigned int height,
87130255 3374 unsigned int stride,
804beb4b 3375 struct sg_table *st, struct scatterlist *sg)
50470bb0
TU		 3376{
3377 unsigned int column, row;
3378 unsigned int src_idx;
50470bb0 3379
50470bb0 3380 for (column = 0; column < width; column++) {
87130255 3381 src_idx = stride * (height - 1) + column;
50470bb0
TU		 3382 for (row = 0; row < height; row++) {
3383 st->nents++;
3384 /* We don't need the pages, but need to initialize
3385 * the entries so the sg list can be happily traversed.
3386 * The only thing we need are DMA addresses.
3387 */
3388 sg_set_page(sg, NULL, PAGE_SIZE, 0);
804beb4b 3389 sg_dma_address(sg) = in[offset + src_idx];
50470bb0
TU		 3390 sg_dma_len(sg) = PAGE_SIZE;
3391 sg = sg_next(sg);
87130255 3392 src_idx -= stride;
50470bb0
TU		 3393 }
3394 }
804beb4b
TU		 3395
3396 return sg;
50470bb0
TU		 3397}
3398
3399static struct sg_table *
11d23e6f 3400intel_rotate_fb_obj_pages(struct intel_rotation_info *rot_info,
50470bb0
TU		 3401 struct drm_i915_gem_object *obj)
3402{
1663b9d6 3403 unsigned int size_pages = rot_info->plane[0].width * rot_info->plane[0].height;
89e3e142 3404 unsigned int size_pages_uv;
50470bb0
TU		 3405 struct sg_page_iter sg_iter;
3406 unsigned long i;
3407 dma_addr_t *page_addr_list;
3408 struct sg_table *st;
89e3e142
TU		 3409 unsigned int uv_start_page;
3410 struct scatterlist *sg;
1d00dad5 3411 int ret = -ENOMEM;
50470bb0 3412
50470bb0 3413 /* Allocate a temporary list of source pages for random access. */
84fe03f7
TU		 3414 page_addr_list = drm_malloc_ab(obj->base.size / PAGE_SIZE,
3415 sizeof(dma_addr_t));
50470bb0
TU		 3416 if (!page_addr_list)
3417 return ERR_PTR(ret);
3418
89e3e142
TU		 3419 /* Account for UV plane with NV12. */
3420 if (rot_info->pixel_format == DRM_FORMAT_NV12)
1663b9d6 3421 size_pages_uv = rot_info->plane[1].width * rot_info->plane[1].height;
89e3e142
TU		 3422 else
3423 size_pages_uv = 0;
3424
50470bb0
TU		 3425 /* Allocate target SG list. */
3426 st = kmalloc(sizeof(*st), GFP_KERNEL);
3427 if (!st)
3428 goto err_st_alloc;
3429
89e3e142 3430 ret = sg_alloc_table(st, size_pages + size_pages_uv, GFP_KERNEL);
50470bb0
TU		 3431 if (ret)
3432 goto err_sg_alloc;
3433
3434 /* Populate source page list from the object. */
3435 i = 0;
3436 for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, 0) {
3437 page_addr_list[i] = sg_page_iter_dma_address(&sg_iter);
3438 i++;
3439 }
3440
11f20322
VS		 3441 st->nents = 0;
3442 sg = st->sgl;
3443
50470bb0 3444 /* Rotate the pages. */
89e3e142 3445 sg = rotate_pages(page_addr_list, 0,
1663b9d6
VS		 3446 rot_info->plane[0].width, rot_info->plane[0].height,
3447 rot_info->plane[0].width,
11f20322 3448 st, sg);
50470bb0 3449
89e3e142
TU		 3450 /* Append the UV plane if NV12. */
3451 if (rot_info->pixel_format == DRM_FORMAT_NV12) {
3452 uv_start_page = size_pages;
3453
3454 /* Check for tile-row un-alignment. */
3455 if (offset_in_page(rot_info->uv_offset))
3456 uv_start_page--;
3457
dedf278c
TU		 3458 rot_info->uv_start_page = uv_start_page;
3459
11f20322
VS		 3460 sg = rotate_pages(page_addr_list, rot_info->uv_start_page,
3461 rot_info->plane[1].width, rot_info->plane[1].height,
3462 rot_info->plane[1].width,
3463 st, sg);
89e3e142
TU		 3464 }
3465
1663b9d6
VS		 3466 DRM_DEBUG_KMS("Created rotated page mapping for object size %zu (%ux%u tiles, %u pages (%u plane 0)).\n",
3467 obj->base.size, rot_info->plane[0].width,
3468 rot_info->plane[0].height, size_pages + size_pages_uv,
89e3e142 3469 size_pages);
50470bb0
TU		 3470
3471 drm_free_large(page_addr_list);
3472
3473 return st;
3474
3475err_sg_alloc:
3476 kfree(st);
3477err_st_alloc:
3478 drm_free_large(page_addr_list);
3479
1663b9d6
VS		 3480 DRM_DEBUG_KMS("Failed to create rotated mapping for object size %zu! (%d) (%ux%u tiles, %u pages (%u plane 0))\n",
3481 obj->base.size, ret, rot_info->plane[0].width,
3482 rot_info->plane[0].height, size_pages + size_pages_uv,
89e3e142 3483 size_pages);
50470bb0
TU		 3484 return ERR_PTR(ret);
3485}
ec7adb6e 3486
8bd7ef16
JL		 3487static struct sg_table *
3488intel_partial_pages(const struct i915_ggtt_view *view,
3489 struct drm_i915_gem_object *obj)
3490{
3491 struct sg_table *st;
3492 struct scatterlist *sg;
3493 struct sg_page_iter obj_sg_iter;
3494 int ret = -ENOMEM;
3495
3496 st = kmalloc(sizeof(*st), GFP_KERNEL);
3497 if (!st)
3498 goto err_st_alloc;
3499
3500 ret = sg_alloc_table(st, view->params.partial.size, GFP_KERNEL);
3501 if (ret)
3502 goto err_sg_alloc;
3503
3504 sg = st->sgl;
3505 st->nents = 0;
3506 for_each_sg_page(obj->pages->sgl, &obj_sg_iter, obj->pages->nents,
3507 view->params.partial.offset)
3508 {
3509 if (st->nents >= view->params.partial.size)
3510 break;
3511
3512 sg_set_page(sg, NULL, PAGE_SIZE, 0);
3513 sg_dma_address(sg) = sg_page_iter_dma_address(&obj_sg_iter);
3514 sg_dma_len(sg) = PAGE_SIZE;
3515
3516 sg = sg_next(sg);
3517 st->nents++;
3518 }
3519
3520 return st;
3521
3522err_sg_alloc:
3523 kfree(st);
3524err_st_alloc:
3525 return ERR_PTR(ret);
3526}
3527
70b9f6f8 3528static int
50470bb0 3529i915_get_ggtt_vma_pages(struct i915_vma *vma)
fe14d5f4 3530{
50470bb0
TU		 3531 int ret = 0;
3532
fe14d5f4
TU		 3533 if (vma->ggtt_view.pages)
3534 return 0;
3535
3536 if (vma->ggtt_view.type == I915_GGTT_VIEW_NORMAL)
3537 vma->ggtt_view.pages = vma->obj->pages;
50470bb0
TU		 3538 else if (vma->ggtt_view.type == I915_GGTT_VIEW_ROTATED)
3539 vma->ggtt_view.pages =
11d23e6f 3540 intel_rotate_fb_obj_pages(&vma->ggtt_view.params.rotated, vma->obj);
8bd7ef16
JL		 3541 else if (vma->ggtt_view.type == I915_GGTT_VIEW_PARTIAL)
3542 vma->ggtt_view.pages =
3543 intel_partial_pages(&vma->ggtt_view, vma->obj);
fe14d5f4
TU		 3544 else
3545 WARN_ONCE(1, "GGTT view %u not implemented!\n",
3546 vma->ggtt_view.type);
3547
3548 if (!vma->ggtt_view.pages) {
ec7adb6e 3549 DRM_ERROR("Failed to get pages for GGTT view type %u!\n",
fe14d5f4 3550 vma->ggtt_view.type);
50470bb0
TU		 3551 ret = -EINVAL;
3552 } else if (IS_ERR(vma->ggtt_view.pages)) {
3553 ret = PTR_ERR(vma->ggtt_view.pages);
3554 vma->ggtt_view.pages = NULL;
3555 DRM_ERROR("Failed to get pages for VMA view type %u (%d)!\n",
3556 vma->ggtt_view.type, ret);
fe14d5f4
TU		 3557 }
3558
50470bb0 3559 return ret;
fe14d5f4
TU		 3560}
3561
3562/**
3563 * i915_vma_bind - Sets up PTEs for an VMA in it's corresponding address space.
3564 * @vma: VMA to map
3565 * @cache_level: mapping cache level
3566 * @flags: flags like global or local mapping
3567 *
3568 * DMA addresses are taken from the scatter-gather table of this object (or of
3569 * this VMA in case of non-default GGTT views) and PTE entries set up.
3570 * Note that DMA addresses are also the only part of the SG table we care about.
3571 */
3572int i915_vma_bind(struct i915_vma *vma, enum i915_cache_level cache_level,
3573 u32 flags)
3574{
75d04a37
MK		 3575 int ret;
3576 u32 bind_flags;
1d335d1b 3577
75d04a37
MK		 3578 if (WARN_ON(flags == 0))
3579 return -EINVAL;
1d335d1b 3580
75d04a37 3581 bind_flags = 0;
0875546c
DV		 3582 if (flags & PIN_GLOBAL)
3583 bind_flags |= GLOBAL_BIND;
3584 if (flags & PIN_USER)
3585 bind_flags |= LOCAL_BIND;
3586
3587 if (flags & PIN_UPDATE)
3588 bind_flags |= vma->bound;
3589 else
3590 bind_flags &= ~vma->bound;
3591
75d04a37
MK		 3592 if (bind_flags == 0)
3593 return 0;
3594
3595 if (vma->bound == 0 && vma->vm->allocate_va_range) {
b2dd4511
MK		 3596 /* XXX: i915_vma_pin() will fix this +- hack */
3597 vma->pin_count++;
596c5923 3598 trace_i915_va_alloc(vma);
75d04a37
MK		 3599 ret = vma->vm->allocate_va_range(vma->vm,
3600 vma->node.start,
3601 vma->node.size);
b2dd4511 3602 vma->pin_count--;
75d04a37
MK		 3603 if (ret)
3604 return ret;
3605 }
3606
3607 ret = vma->vm->bind_vma(vma, cache_level, bind_flags);
70b9f6f8
DV		 3608 if (ret)
3609 return ret;
0875546c
DV		 3610
3611 vma->bound |= bind_flags;
fe14d5f4
TU		 3612
3613 return 0;
3614}
91e6711e
JL		 3615
3616/**
3617 * i915_ggtt_view_size - Get the size of a GGTT view.
3618 * @obj: Object the view is of.
3619 * @view: The view in question.
3620 *
3621 * @return The size of the GGTT view in bytes.
3622 */
3623size_t
3624i915_ggtt_view_size(struct drm_i915_gem_object *obj,
3625 const struct i915_ggtt_view *view)
3626{
9e759ff1 3627 if (view->type == I915_GGTT_VIEW_NORMAL) {
91e6711e 3628 return obj->base.size;
9e759ff1 3629 } else if (view->type == I915_GGTT_VIEW_ROTATED) {
1663b9d6 3630 return intel_rotation_info_size(&view->params.rotated) << PAGE_SHIFT;
8bd7ef16
JL		 3631 } else if (view->type == I915_GGTT_VIEW_PARTIAL) {
3632 return view->params.partial.size << PAGE_SHIFT;
91e6711e
JL		 3633 } else {
3634 WARN_ONCE(1, "GGTT view %u not implemented!\n", view->type);
3635 return obj->base.size;
3636 }
3637}
ubuntu-bionic-kernel mirror