]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | */ | |
26 | ||
618563e3 | 27 | #include <linux/dmi.h> |
c1c7af60 JB |
28 | #include <linux/module.h> |
29 | #include <linux/input.h> | |
79e53945 | 30 | #include <linux/i2c.h> |
7662c8bd | 31 | #include <linux/kernel.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
9cce37f4 | 33 | #include <linux/vgaarb.h> |
e0dac65e | 34 | #include <drm/drm_edid.h> |
760285e7 | 35 | #include <drm/drmP.h> |
79e53945 | 36 | #include "intel_drv.h" |
760285e7 | 37 | #include <drm/i915_drm.h> |
79e53945 | 38 | #include "i915_drv.h" |
e5510fac | 39 | #include "i915_trace.h" |
319c1d42 | 40 | #include <drm/drm_atomic.h> |
c196e1d6 | 41 | #include <drm/drm_atomic_helper.h> |
760285e7 DH |
42 | #include <drm/drm_dp_helper.h> |
43 | #include <drm/drm_crtc_helper.h> | |
465c120c MR |
44 | #include <drm/drm_plane_helper.h> |
45 | #include <drm/drm_rect.h> | |
c0f372b3 | 46 | #include <linux/dma_remapping.h> |
fd8e058a AG |
47 | #include <linux/reservation.h> |
48 | #include <linux/dma-buf.h> | |
79e53945 | 49 | |
465c120c | 50 | /* Primary plane formats for gen <= 3 */ |
568db4f2 | 51 | static const uint32_t i8xx_primary_formats[] = { |
67fe7dc5 DL |
52 | DRM_FORMAT_C8, |
53 | DRM_FORMAT_RGB565, | |
465c120c | 54 | DRM_FORMAT_XRGB1555, |
67fe7dc5 | 55 | DRM_FORMAT_XRGB8888, |
465c120c MR |
56 | }; |
57 | ||
58 | /* Primary plane formats for gen >= 4 */ | |
568db4f2 | 59 | static const uint32_t i965_primary_formats[] = { |
6c0fd451 DL |
60 | DRM_FORMAT_C8, |
61 | DRM_FORMAT_RGB565, | |
62 | DRM_FORMAT_XRGB8888, | |
63 | DRM_FORMAT_XBGR8888, | |
64 | DRM_FORMAT_XRGB2101010, | |
65 | DRM_FORMAT_XBGR2101010, | |
66 | }; | |
67 | ||
68 | static const uint32_t skl_primary_formats[] = { | |
67fe7dc5 DL |
69 | DRM_FORMAT_C8, |
70 | DRM_FORMAT_RGB565, | |
71 | DRM_FORMAT_XRGB8888, | |
465c120c | 72 | DRM_FORMAT_XBGR8888, |
67fe7dc5 | 73 | DRM_FORMAT_ARGB8888, |
465c120c MR |
74 | DRM_FORMAT_ABGR8888, |
75 | DRM_FORMAT_XRGB2101010, | |
465c120c | 76 | DRM_FORMAT_XBGR2101010, |
ea916ea0 KM |
77 | DRM_FORMAT_YUYV, |
78 | DRM_FORMAT_YVYU, | |
79 | DRM_FORMAT_UYVY, | |
80 | DRM_FORMAT_VYUY, | |
465c120c MR |
81 | }; |
82 | ||
3d7d6510 MR |
83 | /* Cursor formats */ |
84 | static const uint32_t intel_cursor_formats[] = { | |
85 | DRM_FORMAT_ARGB8888, | |
86 | }; | |
87 | ||
6b383a7f | 88 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on); |
79e53945 | 89 | |
f1f644dc | 90 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 91 | struct intel_crtc_state *pipe_config); |
18442d08 | 92 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
5cec258b | 93 | struct intel_crtc_state *pipe_config); |
f1f644dc | 94 | |
eb1bfe80 JB |
95 | static int intel_framebuffer_init(struct drm_device *dev, |
96 | struct intel_framebuffer *ifb, | |
97 | struct drm_mode_fb_cmd2 *mode_cmd, | |
98 | struct drm_i915_gem_object *obj); | |
5b18e57c DV |
99 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc); |
100 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc); | |
29407aab | 101 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, |
f769cd24 VK |
102 | struct intel_link_m_n *m_n, |
103 | struct intel_link_m_n *m2_n2); | |
29407aab | 104 | static void ironlake_set_pipeconf(struct drm_crtc *crtc); |
229fca97 DV |
105 | static void haswell_set_pipeconf(struct drm_crtc *crtc); |
106 | static void intel_set_pipe_csc(struct drm_crtc *crtc); | |
d288f65f | 107 | static void vlv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 108 | const struct intel_crtc_state *pipe_config); |
d288f65f | 109 | static void chv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 110 | const struct intel_crtc_state *pipe_config); |
613d2b27 ML |
111 | static void intel_begin_crtc_commit(struct drm_crtc *, struct drm_crtc_state *); |
112 | static void intel_finish_crtc_commit(struct drm_crtc *, struct drm_crtc_state *); | |
549e2bfb CK |
113 | static void skl_init_scalers(struct drm_device *dev, struct intel_crtc *intel_crtc, |
114 | struct intel_crtc_state *crtc_state); | |
5ab7b0b7 ID |
115 | static int i9xx_get_refclk(const struct intel_crtc_state *crtc_state, |
116 | int num_connectors); | |
bfd16b2a ML |
117 | static void skylake_pfit_enable(struct intel_crtc *crtc); |
118 | static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force); | |
119 | static void ironlake_pfit_enable(struct intel_crtc *crtc); | |
043e9bda | 120 | static void intel_modeset_setup_hw_state(struct drm_device *dev); |
e7457a9a | 121 | |
79e53945 | 122 | typedef struct { |
0206e353 | 123 | int min, max; |
79e53945 JB |
124 | } intel_range_t; |
125 | ||
126 | typedef struct { | |
0206e353 AJ |
127 | int dot_limit; |
128 | int p2_slow, p2_fast; | |
79e53945 JB |
129 | } intel_p2_t; |
130 | ||
d4906093 ML |
131 | typedef struct intel_limit intel_limit_t; |
132 | struct intel_limit { | |
0206e353 AJ |
133 | intel_range_t dot, vco, n, m, m1, m2, p, p1; |
134 | intel_p2_t p2; | |
d4906093 | 135 | }; |
79e53945 | 136 | |
bfa7df01 VS |
137 | /* returns HPLL frequency in kHz */ |
138 | static int valleyview_get_vco(struct drm_i915_private *dev_priv) | |
139 | { | |
140 | int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 }; | |
141 | ||
142 | /* Obtain SKU information */ | |
143 | mutex_lock(&dev_priv->sb_lock); | |
144 | hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) & | |
145 | CCK_FUSE_HPLL_FREQ_MASK; | |
146 | mutex_unlock(&dev_priv->sb_lock); | |
147 | ||
148 | return vco_freq[hpll_freq] * 1000; | |
149 | } | |
150 | ||
151 | static int vlv_get_cck_clock_hpll(struct drm_i915_private *dev_priv, | |
152 | const char *name, u32 reg) | |
153 | { | |
154 | u32 val; | |
155 | int divider; | |
156 | ||
157 | if (dev_priv->hpll_freq == 0) | |
158 | dev_priv->hpll_freq = valleyview_get_vco(dev_priv); | |
159 | ||
160 | mutex_lock(&dev_priv->sb_lock); | |
161 | val = vlv_cck_read(dev_priv, reg); | |
162 | mutex_unlock(&dev_priv->sb_lock); | |
163 | ||
164 | divider = val & CCK_FREQUENCY_VALUES; | |
165 | ||
166 | WARN((val & CCK_FREQUENCY_STATUS) != | |
167 | (divider << CCK_FREQUENCY_STATUS_SHIFT), | |
168 | "%s change in progress\n", name); | |
169 | ||
170 | return DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, divider + 1); | |
171 | } | |
172 | ||
d2acd215 DV |
173 | int |
174 | intel_pch_rawclk(struct drm_device *dev) | |
175 | { | |
176 | struct drm_i915_private *dev_priv = dev->dev_private; | |
177 | ||
178 | WARN_ON(!HAS_PCH_SPLIT(dev)); | |
179 | ||
180 | return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK; | |
181 | } | |
182 | ||
79e50a4f JN |
183 | /* hrawclock is 1/4 the FSB frequency */ |
184 | int intel_hrawclk(struct drm_device *dev) | |
185 | { | |
186 | struct drm_i915_private *dev_priv = dev->dev_private; | |
187 | uint32_t clkcfg; | |
188 | ||
189 | /* There is no CLKCFG reg in Valleyview. VLV hrawclk is 200 MHz */ | |
190 | if (IS_VALLEYVIEW(dev)) | |
191 | return 200; | |
192 | ||
193 | clkcfg = I915_READ(CLKCFG); | |
194 | switch (clkcfg & CLKCFG_FSB_MASK) { | |
195 | case CLKCFG_FSB_400: | |
196 | return 100; | |
197 | case CLKCFG_FSB_533: | |
198 | return 133; | |
199 | case CLKCFG_FSB_667: | |
200 | return 166; | |
201 | case CLKCFG_FSB_800: | |
202 | return 200; | |
203 | case CLKCFG_FSB_1067: | |
204 | return 266; | |
205 | case CLKCFG_FSB_1333: | |
206 | return 333; | |
207 | /* these two are just a guess; one of them might be right */ | |
208 | case CLKCFG_FSB_1600: | |
209 | case CLKCFG_FSB_1600_ALT: | |
210 | return 400; | |
211 | default: | |
212 | return 133; | |
213 | } | |
214 | } | |
215 | ||
bfa7df01 VS |
216 | static void intel_update_czclk(struct drm_i915_private *dev_priv) |
217 | { | |
218 | if (!IS_VALLEYVIEW(dev_priv)) | |
219 | return; | |
220 | ||
221 | dev_priv->czclk_freq = vlv_get_cck_clock_hpll(dev_priv, "czclk", | |
222 | CCK_CZ_CLOCK_CONTROL); | |
223 | ||
224 | DRM_DEBUG_DRIVER("CZ clock rate: %d kHz\n", dev_priv->czclk_freq); | |
225 | } | |
226 | ||
021357ac CW |
227 | static inline u32 /* units of 100MHz */ |
228 | intel_fdi_link_freq(struct drm_device *dev) | |
229 | { | |
8b99e68c CW |
230 | if (IS_GEN5(dev)) { |
231 | struct drm_i915_private *dev_priv = dev->dev_private; | |
232 | return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2; | |
233 | } else | |
234 | return 27; | |
021357ac CW |
235 | } |
236 | ||
5d536e28 | 237 | static const intel_limit_t intel_limits_i8xx_dac = { |
0206e353 | 238 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 239 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 240 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
241 | .m = { .min = 96, .max = 140 }, |
242 | .m1 = { .min = 18, .max = 26 }, | |
243 | .m2 = { .min = 6, .max = 16 }, | |
244 | .p = { .min = 4, .max = 128 }, | |
245 | .p1 = { .min = 2, .max = 33 }, | |
273e27ca EA |
246 | .p2 = { .dot_limit = 165000, |
247 | .p2_slow = 4, .p2_fast = 2 }, | |
e4b36699 KP |
248 | }; |
249 | ||
5d536e28 DV |
250 | static const intel_limit_t intel_limits_i8xx_dvo = { |
251 | .dot = { .min = 25000, .max = 350000 }, | |
9c333719 | 252 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 253 | .n = { .min = 2, .max = 16 }, |
5d536e28 DV |
254 | .m = { .min = 96, .max = 140 }, |
255 | .m1 = { .min = 18, .max = 26 }, | |
256 | .m2 = { .min = 6, .max = 16 }, | |
257 | .p = { .min = 4, .max = 128 }, | |
258 | .p1 = { .min = 2, .max = 33 }, | |
259 | .p2 = { .dot_limit = 165000, | |
260 | .p2_slow = 4, .p2_fast = 4 }, | |
261 | }; | |
262 | ||
e4b36699 | 263 | static const intel_limit_t intel_limits_i8xx_lvds = { |
0206e353 | 264 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 265 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 266 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
267 | .m = { .min = 96, .max = 140 }, |
268 | .m1 = { .min = 18, .max = 26 }, | |
269 | .m2 = { .min = 6, .max = 16 }, | |
270 | .p = { .min = 4, .max = 128 }, | |
271 | .p1 = { .min = 1, .max = 6 }, | |
273e27ca EA |
272 | .p2 = { .dot_limit = 165000, |
273 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 | 274 | }; |
273e27ca | 275 | |
e4b36699 | 276 | static const intel_limit_t intel_limits_i9xx_sdvo = { |
0206e353 AJ |
277 | .dot = { .min = 20000, .max = 400000 }, |
278 | .vco = { .min = 1400000, .max = 2800000 }, | |
279 | .n = { .min = 1, .max = 6 }, | |
280 | .m = { .min = 70, .max = 120 }, | |
4f7dfb67 PJ |
281 | .m1 = { .min = 8, .max = 18 }, |
282 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
283 | .p = { .min = 5, .max = 80 }, |
284 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
285 | .p2 = { .dot_limit = 200000, |
286 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
287 | }; |
288 | ||
289 | static const intel_limit_t intel_limits_i9xx_lvds = { | |
0206e353 AJ |
290 | .dot = { .min = 20000, .max = 400000 }, |
291 | .vco = { .min = 1400000, .max = 2800000 }, | |
292 | .n = { .min = 1, .max = 6 }, | |
293 | .m = { .min = 70, .max = 120 }, | |
53a7d2d1 PJ |
294 | .m1 = { .min = 8, .max = 18 }, |
295 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
296 | .p = { .min = 7, .max = 98 }, |
297 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
298 | .p2 = { .dot_limit = 112000, |
299 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 KP |
300 | }; |
301 | ||
273e27ca | 302 | |
e4b36699 | 303 | static const intel_limit_t intel_limits_g4x_sdvo = { |
273e27ca EA |
304 | .dot = { .min = 25000, .max = 270000 }, |
305 | .vco = { .min = 1750000, .max = 3500000}, | |
306 | .n = { .min = 1, .max = 4 }, | |
307 | .m = { .min = 104, .max = 138 }, | |
308 | .m1 = { .min = 17, .max = 23 }, | |
309 | .m2 = { .min = 5, .max = 11 }, | |
310 | .p = { .min = 10, .max = 30 }, | |
311 | .p1 = { .min = 1, .max = 3}, | |
312 | .p2 = { .dot_limit = 270000, | |
313 | .p2_slow = 10, | |
314 | .p2_fast = 10 | |
044c7c41 | 315 | }, |
e4b36699 KP |
316 | }; |
317 | ||
318 | static const intel_limit_t intel_limits_g4x_hdmi = { | |
273e27ca EA |
319 | .dot = { .min = 22000, .max = 400000 }, |
320 | .vco = { .min = 1750000, .max = 3500000}, | |
321 | .n = { .min = 1, .max = 4 }, | |
322 | .m = { .min = 104, .max = 138 }, | |
323 | .m1 = { .min = 16, .max = 23 }, | |
324 | .m2 = { .min = 5, .max = 11 }, | |
325 | .p = { .min = 5, .max = 80 }, | |
326 | .p1 = { .min = 1, .max = 8}, | |
327 | .p2 = { .dot_limit = 165000, | |
328 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
329 | }; |
330 | ||
331 | static const intel_limit_t intel_limits_g4x_single_channel_lvds = { | |
273e27ca EA |
332 | .dot = { .min = 20000, .max = 115000 }, |
333 | .vco = { .min = 1750000, .max = 3500000 }, | |
334 | .n = { .min = 1, .max = 3 }, | |
335 | .m = { .min = 104, .max = 138 }, | |
336 | .m1 = { .min = 17, .max = 23 }, | |
337 | .m2 = { .min = 5, .max = 11 }, | |
338 | .p = { .min = 28, .max = 112 }, | |
339 | .p1 = { .min = 2, .max = 8 }, | |
340 | .p2 = { .dot_limit = 0, | |
341 | .p2_slow = 14, .p2_fast = 14 | |
044c7c41 | 342 | }, |
e4b36699 KP |
343 | }; |
344 | ||
345 | static const intel_limit_t intel_limits_g4x_dual_channel_lvds = { | |
273e27ca EA |
346 | .dot = { .min = 80000, .max = 224000 }, |
347 | .vco = { .min = 1750000, .max = 3500000 }, | |
348 | .n = { .min = 1, .max = 3 }, | |
349 | .m = { .min = 104, .max = 138 }, | |
350 | .m1 = { .min = 17, .max = 23 }, | |
351 | .m2 = { .min = 5, .max = 11 }, | |
352 | .p = { .min = 14, .max = 42 }, | |
353 | .p1 = { .min = 2, .max = 6 }, | |
354 | .p2 = { .dot_limit = 0, | |
355 | .p2_slow = 7, .p2_fast = 7 | |
044c7c41 | 356 | }, |
e4b36699 KP |
357 | }; |
358 | ||
f2b115e6 | 359 | static const intel_limit_t intel_limits_pineview_sdvo = { |
0206e353 AJ |
360 | .dot = { .min = 20000, .max = 400000}, |
361 | .vco = { .min = 1700000, .max = 3500000 }, | |
273e27ca | 362 | /* Pineview's Ncounter is a ring counter */ |
0206e353 AJ |
363 | .n = { .min = 3, .max = 6 }, |
364 | .m = { .min = 2, .max = 256 }, | |
273e27ca | 365 | /* Pineview only has one combined m divider, which we treat as m2. */ |
0206e353 AJ |
366 | .m1 = { .min = 0, .max = 0 }, |
367 | .m2 = { .min = 0, .max = 254 }, | |
368 | .p = { .min = 5, .max = 80 }, | |
369 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
370 | .p2 = { .dot_limit = 200000, |
371 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
372 | }; |
373 | ||
f2b115e6 | 374 | static const intel_limit_t intel_limits_pineview_lvds = { |
0206e353 AJ |
375 | .dot = { .min = 20000, .max = 400000 }, |
376 | .vco = { .min = 1700000, .max = 3500000 }, | |
377 | .n = { .min = 3, .max = 6 }, | |
378 | .m = { .min = 2, .max = 256 }, | |
379 | .m1 = { .min = 0, .max = 0 }, | |
380 | .m2 = { .min = 0, .max = 254 }, | |
381 | .p = { .min = 7, .max = 112 }, | |
382 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
383 | .p2 = { .dot_limit = 112000, |
384 | .p2_slow = 14, .p2_fast = 14 }, | |
e4b36699 KP |
385 | }; |
386 | ||
273e27ca EA |
387 | /* Ironlake / Sandybridge |
388 | * | |
389 | * We calculate clock using (register_value + 2) for N/M1/M2, so here | |
390 | * the range value for them is (actual_value - 2). | |
391 | */ | |
b91ad0ec | 392 | static const intel_limit_t intel_limits_ironlake_dac = { |
273e27ca EA |
393 | .dot = { .min = 25000, .max = 350000 }, |
394 | .vco = { .min = 1760000, .max = 3510000 }, | |
395 | .n = { .min = 1, .max = 5 }, | |
396 | .m = { .min = 79, .max = 127 }, | |
397 | .m1 = { .min = 12, .max = 22 }, | |
398 | .m2 = { .min = 5, .max = 9 }, | |
399 | .p = { .min = 5, .max = 80 }, | |
400 | .p1 = { .min = 1, .max = 8 }, | |
401 | .p2 = { .dot_limit = 225000, | |
402 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
403 | }; |
404 | ||
b91ad0ec | 405 | static const intel_limit_t intel_limits_ironlake_single_lvds = { |
273e27ca EA |
406 | .dot = { .min = 25000, .max = 350000 }, |
407 | .vco = { .min = 1760000, .max = 3510000 }, | |
408 | .n = { .min = 1, .max = 3 }, | |
409 | .m = { .min = 79, .max = 118 }, | |
410 | .m1 = { .min = 12, .max = 22 }, | |
411 | .m2 = { .min = 5, .max = 9 }, | |
412 | .p = { .min = 28, .max = 112 }, | |
413 | .p1 = { .min = 2, .max = 8 }, | |
414 | .p2 = { .dot_limit = 225000, | |
415 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
416 | }; |
417 | ||
418 | static const intel_limit_t intel_limits_ironlake_dual_lvds = { | |
273e27ca EA |
419 | .dot = { .min = 25000, .max = 350000 }, |
420 | .vco = { .min = 1760000, .max = 3510000 }, | |
421 | .n = { .min = 1, .max = 3 }, | |
422 | .m = { .min = 79, .max = 127 }, | |
423 | .m1 = { .min = 12, .max = 22 }, | |
424 | .m2 = { .min = 5, .max = 9 }, | |
425 | .p = { .min = 14, .max = 56 }, | |
426 | .p1 = { .min = 2, .max = 8 }, | |
427 | .p2 = { .dot_limit = 225000, | |
428 | .p2_slow = 7, .p2_fast = 7 }, | |
b91ad0ec ZW |
429 | }; |
430 | ||
273e27ca | 431 | /* LVDS 100mhz refclk limits. */ |
b91ad0ec | 432 | static const intel_limit_t intel_limits_ironlake_single_lvds_100m = { |
273e27ca EA |
433 | .dot = { .min = 25000, .max = 350000 }, |
434 | .vco = { .min = 1760000, .max = 3510000 }, | |
435 | .n = { .min = 1, .max = 2 }, | |
436 | .m = { .min = 79, .max = 126 }, | |
437 | .m1 = { .min = 12, .max = 22 }, | |
438 | .m2 = { .min = 5, .max = 9 }, | |
439 | .p = { .min = 28, .max = 112 }, | |
0206e353 | 440 | .p1 = { .min = 2, .max = 8 }, |
273e27ca EA |
441 | .p2 = { .dot_limit = 225000, |
442 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
443 | }; |
444 | ||
445 | static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = { | |
273e27ca EA |
446 | .dot = { .min = 25000, .max = 350000 }, |
447 | .vco = { .min = 1760000, .max = 3510000 }, | |
448 | .n = { .min = 1, .max = 3 }, | |
449 | .m = { .min = 79, .max = 126 }, | |
450 | .m1 = { .min = 12, .max = 22 }, | |
451 | .m2 = { .min = 5, .max = 9 }, | |
452 | .p = { .min = 14, .max = 42 }, | |
0206e353 | 453 | .p1 = { .min = 2, .max = 6 }, |
273e27ca EA |
454 | .p2 = { .dot_limit = 225000, |
455 | .p2_slow = 7, .p2_fast = 7 }, | |
4547668a ZY |
456 | }; |
457 | ||
dc730512 | 458 | static const intel_limit_t intel_limits_vlv = { |
f01b7962 VS |
459 | /* |
460 | * These are the data rate limits (measured in fast clocks) | |
461 | * since those are the strictest limits we have. The fast | |
462 | * clock and actual rate limits are more relaxed, so checking | |
463 | * them would make no difference. | |
464 | */ | |
465 | .dot = { .min = 25000 * 5, .max = 270000 * 5 }, | |
75e53986 | 466 | .vco = { .min = 4000000, .max = 6000000 }, |
a0c4da24 | 467 | .n = { .min = 1, .max = 7 }, |
a0c4da24 JB |
468 | .m1 = { .min = 2, .max = 3 }, |
469 | .m2 = { .min = 11, .max = 156 }, | |
b99ab663 | 470 | .p1 = { .min = 2, .max = 3 }, |
5fdc9c49 | 471 | .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */ |
a0c4da24 JB |
472 | }; |
473 | ||
ef9348c8 CML |
474 | static const intel_limit_t intel_limits_chv = { |
475 | /* | |
476 | * These are the data rate limits (measured in fast clocks) | |
477 | * since those are the strictest limits we have. The fast | |
478 | * clock and actual rate limits are more relaxed, so checking | |
479 | * them would make no difference. | |
480 | */ | |
481 | .dot = { .min = 25000 * 5, .max = 540000 * 5}, | |
17fe1021 | 482 | .vco = { .min = 4800000, .max = 6480000 }, |
ef9348c8 CML |
483 | .n = { .min = 1, .max = 1 }, |
484 | .m1 = { .min = 2, .max = 2 }, | |
485 | .m2 = { .min = 24 << 22, .max = 175 << 22 }, | |
486 | .p1 = { .min = 2, .max = 4 }, | |
487 | .p2 = { .p2_slow = 1, .p2_fast = 14 }, | |
488 | }; | |
489 | ||
5ab7b0b7 ID |
490 | static const intel_limit_t intel_limits_bxt = { |
491 | /* FIXME: find real dot limits */ | |
492 | .dot = { .min = 0, .max = INT_MAX }, | |
e6292556 | 493 | .vco = { .min = 4800000, .max = 6700000 }, |
5ab7b0b7 ID |
494 | .n = { .min = 1, .max = 1 }, |
495 | .m1 = { .min = 2, .max = 2 }, | |
496 | /* FIXME: find real m2 limits */ | |
497 | .m2 = { .min = 2 << 22, .max = 255 << 22 }, | |
498 | .p1 = { .min = 2, .max = 4 }, | |
499 | .p2 = { .p2_slow = 1, .p2_fast = 20 }, | |
500 | }; | |
501 | ||
cdba954e ACO |
502 | static bool |
503 | needs_modeset(struct drm_crtc_state *state) | |
504 | { | |
fc596660 | 505 | return drm_atomic_crtc_needs_modeset(state); |
cdba954e ACO |
506 | } |
507 | ||
e0638cdf PZ |
508 | /** |
509 | * Returns whether any output on the specified pipe is of the specified type | |
510 | */ | |
4093561b | 511 | bool intel_pipe_has_type(struct intel_crtc *crtc, enum intel_output_type type) |
e0638cdf | 512 | { |
409ee761 | 513 | struct drm_device *dev = crtc->base.dev; |
e0638cdf PZ |
514 | struct intel_encoder *encoder; |
515 | ||
409ee761 | 516 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) |
e0638cdf PZ |
517 | if (encoder->type == type) |
518 | return true; | |
519 | ||
520 | return false; | |
521 | } | |
522 | ||
d0737e1d ACO |
523 | /** |
524 | * Returns whether any output on the specified pipe will have the specified | |
525 | * type after a staged modeset is complete, i.e., the same as | |
526 | * intel_pipe_has_type() but looking at encoder->new_crtc instead of | |
527 | * encoder->crtc. | |
528 | */ | |
a93e255f ACO |
529 | static bool intel_pipe_will_have_type(const struct intel_crtc_state *crtc_state, |
530 | int type) | |
d0737e1d | 531 | { |
a93e255f | 532 | struct drm_atomic_state *state = crtc_state->base.state; |
da3ced29 | 533 | struct drm_connector *connector; |
a93e255f | 534 | struct drm_connector_state *connector_state; |
d0737e1d | 535 | struct intel_encoder *encoder; |
a93e255f ACO |
536 | int i, num_connectors = 0; |
537 | ||
da3ced29 | 538 | for_each_connector_in_state(state, connector, connector_state, i) { |
a93e255f ACO |
539 | if (connector_state->crtc != crtc_state->base.crtc) |
540 | continue; | |
541 | ||
542 | num_connectors++; | |
d0737e1d | 543 | |
a93e255f ACO |
544 | encoder = to_intel_encoder(connector_state->best_encoder); |
545 | if (encoder->type == type) | |
d0737e1d | 546 | return true; |
a93e255f ACO |
547 | } |
548 | ||
549 | WARN_ON(num_connectors == 0); | |
d0737e1d ACO |
550 | |
551 | return false; | |
552 | } | |
553 | ||
a93e255f ACO |
554 | static const intel_limit_t * |
555 | intel_ironlake_limit(struct intel_crtc_state *crtc_state, int refclk) | |
2c07245f | 556 | { |
a93e255f | 557 | struct drm_device *dev = crtc_state->base.crtc->dev; |
2c07245f | 558 | const intel_limit_t *limit; |
b91ad0ec | 559 | |
a93e255f | 560 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
1974cad0 | 561 | if (intel_is_dual_link_lvds(dev)) { |
1b894b59 | 562 | if (refclk == 100000) |
b91ad0ec ZW |
563 | limit = &intel_limits_ironlake_dual_lvds_100m; |
564 | else | |
565 | limit = &intel_limits_ironlake_dual_lvds; | |
566 | } else { | |
1b894b59 | 567 | if (refclk == 100000) |
b91ad0ec ZW |
568 | limit = &intel_limits_ironlake_single_lvds_100m; |
569 | else | |
570 | limit = &intel_limits_ironlake_single_lvds; | |
571 | } | |
c6bb3538 | 572 | } else |
b91ad0ec | 573 | limit = &intel_limits_ironlake_dac; |
2c07245f ZW |
574 | |
575 | return limit; | |
576 | } | |
577 | ||
a93e255f ACO |
578 | static const intel_limit_t * |
579 | intel_g4x_limit(struct intel_crtc_state *crtc_state) | |
044c7c41 | 580 | { |
a93e255f | 581 | struct drm_device *dev = crtc_state->base.crtc->dev; |
044c7c41 ML |
582 | const intel_limit_t *limit; |
583 | ||
a93e255f | 584 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
1974cad0 | 585 | if (intel_is_dual_link_lvds(dev)) |
e4b36699 | 586 | limit = &intel_limits_g4x_dual_channel_lvds; |
044c7c41 | 587 | else |
e4b36699 | 588 | limit = &intel_limits_g4x_single_channel_lvds; |
a93e255f ACO |
589 | } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_HDMI) || |
590 | intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_ANALOG)) { | |
e4b36699 | 591 | limit = &intel_limits_g4x_hdmi; |
a93e255f | 592 | } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_SDVO)) { |
e4b36699 | 593 | limit = &intel_limits_g4x_sdvo; |
044c7c41 | 594 | } else /* The option is for other outputs */ |
e4b36699 | 595 | limit = &intel_limits_i9xx_sdvo; |
044c7c41 ML |
596 | |
597 | return limit; | |
598 | } | |
599 | ||
a93e255f ACO |
600 | static const intel_limit_t * |
601 | intel_limit(struct intel_crtc_state *crtc_state, int refclk) | |
79e53945 | 602 | { |
a93e255f | 603 | struct drm_device *dev = crtc_state->base.crtc->dev; |
79e53945 JB |
604 | const intel_limit_t *limit; |
605 | ||
5ab7b0b7 ID |
606 | if (IS_BROXTON(dev)) |
607 | limit = &intel_limits_bxt; | |
608 | else if (HAS_PCH_SPLIT(dev)) | |
a93e255f | 609 | limit = intel_ironlake_limit(crtc_state, refclk); |
2c07245f | 610 | else if (IS_G4X(dev)) { |
a93e255f | 611 | limit = intel_g4x_limit(crtc_state); |
f2b115e6 | 612 | } else if (IS_PINEVIEW(dev)) { |
a93e255f | 613 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) |
f2b115e6 | 614 | limit = &intel_limits_pineview_lvds; |
2177832f | 615 | else |
f2b115e6 | 616 | limit = &intel_limits_pineview_sdvo; |
ef9348c8 CML |
617 | } else if (IS_CHERRYVIEW(dev)) { |
618 | limit = &intel_limits_chv; | |
a0c4da24 | 619 | } else if (IS_VALLEYVIEW(dev)) { |
dc730512 | 620 | limit = &intel_limits_vlv; |
a6c45cf0 | 621 | } else if (!IS_GEN2(dev)) { |
a93e255f | 622 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) |
a6c45cf0 CW |
623 | limit = &intel_limits_i9xx_lvds; |
624 | else | |
625 | limit = &intel_limits_i9xx_sdvo; | |
79e53945 | 626 | } else { |
a93e255f | 627 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) |
e4b36699 | 628 | limit = &intel_limits_i8xx_lvds; |
a93e255f | 629 | else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_DVO)) |
e4b36699 | 630 | limit = &intel_limits_i8xx_dvo; |
5d536e28 DV |
631 | else |
632 | limit = &intel_limits_i8xx_dac; | |
79e53945 JB |
633 | } |
634 | return limit; | |
635 | } | |
636 | ||
dccbea3b ID |
637 | /* |
638 | * Platform specific helpers to calculate the port PLL loopback- (clock.m), | |
639 | * and post-divider (clock.p) values, pre- (clock.vco) and post-divided fast | |
640 | * (clock.dot) clock rates. This fast dot clock is fed to the port's IO logic. | |
641 | * The helpers' return value is the rate of the clock that is fed to the | |
642 | * display engine's pipe which can be the above fast dot clock rate or a | |
643 | * divided-down version of it. | |
644 | */ | |
f2b115e6 | 645 | /* m1 is reserved as 0 in Pineview, n is a ring counter */ |
dccbea3b | 646 | static int pnv_calc_dpll_params(int refclk, intel_clock_t *clock) |
79e53945 | 647 | { |
2177832f SL |
648 | clock->m = clock->m2 + 2; |
649 | clock->p = clock->p1 * clock->p2; | |
ed5ca77e | 650 | if (WARN_ON(clock->n == 0 || clock->p == 0)) |
dccbea3b | 651 | return 0; |
fb03ac01 VS |
652 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
653 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
654 | |
655 | return clock->dot; | |
2177832f SL |
656 | } |
657 | ||
7429e9d4 DV |
658 | static uint32_t i9xx_dpll_compute_m(struct dpll *dpll) |
659 | { | |
660 | return 5 * (dpll->m1 + 2) + (dpll->m2 + 2); | |
661 | } | |
662 | ||
dccbea3b | 663 | static int i9xx_calc_dpll_params(int refclk, intel_clock_t *clock) |
2177832f | 664 | { |
7429e9d4 | 665 | clock->m = i9xx_dpll_compute_m(clock); |
79e53945 | 666 | clock->p = clock->p1 * clock->p2; |
ed5ca77e | 667 | if (WARN_ON(clock->n + 2 == 0 || clock->p == 0)) |
dccbea3b | 668 | return 0; |
fb03ac01 VS |
669 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2); |
670 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
671 | |
672 | return clock->dot; | |
79e53945 JB |
673 | } |
674 | ||
dccbea3b | 675 | static int vlv_calc_dpll_params(int refclk, intel_clock_t *clock) |
589eca67 ID |
676 | { |
677 | clock->m = clock->m1 * clock->m2; | |
678 | clock->p = clock->p1 * clock->p2; | |
679 | if (WARN_ON(clock->n == 0 || clock->p == 0)) | |
dccbea3b | 680 | return 0; |
589eca67 ID |
681 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
682 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
683 | |
684 | return clock->dot / 5; | |
589eca67 ID |
685 | } |
686 | ||
dccbea3b | 687 | int chv_calc_dpll_params(int refclk, intel_clock_t *clock) |
ef9348c8 CML |
688 | { |
689 | clock->m = clock->m1 * clock->m2; | |
690 | clock->p = clock->p1 * clock->p2; | |
691 | if (WARN_ON(clock->n == 0 || clock->p == 0)) | |
dccbea3b | 692 | return 0; |
ef9348c8 CML |
693 | clock->vco = DIV_ROUND_CLOSEST_ULL((uint64_t)refclk * clock->m, |
694 | clock->n << 22); | |
695 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
696 | |
697 | return clock->dot / 5; | |
ef9348c8 CML |
698 | } |
699 | ||
7c04d1d9 | 700 | #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0) |
79e53945 JB |
701 | /** |
702 | * Returns whether the given set of divisors are valid for a given refclk with | |
703 | * the given connectors. | |
704 | */ | |
705 | ||
1b894b59 CW |
706 | static bool intel_PLL_is_valid(struct drm_device *dev, |
707 | const intel_limit_t *limit, | |
708 | const intel_clock_t *clock) | |
79e53945 | 709 | { |
f01b7962 VS |
710 | if (clock->n < limit->n.min || limit->n.max < clock->n) |
711 | INTELPllInvalid("n out of range\n"); | |
79e53945 | 712 | if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) |
0206e353 | 713 | INTELPllInvalid("p1 out of range\n"); |
79e53945 | 714 | if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) |
0206e353 | 715 | INTELPllInvalid("m2 out of range\n"); |
79e53945 | 716 | if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) |
0206e353 | 717 | INTELPllInvalid("m1 out of range\n"); |
f01b7962 | 718 | |
5ab7b0b7 | 719 | if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev) && !IS_BROXTON(dev)) |
f01b7962 VS |
720 | if (clock->m1 <= clock->m2) |
721 | INTELPllInvalid("m1 <= m2\n"); | |
722 | ||
5ab7b0b7 | 723 | if (!IS_VALLEYVIEW(dev) && !IS_BROXTON(dev)) { |
f01b7962 VS |
724 | if (clock->p < limit->p.min || limit->p.max < clock->p) |
725 | INTELPllInvalid("p out of range\n"); | |
726 | if (clock->m < limit->m.min || limit->m.max < clock->m) | |
727 | INTELPllInvalid("m out of range\n"); | |
728 | } | |
729 | ||
79e53945 | 730 | if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) |
0206e353 | 731 | INTELPllInvalid("vco out of range\n"); |
79e53945 JB |
732 | /* XXX: We may need to be checking "Dot clock" depending on the multiplier, |
733 | * connector, etc., rather than just a single range. | |
734 | */ | |
735 | if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) | |
0206e353 | 736 | INTELPllInvalid("dot out of range\n"); |
79e53945 JB |
737 | |
738 | return true; | |
739 | } | |
740 | ||
3b1429d9 VS |
741 | static int |
742 | i9xx_select_p2_div(const intel_limit_t *limit, | |
743 | const struct intel_crtc_state *crtc_state, | |
744 | int target) | |
79e53945 | 745 | { |
3b1429d9 | 746 | struct drm_device *dev = crtc_state->base.crtc->dev; |
79e53945 | 747 | |
a93e255f | 748 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
79e53945 | 749 | /* |
a210b028 DV |
750 | * For LVDS just rely on its current settings for dual-channel. |
751 | * We haven't figured out how to reliably set up different | |
752 | * single/dual channel state, if we even can. | |
79e53945 | 753 | */ |
1974cad0 | 754 | if (intel_is_dual_link_lvds(dev)) |
3b1429d9 | 755 | return limit->p2.p2_fast; |
79e53945 | 756 | else |
3b1429d9 | 757 | return limit->p2.p2_slow; |
79e53945 JB |
758 | } else { |
759 | if (target < limit->p2.dot_limit) | |
3b1429d9 | 760 | return limit->p2.p2_slow; |
79e53945 | 761 | else |
3b1429d9 | 762 | return limit->p2.p2_fast; |
79e53945 | 763 | } |
3b1429d9 VS |
764 | } |
765 | ||
766 | static bool | |
767 | i9xx_find_best_dpll(const intel_limit_t *limit, | |
768 | struct intel_crtc_state *crtc_state, | |
769 | int target, int refclk, intel_clock_t *match_clock, | |
770 | intel_clock_t *best_clock) | |
771 | { | |
772 | struct drm_device *dev = crtc_state->base.crtc->dev; | |
773 | intel_clock_t clock; | |
774 | int err = target; | |
79e53945 | 775 | |
0206e353 | 776 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 777 | |
3b1429d9 VS |
778 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); |
779 | ||
42158660 ZY |
780 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
781 | clock.m1++) { | |
782 | for (clock.m2 = limit->m2.min; | |
783 | clock.m2 <= limit->m2.max; clock.m2++) { | |
c0efc387 | 784 | if (clock.m2 >= clock.m1) |
42158660 ZY |
785 | break; |
786 | for (clock.n = limit->n.min; | |
787 | clock.n <= limit->n.max; clock.n++) { | |
788 | for (clock.p1 = limit->p1.min; | |
789 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
790 | int this_err; |
791 | ||
dccbea3b | 792 | i9xx_calc_dpll_params(refclk, &clock); |
ac58c3f0 DV |
793 | if (!intel_PLL_is_valid(dev, limit, |
794 | &clock)) | |
795 | continue; | |
796 | if (match_clock && | |
797 | clock.p != match_clock->p) | |
798 | continue; | |
799 | ||
800 | this_err = abs(clock.dot - target); | |
801 | if (this_err < err) { | |
802 | *best_clock = clock; | |
803 | err = this_err; | |
804 | } | |
805 | } | |
806 | } | |
807 | } | |
808 | } | |
809 | ||
810 | return (err != target); | |
811 | } | |
812 | ||
813 | static bool | |
a93e255f ACO |
814 | pnv_find_best_dpll(const intel_limit_t *limit, |
815 | struct intel_crtc_state *crtc_state, | |
ee9300bb DV |
816 | int target, int refclk, intel_clock_t *match_clock, |
817 | intel_clock_t *best_clock) | |
79e53945 | 818 | { |
3b1429d9 | 819 | struct drm_device *dev = crtc_state->base.crtc->dev; |
79e53945 | 820 | intel_clock_t clock; |
79e53945 JB |
821 | int err = target; |
822 | ||
0206e353 | 823 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 824 | |
3b1429d9 VS |
825 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); |
826 | ||
42158660 ZY |
827 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
828 | clock.m1++) { | |
829 | for (clock.m2 = limit->m2.min; | |
830 | clock.m2 <= limit->m2.max; clock.m2++) { | |
42158660 ZY |
831 | for (clock.n = limit->n.min; |
832 | clock.n <= limit->n.max; clock.n++) { | |
833 | for (clock.p1 = limit->p1.min; | |
834 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
835 | int this_err; |
836 | ||
dccbea3b | 837 | pnv_calc_dpll_params(refclk, &clock); |
1b894b59 CW |
838 | if (!intel_PLL_is_valid(dev, limit, |
839 | &clock)) | |
79e53945 | 840 | continue; |
cec2f356 SP |
841 | if (match_clock && |
842 | clock.p != match_clock->p) | |
843 | continue; | |
79e53945 JB |
844 | |
845 | this_err = abs(clock.dot - target); | |
846 | if (this_err < err) { | |
847 | *best_clock = clock; | |
848 | err = this_err; | |
849 | } | |
850 | } | |
851 | } | |
852 | } | |
853 | } | |
854 | ||
855 | return (err != target); | |
856 | } | |
857 | ||
d4906093 | 858 | static bool |
a93e255f ACO |
859 | g4x_find_best_dpll(const intel_limit_t *limit, |
860 | struct intel_crtc_state *crtc_state, | |
ee9300bb DV |
861 | int target, int refclk, intel_clock_t *match_clock, |
862 | intel_clock_t *best_clock) | |
d4906093 | 863 | { |
3b1429d9 | 864 | struct drm_device *dev = crtc_state->base.crtc->dev; |
d4906093 ML |
865 | intel_clock_t clock; |
866 | int max_n; | |
3b1429d9 | 867 | bool found = false; |
6ba770dc AJ |
868 | /* approximately equals target * 0.00585 */ |
869 | int err_most = (target >> 8) + (target >> 9); | |
d4906093 ML |
870 | |
871 | memset(best_clock, 0, sizeof(*best_clock)); | |
3b1429d9 VS |
872 | |
873 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); | |
874 | ||
d4906093 | 875 | max_n = limit->n.max; |
f77f13e2 | 876 | /* based on hardware requirement, prefer smaller n to precision */ |
d4906093 | 877 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
f77f13e2 | 878 | /* based on hardware requirement, prefere larger m1,m2 */ |
d4906093 ML |
879 | for (clock.m1 = limit->m1.max; |
880 | clock.m1 >= limit->m1.min; clock.m1--) { | |
881 | for (clock.m2 = limit->m2.max; | |
882 | clock.m2 >= limit->m2.min; clock.m2--) { | |
883 | for (clock.p1 = limit->p1.max; | |
884 | clock.p1 >= limit->p1.min; clock.p1--) { | |
885 | int this_err; | |
886 | ||
dccbea3b | 887 | i9xx_calc_dpll_params(refclk, &clock); |
1b894b59 CW |
888 | if (!intel_PLL_is_valid(dev, limit, |
889 | &clock)) | |
d4906093 | 890 | continue; |
1b894b59 CW |
891 | |
892 | this_err = abs(clock.dot - target); | |
d4906093 ML |
893 | if (this_err < err_most) { |
894 | *best_clock = clock; | |
895 | err_most = this_err; | |
896 | max_n = clock.n; | |
897 | found = true; | |
898 | } | |
899 | } | |
900 | } | |
901 | } | |
902 | } | |
2c07245f ZW |
903 | return found; |
904 | } | |
905 | ||
d5dd62bd ID |
906 | /* |
907 | * Check if the calculated PLL configuration is more optimal compared to the | |
908 | * best configuration and error found so far. Return the calculated error. | |
909 | */ | |
910 | static bool vlv_PLL_is_optimal(struct drm_device *dev, int target_freq, | |
911 | const intel_clock_t *calculated_clock, | |
912 | const intel_clock_t *best_clock, | |
913 | unsigned int best_error_ppm, | |
914 | unsigned int *error_ppm) | |
915 | { | |
9ca3ba01 ID |
916 | /* |
917 | * For CHV ignore the error and consider only the P value. | |
918 | * Prefer a bigger P value based on HW requirements. | |
919 | */ | |
920 | if (IS_CHERRYVIEW(dev)) { | |
921 | *error_ppm = 0; | |
922 | ||
923 | return calculated_clock->p > best_clock->p; | |
924 | } | |
925 | ||
24be4e46 ID |
926 | if (WARN_ON_ONCE(!target_freq)) |
927 | return false; | |
928 | ||
d5dd62bd ID |
929 | *error_ppm = div_u64(1000000ULL * |
930 | abs(target_freq - calculated_clock->dot), | |
931 | target_freq); | |
932 | /* | |
933 | * Prefer a better P value over a better (smaller) error if the error | |
934 | * is small. Ensure this preference for future configurations too by | |
935 | * setting the error to 0. | |
936 | */ | |
937 | if (*error_ppm < 100 && calculated_clock->p > best_clock->p) { | |
938 | *error_ppm = 0; | |
939 | ||
940 | return true; | |
941 | } | |
942 | ||
943 | return *error_ppm + 10 < best_error_ppm; | |
944 | } | |
945 | ||
a0c4da24 | 946 | static bool |
a93e255f ACO |
947 | vlv_find_best_dpll(const intel_limit_t *limit, |
948 | struct intel_crtc_state *crtc_state, | |
ee9300bb DV |
949 | int target, int refclk, intel_clock_t *match_clock, |
950 | intel_clock_t *best_clock) | |
a0c4da24 | 951 | { |
a93e255f | 952 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); |
a919ff14 | 953 | struct drm_device *dev = crtc->base.dev; |
6b4bf1c4 | 954 | intel_clock_t clock; |
69e4f900 | 955 | unsigned int bestppm = 1000000; |
27e639bf VS |
956 | /* min update 19.2 MHz */ |
957 | int max_n = min(limit->n.max, refclk / 19200); | |
49e497ef | 958 | bool found = false; |
a0c4da24 | 959 | |
6b4bf1c4 VS |
960 | target *= 5; /* fast clock */ |
961 | ||
962 | memset(best_clock, 0, sizeof(*best_clock)); | |
a0c4da24 JB |
963 | |
964 | /* based on hardware requirement, prefer smaller n to precision */ | |
27e639bf | 965 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
811bbf05 | 966 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { |
889059d8 | 967 | for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow; |
c1a9ae43 | 968 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { |
6b4bf1c4 | 969 | clock.p = clock.p1 * clock.p2; |
a0c4da24 | 970 | /* based on hardware requirement, prefer bigger m1,m2 values */ |
6b4bf1c4 | 971 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) { |
d5dd62bd | 972 | unsigned int ppm; |
69e4f900 | 973 | |
6b4bf1c4 VS |
974 | clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n, |
975 | refclk * clock.m1); | |
976 | ||
dccbea3b | 977 | vlv_calc_dpll_params(refclk, &clock); |
43b0ac53 | 978 | |
f01b7962 VS |
979 | if (!intel_PLL_is_valid(dev, limit, |
980 | &clock)) | |
43b0ac53 VS |
981 | continue; |
982 | ||
d5dd62bd ID |
983 | if (!vlv_PLL_is_optimal(dev, target, |
984 | &clock, | |
985 | best_clock, | |
986 | bestppm, &ppm)) | |
987 | continue; | |
6b4bf1c4 | 988 | |
d5dd62bd ID |
989 | *best_clock = clock; |
990 | bestppm = ppm; | |
991 | found = true; | |
a0c4da24 JB |
992 | } |
993 | } | |
994 | } | |
995 | } | |
a0c4da24 | 996 | |
49e497ef | 997 | return found; |
a0c4da24 | 998 | } |
a4fc5ed6 | 999 | |
ef9348c8 | 1000 | static bool |
a93e255f ACO |
1001 | chv_find_best_dpll(const intel_limit_t *limit, |
1002 | struct intel_crtc_state *crtc_state, | |
ef9348c8 CML |
1003 | int target, int refclk, intel_clock_t *match_clock, |
1004 | intel_clock_t *best_clock) | |
1005 | { | |
a93e255f | 1006 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); |
a919ff14 | 1007 | struct drm_device *dev = crtc->base.dev; |
9ca3ba01 | 1008 | unsigned int best_error_ppm; |
ef9348c8 CML |
1009 | intel_clock_t clock; |
1010 | uint64_t m2; | |
1011 | int found = false; | |
1012 | ||
1013 | memset(best_clock, 0, sizeof(*best_clock)); | |
9ca3ba01 | 1014 | best_error_ppm = 1000000; |
ef9348c8 CML |
1015 | |
1016 | /* | |
1017 | * Based on hardware doc, the n always set to 1, and m1 always | |
1018 | * set to 2. If requires to support 200Mhz refclk, we need to | |
1019 | * revisit this because n may not 1 anymore. | |
1020 | */ | |
1021 | clock.n = 1, clock.m1 = 2; | |
1022 | target *= 5; /* fast clock */ | |
1023 | ||
1024 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { | |
1025 | for (clock.p2 = limit->p2.p2_fast; | |
1026 | clock.p2 >= limit->p2.p2_slow; | |
1027 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { | |
9ca3ba01 | 1028 | unsigned int error_ppm; |
ef9348c8 CML |
1029 | |
1030 | clock.p = clock.p1 * clock.p2; | |
1031 | ||
1032 | m2 = DIV_ROUND_CLOSEST_ULL(((uint64_t)target * clock.p * | |
1033 | clock.n) << 22, refclk * clock.m1); | |
1034 | ||
1035 | if (m2 > INT_MAX/clock.m1) | |
1036 | continue; | |
1037 | ||
1038 | clock.m2 = m2; | |
1039 | ||
dccbea3b | 1040 | chv_calc_dpll_params(refclk, &clock); |
ef9348c8 CML |
1041 | |
1042 | if (!intel_PLL_is_valid(dev, limit, &clock)) | |
1043 | continue; | |
1044 | ||
9ca3ba01 ID |
1045 | if (!vlv_PLL_is_optimal(dev, target, &clock, best_clock, |
1046 | best_error_ppm, &error_ppm)) | |
1047 | continue; | |
1048 | ||
1049 | *best_clock = clock; | |
1050 | best_error_ppm = error_ppm; | |
1051 | found = true; | |
ef9348c8 CML |
1052 | } |
1053 | } | |
1054 | ||
1055 | return found; | |
1056 | } | |
1057 | ||
5ab7b0b7 ID |
1058 | bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock, |
1059 | intel_clock_t *best_clock) | |
1060 | { | |
1061 | int refclk = i9xx_get_refclk(crtc_state, 0); | |
1062 | ||
1063 | return chv_find_best_dpll(intel_limit(crtc_state, refclk), crtc_state, | |
1064 | target_clock, refclk, NULL, best_clock); | |
1065 | } | |
1066 | ||
20ddf665 VS |
1067 | bool intel_crtc_active(struct drm_crtc *crtc) |
1068 | { | |
1069 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1070 | ||
1071 | /* Be paranoid as we can arrive here with only partial | |
1072 | * state retrieved from the hardware during setup. | |
1073 | * | |
241bfc38 | 1074 | * We can ditch the adjusted_mode.crtc_clock check as soon |
20ddf665 VS |
1075 | * as Haswell has gained clock readout/fastboot support. |
1076 | * | |
66e514c1 | 1077 | * We can ditch the crtc->primary->fb check as soon as we can |
20ddf665 | 1078 | * properly reconstruct framebuffers. |
c3d1f436 MR |
1079 | * |
1080 | * FIXME: The intel_crtc->active here should be switched to | |
1081 | * crtc->state->active once we have proper CRTC states wired up | |
1082 | * for atomic. | |
20ddf665 | 1083 | */ |
c3d1f436 | 1084 | return intel_crtc->active && crtc->primary->state->fb && |
6e3c9717 | 1085 | intel_crtc->config->base.adjusted_mode.crtc_clock; |
20ddf665 VS |
1086 | } |
1087 | ||
a5c961d1 PZ |
1088 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
1089 | enum pipe pipe) | |
1090 | { | |
1091 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
1092 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1093 | ||
6e3c9717 | 1094 | return intel_crtc->config->cpu_transcoder; |
a5c961d1 PZ |
1095 | } |
1096 | ||
fbf49ea2 VS |
1097 | static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe) |
1098 | { | |
1099 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 1100 | i915_reg_t reg = PIPEDSL(pipe); |
fbf49ea2 VS |
1101 | u32 line1, line2; |
1102 | u32 line_mask; | |
1103 | ||
1104 | if (IS_GEN2(dev)) | |
1105 | line_mask = DSL_LINEMASK_GEN2; | |
1106 | else | |
1107 | line_mask = DSL_LINEMASK_GEN3; | |
1108 | ||
1109 | line1 = I915_READ(reg) & line_mask; | |
6adfb1ef | 1110 | msleep(5); |
fbf49ea2 VS |
1111 | line2 = I915_READ(reg) & line_mask; |
1112 | ||
1113 | return line1 == line2; | |
1114 | } | |
1115 | ||
ab7ad7f6 KP |
1116 | /* |
1117 | * intel_wait_for_pipe_off - wait for pipe to turn off | |
575f7ab7 | 1118 | * @crtc: crtc whose pipe to wait for |
9d0498a2 JB |
1119 | * |
1120 | * After disabling a pipe, we can't wait for vblank in the usual way, | |
1121 | * spinning on the vblank interrupt status bit, since we won't actually | |
1122 | * see an interrupt when the pipe is disabled. | |
1123 | * | |
ab7ad7f6 KP |
1124 | * On Gen4 and above: |
1125 | * wait for the pipe register state bit to turn off | |
1126 | * | |
1127 | * Otherwise: | |
1128 | * wait for the display line value to settle (it usually | |
1129 | * ends up stopping at the start of the next frame). | |
58e10eb9 | 1130 | * |
9d0498a2 | 1131 | */ |
575f7ab7 | 1132 | static void intel_wait_for_pipe_off(struct intel_crtc *crtc) |
9d0498a2 | 1133 | { |
575f7ab7 | 1134 | struct drm_device *dev = crtc->base.dev; |
9d0498a2 | 1135 | struct drm_i915_private *dev_priv = dev->dev_private; |
6e3c9717 | 1136 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
575f7ab7 | 1137 | enum pipe pipe = crtc->pipe; |
ab7ad7f6 KP |
1138 | |
1139 | if (INTEL_INFO(dev)->gen >= 4) { | |
f0f59a00 | 1140 | i915_reg_t reg = PIPECONF(cpu_transcoder); |
ab7ad7f6 KP |
1141 | |
1142 | /* Wait for the Pipe State to go off */ | |
58e10eb9 CW |
1143 | if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0, |
1144 | 100)) | |
284637d9 | 1145 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 1146 | } else { |
ab7ad7f6 | 1147 | /* Wait for the display line to settle */ |
fbf49ea2 | 1148 | if (wait_for(pipe_dsl_stopped(dev, pipe), 100)) |
284637d9 | 1149 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 1150 | } |
79e53945 JB |
1151 | } |
1152 | ||
b24e7179 JB |
1153 | static const char *state_string(bool enabled) |
1154 | { | |
1155 | return enabled ? "on" : "off"; | |
1156 | } | |
1157 | ||
1158 | /* Only for pre-ILK configs */ | |
55607e8a DV |
1159 | void assert_pll(struct drm_i915_private *dev_priv, |
1160 | enum pipe pipe, bool state) | |
b24e7179 | 1161 | { |
b24e7179 JB |
1162 | u32 val; |
1163 | bool cur_state; | |
1164 | ||
649636ef | 1165 | val = I915_READ(DPLL(pipe)); |
b24e7179 | 1166 | cur_state = !!(val & DPLL_VCO_ENABLE); |
e2c719b7 | 1167 | I915_STATE_WARN(cur_state != state, |
b24e7179 JB |
1168 | "PLL state assertion failure (expected %s, current %s)\n", |
1169 | state_string(state), state_string(cur_state)); | |
1170 | } | |
b24e7179 | 1171 | |
23538ef1 JN |
1172 | /* XXX: the dsi pll is shared between MIPI DSI ports */ |
1173 | static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state) | |
1174 | { | |
1175 | u32 val; | |
1176 | bool cur_state; | |
1177 | ||
a580516d | 1178 | mutex_lock(&dev_priv->sb_lock); |
23538ef1 | 1179 | val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL); |
a580516d | 1180 | mutex_unlock(&dev_priv->sb_lock); |
23538ef1 JN |
1181 | |
1182 | cur_state = val & DSI_PLL_VCO_EN; | |
e2c719b7 | 1183 | I915_STATE_WARN(cur_state != state, |
23538ef1 JN |
1184 | "DSI PLL state assertion failure (expected %s, current %s)\n", |
1185 | state_string(state), state_string(cur_state)); | |
1186 | } | |
1187 | #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true) | |
1188 | #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false) | |
1189 | ||
55607e8a | 1190 | struct intel_shared_dpll * |
e2b78267 DV |
1191 | intel_crtc_to_shared_dpll(struct intel_crtc *crtc) |
1192 | { | |
1193 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; | |
1194 | ||
6e3c9717 | 1195 | if (crtc->config->shared_dpll < 0) |
e2b78267 DV |
1196 | return NULL; |
1197 | ||
6e3c9717 | 1198 | return &dev_priv->shared_dplls[crtc->config->shared_dpll]; |
e2b78267 DV |
1199 | } |
1200 | ||
040484af | 1201 | /* For ILK+ */ |
55607e8a DV |
1202 | void assert_shared_dpll(struct drm_i915_private *dev_priv, |
1203 | struct intel_shared_dpll *pll, | |
1204 | bool state) | |
040484af | 1205 | { |
040484af | 1206 | bool cur_state; |
5358901f | 1207 | struct intel_dpll_hw_state hw_state; |
040484af | 1208 | |
92b27b08 | 1209 | if (WARN (!pll, |
46edb027 | 1210 | "asserting DPLL %s with no DPLL\n", state_string(state))) |
ee7b9f93 | 1211 | return; |
ee7b9f93 | 1212 | |
5358901f | 1213 | cur_state = pll->get_hw_state(dev_priv, pll, &hw_state); |
e2c719b7 | 1214 | I915_STATE_WARN(cur_state != state, |
5358901f DV |
1215 | "%s assertion failure (expected %s, current %s)\n", |
1216 | pll->name, state_string(state), state_string(cur_state)); | |
040484af | 1217 | } |
040484af JB |
1218 | |
1219 | static void assert_fdi_tx(struct drm_i915_private *dev_priv, | |
1220 | enum pipe pipe, bool state) | |
1221 | { | |
040484af | 1222 | bool cur_state; |
ad80a810 PZ |
1223 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1224 | pipe); | |
040484af | 1225 | |
affa9354 PZ |
1226 | if (HAS_DDI(dev_priv->dev)) { |
1227 | /* DDI does not have a specific FDI_TX register */ | |
649636ef | 1228 | u32 val = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder)); |
ad80a810 | 1229 | cur_state = !!(val & TRANS_DDI_FUNC_ENABLE); |
bf507ef7 | 1230 | } else { |
649636ef | 1231 | u32 val = I915_READ(FDI_TX_CTL(pipe)); |
bf507ef7 ED |
1232 | cur_state = !!(val & FDI_TX_ENABLE); |
1233 | } | |
e2c719b7 | 1234 | I915_STATE_WARN(cur_state != state, |
040484af JB |
1235 | "FDI TX state assertion failure (expected %s, current %s)\n", |
1236 | state_string(state), state_string(cur_state)); | |
1237 | } | |
1238 | #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true) | |
1239 | #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false) | |
1240 | ||
1241 | static void assert_fdi_rx(struct drm_i915_private *dev_priv, | |
1242 | enum pipe pipe, bool state) | |
1243 | { | |
040484af JB |
1244 | u32 val; |
1245 | bool cur_state; | |
1246 | ||
649636ef | 1247 | val = I915_READ(FDI_RX_CTL(pipe)); |
d63fa0dc | 1248 | cur_state = !!(val & FDI_RX_ENABLE); |
e2c719b7 | 1249 | I915_STATE_WARN(cur_state != state, |
040484af JB |
1250 | "FDI RX state assertion failure (expected %s, current %s)\n", |
1251 | state_string(state), state_string(cur_state)); | |
1252 | } | |
1253 | #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true) | |
1254 | #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false) | |
1255 | ||
1256 | static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv, | |
1257 | enum pipe pipe) | |
1258 | { | |
040484af JB |
1259 | u32 val; |
1260 | ||
1261 | /* ILK FDI PLL is always enabled */ | |
3d13ef2e | 1262 | if (INTEL_INFO(dev_priv->dev)->gen == 5) |
040484af JB |
1263 | return; |
1264 | ||
bf507ef7 | 1265 | /* On Haswell, DDI ports are responsible for the FDI PLL setup */ |
affa9354 | 1266 | if (HAS_DDI(dev_priv->dev)) |
bf507ef7 ED |
1267 | return; |
1268 | ||
649636ef | 1269 | val = I915_READ(FDI_TX_CTL(pipe)); |
e2c719b7 | 1270 | I915_STATE_WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n"); |
040484af JB |
1271 | } |
1272 | ||
55607e8a DV |
1273 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1274 | enum pipe pipe, bool state) | |
040484af | 1275 | { |
040484af | 1276 | u32 val; |
55607e8a | 1277 | bool cur_state; |
040484af | 1278 | |
649636ef | 1279 | val = I915_READ(FDI_RX_CTL(pipe)); |
55607e8a | 1280 | cur_state = !!(val & FDI_RX_PLL_ENABLE); |
e2c719b7 | 1281 | I915_STATE_WARN(cur_state != state, |
55607e8a DV |
1282 | "FDI RX PLL assertion failure (expected %s, current %s)\n", |
1283 | state_string(state), state_string(cur_state)); | |
040484af JB |
1284 | } |
1285 | ||
b680c37a DV |
1286 | void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1287 | enum pipe pipe) | |
ea0760cf | 1288 | { |
bedd4dba | 1289 | struct drm_device *dev = dev_priv->dev; |
f0f59a00 | 1290 | i915_reg_t pp_reg; |
ea0760cf JB |
1291 | u32 val; |
1292 | enum pipe panel_pipe = PIPE_A; | |
0de3b485 | 1293 | bool locked = true; |
ea0760cf | 1294 | |
bedd4dba JN |
1295 | if (WARN_ON(HAS_DDI(dev))) |
1296 | return; | |
1297 | ||
1298 | if (HAS_PCH_SPLIT(dev)) { | |
1299 | u32 port_sel; | |
1300 | ||
ea0760cf | 1301 | pp_reg = PCH_PP_CONTROL; |
bedd4dba JN |
1302 | port_sel = I915_READ(PCH_PP_ON_DELAYS) & PANEL_PORT_SELECT_MASK; |
1303 | ||
1304 | if (port_sel == PANEL_PORT_SELECT_LVDS && | |
1305 | I915_READ(PCH_LVDS) & LVDS_PIPEB_SELECT) | |
1306 | panel_pipe = PIPE_B; | |
1307 | /* XXX: else fix for eDP */ | |
1308 | } else if (IS_VALLEYVIEW(dev)) { | |
1309 | /* presumably write lock depends on pipe, not port select */ | |
1310 | pp_reg = VLV_PIPE_PP_CONTROL(pipe); | |
1311 | panel_pipe = pipe; | |
ea0760cf JB |
1312 | } else { |
1313 | pp_reg = PP_CONTROL; | |
bedd4dba JN |
1314 | if (I915_READ(LVDS) & LVDS_PIPEB_SELECT) |
1315 | panel_pipe = PIPE_B; | |
ea0760cf JB |
1316 | } |
1317 | ||
1318 | val = I915_READ(pp_reg); | |
1319 | if (!(val & PANEL_POWER_ON) || | |
ec49ba2d | 1320 | ((val & PANEL_UNLOCK_MASK) == PANEL_UNLOCK_REGS)) |
ea0760cf JB |
1321 | locked = false; |
1322 | ||
e2c719b7 | 1323 | I915_STATE_WARN(panel_pipe == pipe && locked, |
ea0760cf | 1324 | "panel assertion failure, pipe %c regs locked\n", |
9db4a9c7 | 1325 | pipe_name(pipe)); |
ea0760cf JB |
1326 | } |
1327 | ||
93ce0ba6 JN |
1328 | static void assert_cursor(struct drm_i915_private *dev_priv, |
1329 | enum pipe pipe, bool state) | |
1330 | { | |
1331 | struct drm_device *dev = dev_priv->dev; | |
1332 | bool cur_state; | |
1333 | ||
d9d82081 | 1334 | if (IS_845G(dev) || IS_I865G(dev)) |
0b87c24e | 1335 | cur_state = I915_READ(CURCNTR(PIPE_A)) & CURSOR_ENABLE; |
d9d82081 | 1336 | else |
5efb3e28 | 1337 | cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE; |
93ce0ba6 | 1338 | |
e2c719b7 | 1339 | I915_STATE_WARN(cur_state != state, |
93ce0ba6 JN |
1340 | "cursor on pipe %c assertion failure (expected %s, current %s)\n", |
1341 | pipe_name(pipe), state_string(state), state_string(cur_state)); | |
1342 | } | |
1343 | #define assert_cursor_enabled(d, p) assert_cursor(d, p, true) | |
1344 | #define assert_cursor_disabled(d, p) assert_cursor(d, p, false) | |
1345 | ||
b840d907 JB |
1346 | void assert_pipe(struct drm_i915_private *dev_priv, |
1347 | enum pipe pipe, bool state) | |
b24e7179 | 1348 | { |
63d7bbe9 | 1349 | bool cur_state; |
702e7a56 PZ |
1350 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1351 | pipe); | |
b24e7179 | 1352 | |
b6b5d049 VS |
1353 | /* if we need the pipe quirk it must be always on */ |
1354 | if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || | |
1355 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
8e636784 DV |
1356 | state = true; |
1357 | ||
f458ebbc | 1358 | if (!intel_display_power_is_enabled(dev_priv, |
b97186f0 | 1359 | POWER_DOMAIN_TRANSCODER(cpu_transcoder))) { |
69310161 PZ |
1360 | cur_state = false; |
1361 | } else { | |
649636ef | 1362 | u32 val = I915_READ(PIPECONF(cpu_transcoder)); |
69310161 PZ |
1363 | cur_state = !!(val & PIPECONF_ENABLE); |
1364 | } | |
1365 | ||
e2c719b7 | 1366 | I915_STATE_WARN(cur_state != state, |
63d7bbe9 | 1367 | "pipe %c assertion failure (expected %s, current %s)\n", |
9db4a9c7 | 1368 | pipe_name(pipe), state_string(state), state_string(cur_state)); |
b24e7179 JB |
1369 | } |
1370 | ||
931872fc CW |
1371 | static void assert_plane(struct drm_i915_private *dev_priv, |
1372 | enum plane plane, bool state) | |
b24e7179 | 1373 | { |
b24e7179 | 1374 | u32 val; |
931872fc | 1375 | bool cur_state; |
b24e7179 | 1376 | |
649636ef | 1377 | val = I915_READ(DSPCNTR(plane)); |
931872fc | 1378 | cur_state = !!(val & DISPLAY_PLANE_ENABLE); |
e2c719b7 | 1379 | I915_STATE_WARN(cur_state != state, |
931872fc CW |
1380 | "plane %c assertion failure (expected %s, current %s)\n", |
1381 | plane_name(plane), state_string(state), state_string(cur_state)); | |
b24e7179 JB |
1382 | } |
1383 | ||
931872fc CW |
1384 | #define assert_plane_enabled(d, p) assert_plane(d, p, true) |
1385 | #define assert_plane_disabled(d, p) assert_plane(d, p, false) | |
1386 | ||
b24e7179 JB |
1387 | static void assert_planes_disabled(struct drm_i915_private *dev_priv, |
1388 | enum pipe pipe) | |
1389 | { | |
653e1026 | 1390 | struct drm_device *dev = dev_priv->dev; |
649636ef | 1391 | int i; |
b24e7179 | 1392 | |
653e1026 VS |
1393 | /* Primary planes are fixed to pipes on gen4+ */ |
1394 | if (INTEL_INFO(dev)->gen >= 4) { | |
649636ef | 1395 | u32 val = I915_READ(DSPCNTR(pipe)); |
e2c719b7 | 1396 | I915_STATE_WARN(val & DISPLAY_PLANE_ENABLE, |
28c05794 AJ |
1397 | "plane %c assertion failure, should be disabled but not\n", |
1398 | plane_name(pipe)); | |
19ec1358 | 1399 | return; |
28c05794 | 1400 | } |
19ec1358 | 1401 | |
b24e7179 | 1402 | /* Need to check both planes against the pipe */ |
055e393f | 1403 | for_each_pipe(dev_priv, i) { |
649636ef VS |
1404 | u32 val = I915_READ(DSPCNTR(i)); |
1405 | enum pipe cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >> | |
b24e7179 | 1406 | DISPPLANE_SEL_PIPE_SHIFT; |
e2c719b7 | 1407 | I915_STATE_WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe, |
9db4a9c7 JB |
1408 | "plane %c assertion failure, should be off on pipe %c but is still active\n", |
1409 | plane_name(i), pipe_name(pipe)); | |
b24e7179 JB |
1410 | } |
1411 | } | |
1412 | ||
19332d7a JB |
1413 | static void assert_sprites_disabled(struct drm_i915_private *dev_priv, |
1414 | enum pipe pipe) | |
1415 | { | |
20674eef | 1416 | struct drm_device *dev = dev_priv->dev; |
649636ef | 1417 | int sprite; |
19332d7a | 1418 | |
7feb8b88 | 1419 | if (INTEL_INFO(dev)->gen >= 9) { |
3bdcfc0c | 1420 | for_each_sprite(dev_priv, pipe, sprite) { |
649636ef | 1421 | u32 val = I915_READ(PLANE_CTL(pipe, sprite)); |
e2c719b7 | 1422 | I915_STATE_WARN(val & PLANE_CTL_ENABLE, |
7feb8b88 DL |
1423 | "plane %d assertion failure, should be off on pipe %c but is still active\n", |
1424 | sprite, pipe_name(pipe)); | |
1425 | } | |
1426 | } else if (IS_VALLEYVIEW(dev)) { | |
3bdcfc0c | 1427 | for_each_sprite(dev_priv, pipe, sprite) { |
649636ef | 1428 | u32 val = I915_READ(SPCNTR(pipe, sprite)); |
e2c719b7 | 1429 | I915_STATE_WARN(val & SP_ENABLE, |
20674eef | 1430 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
1fe47785 | 1431 | sprite_name(pipe, sprite), pipe_name(pipe)); |
20674eef VS |
1432 | } |
1433 | } else if (INTEL_INFO(dev)->gen >= 7) { | |
649636ef | 1434 | u32 val = I915_READ(SPRCTL(pipe)); |
e2c719b7 | 1435 | I915_STATE_WARN(val & SPRITE_ENABLE, |
06da8da2 | 1436 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef VS |
1437 | plane_name(pipe), pipe_name(pipe)); |
1438 | } else if (INTEL_INFO(dev)->gen >= 5) { | |
649636ef | 1439 | u32 val = I915_READ(DVSCNTR(pipe)); |
e2c719b7 | 1440 | I915_STATE_WARN(val & DVS_ENABLE, |
06da8da2 | 1441 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef | 1442 | plane_name(pipe), pipe_name(pipe)); |
19332d7a JB |
1443 | } |
1444 | } | |
1445 | ||
08c71e5e VS |
1446 | static void assert_vblank_disabled(struct drm_crtc *crtc) |
1447 | { | |
e2c719b7 | 1448 | if (I915_STATE_WARN_ON(drm_crtc_vblank_get(crtc) == 0)) |
08c71e5e VS |
1449 | drm_crtc_vblank_put(crtc); |
1450 | } | |
1451 | ||
89eff4be | 1452 | static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv) |
92f2584a JB |
1453 | { |
1454 | u32 val; | |
1455 | bool enabled; | |
1456 | ||
e2c719b7 | 1457 | I915_STATE_WARN_ON(!(HAS_PCH_IBX(dev_priv->dev) || HAS_PCH_CPT(dev_priv->dev))); |
9d82aa17 | 1458 | |
92f2584a JB |
1459 | val = I915_READ(PCH_DREF_CONTROL); |
1460 | enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK | | |
1461 | DREF_SUPERSPREAD_SOURCE_MASK)); | |
e2c719b7 | 1462 | I915_STATE_WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n"); |
92f2584a JB |
1463 | } |
1464 | ||
ab9412ba DV |
1465 | static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1466 | enum pipe pipe) | |
92f2584a | 1467 | { |
92f2584a JB |
1468 | u32 val; |
1469 | bool enabled; | |
1470 | ||
649636ef | 1471 | val = I915_READ(PCH_TRANSCONF(pipe)); |
92f2584a | 1472 | enabled = !!(val & TRANS_ENABLE); |
e2c719b7 | 1473 | I915_STATE_WARN(enabled, |
9db4a9c7 JB |
1474 | "transcoder assertion failed, should be off on pipe %c but is still active\n", |
1475 | pipe_name(pipe)); | |
92f2584a JB |
1476 | } |
1477 | ||
4e634389 KP |
1478 | static bool dp_pipe_enabled(struct drm_i915_private *dev_priv, |
1479 | enum pipe pipe, u32 port_sel, u32 val) | |
f0575e92 KP |
1480 | { |
1481 | if ((val & DP_PORT_EN) == 0) | |
1482 | return false; | |
1483 | ||
1484 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
f0f59a00 | 1485 | u32 trans_dp_ctl = I915_READ(TRANS_DP_CTL(pipe)); |
f0575e92 KP |
1486 | if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel) |
1487 | return false; | |
44f37d1f CML |
1488 | } else if (IS_CHERRYVIEW(dev_priv->dev)) { |
1489 | if ((val & DP_PIPE_MASK_CHV) != DP_PIPE_SELECT_CHV(pipe)) | |
1490 | return false; | |
f0575e92 KP |
1491 | } else { |
1492 | if ((val & DP_PIPE_MASK) != (pipe << 30)) | |
1493 | return false; | |
1494 | } | |
1495 | return true; | |
1496 | } | |
1497 | ||
1519b995 KP |
1498 | static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv, |
1499 | enum pipe pipe, u32 val) | |
1500 | { | |
dc0fa718 | 1501 | if ((val & SDVO_ENABLE) == 0) |
1519b995 KP |
1502 | return false; |
1503 | ||
1504 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
dc0fa718 | 1505 | if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe)) |
1519b995 | 1506 | return false; |
44f37d1f CML |
1507 | } else if (IS_CHERRYVIEW(dev_priv->dev)) { |
1508 | if ((val & SDVO_PIPE_SEL_MASK_CHV) != SDVO_PIPE_SEL_CHV(pipe)) | |
1509 | return false; | |
1519b995 | 1510 | } else { |
dc0fa718 | 1511 | if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe)) |
1519b995 KP |
1512 | return false; |
1513 | } | |
1514 | return true; | |
1515 | } | |
1516 | ||
1517 | static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv, | |
1518 | enum pipe pipe, u32 val) | |
1519 | { | |
1520 | if ((val & LVDS_PORT_EN) == 0) | |
1521 | return false; | |
1522 | ||
1523 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1524 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1525 | return false; | |
1526 | } else { | |
1527 | if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe)) | |
1528 | return false; | |
1529 | } | |
1530 | return true; | |
1531 | } | |
1532 | ||
1533 | static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv, | |
1534 | enum pipe pipe, u32 val) | |
1535 | { | |
1536 | if ((val & ADPA_DAC_ENABLE) == 0) | |
1537 | return false; | |
1538 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1539 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1540 | return false; | |
1541 | } else { | |
1542 | if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe)) | |
1543 | return false; | |
1544 | } | |
1545 | return true; | |
1546 | } | |
1547 | ||
291906f1 | 1548 | static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv, |
f0f59a00 VS |
1549 | enum pipe pipe, i915_reg_t reg, |
1550 | u32 port_sel) | |
291906f1 | 1551 | { |
47a05eca | 1552 | u32 val = I915_READ(reg); |
e2c719b7 | 1553 | I915_STATE_WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val), |
291906f1 | 1554 | "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n", |
f0f59a00 | 1555 | i915_mmio_reg_offset(reg), pipe_name(pipe)); |
de9a35ab | 1556 | |
e2c719b7 | 1557 | I915_STATE_WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0 |
75c5da27 | 1558 | && (val & DP_PIPEB_SELECT), |
de9a35ab | 1559 | "IBX PCH dp port still using transcoder B\n"); |
291906f1 JB |
1560 | } |
1561 | ||
1562 | static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv, | |
f0f59a00 | 1563 | enum pipe pipe, i915_reg_t reg) |
291906f1 | 1564 | { |
47a05eca | 1565 | u32 val = I915_READ(reg); |
e2c719b7 | 1566 | I915_STATE_WARN(hdmi_pipe_enabled(dev_priv, pipe, val), |
23c99e77 | 1567 | "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n", |
f0f59a00 | 1568 | i915_mmio_reg_offset(reg), pipe_name(pipe)); |
de9a35ab | 1569 | |
e2c719b7 | 1570 | I915_STATE_WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_ENABLE) == 0 |
75c5da27 | 1571 | && (val & SDVO_PIPE_B_SELECT), |
de9a35ab | 1572 | "IBX PCH hdmi port still using transcoder B\n"); |
291906f1 JB |
1573 | } |
1574 | ||
1575 | static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv, | |
1576 | enum pipe pipe) | |
1577 | { | |
291906f1 | 1578 | u32 val; |
291906f1 | 1579 | |
f0575e92 KP |
1580 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B); |
1581 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C); | |
1582 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D); | |
291906f1 | 1583 | |
649636ef | 1584 | val = I915_READ(PCH_ADPA); |
e2c719b7 | 1585 | I915_STATE_WARN(adpa_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1586 | "PCH VGA enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1587 | pipe_name(pipe)); |
291906f1 | 1588 | |
649636ef | 1589 | val = I915_READ(PCH_LVDS); |
e2c719b7 | 1590 | I915_STATE_WARN(lvds_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1591 | "PCH LVDS enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1592 | pipe_name(pipe)); |
291906f1 | 1593 | |
e2debe91 PZ |
1594 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB); |
1595 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC); | |
1596 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID); | |
291906f1 JB |
1597 | } |
1598 | ||
d288f65f | 1599 | static void vlv_enable_pll(struct intel_crtc *crtc, |
5cec258b | 1600 | const struct intel_crtc_state *pipe_config) |
87442f73 | 1601 | { |
426115cf DV |
1602 | struct drm_device *dev = crtc->base.dev; |
1603 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 1604 | i915_reg_t reg = DPLL(crtc->pipe); |
d288f65f | 1605 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
87442f73 | 1606 | |
426115cf | 1607 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87442f73 DV |
1608 | |
1609 | /* No really, not for ILK+ */ | |
1610 | BUG_ON(!IS_VALLEYVIEW(dev_priv->dev)); | |
1611 | ||
1612 | /* PLL is protected by panel, make sure we can write it */ | |
6a9e7363 | 1613 | if (IS_MOBILE(dev_priv->dev)) |
426115cf | 1614 | assert_panel_unlocked(dev_priv, crtc->pipe); |
87442f73 | 1615 | |
426115cf DV |
1616 | I915_WRITE(reg, dpll); |
1617 | POSTING_READ(reg); | |
1618 | udelay(150); | |
1619 | ||
1620 | if (wait_for(((I915_READ(reg) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1)) | |
1621 | DRM_ERROR("DPLL %d failed to lock\n", crtc->pipe); | |
1622 | ||
d288f65f | 1623 | I915_WRITE(DPLL_MD(crtc->pipe), pipe_config->dpll_hw_state.dpll_md); |
426115cf | 1624 | POSTING_READ(DPLL_MD(crtc->pipe)); |
87442f73 DV |
1625 | |
1626 | /* We do this three times for luck */ | |
426115cf | 1627 | I915_WRITE(reg, dpll); |
87442f73 DV |
1628 | POSTING_READ(reg); |
1629 | udelay(150); /* wait for warmup */ | |
426115cf | 1630 | I915_WRITE(reg, dpll); |
87442f73 DV |
1631 | POSTING_READ(reg); |
1632 | udelay(150); /* wait for warmup */ | |
426115cf | 1633 | I915_WRITE(reg, dpll); |
87442f73 DV |
1634 | POSTING_READ(reg); |
1635 | udelay(150); /* wait for warmup */ | |
1636 | } | |
1637 | ||
d288f65f | 1638 | static void chv_enable_pll(struct intel_crtc *crtc, |
5cec258b | 1639 | const struct intel_crtc_state *pipe_config) |
9d556c99 CML |
1640 | { |
1641 | struct drm_device *dev = crtc->base.dev; | |
1642 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1643 | int pipe = crtc->pipe; | |
1644 | enum dpio_channel port = vlv_pipe_to_channel(pipe); | |
9d556c99 CML |
1645 | u32 tmp; |
1646 | ||
1647 | assert_pipe_disabled(dev_priv, crtc->pipe); | |
1648 | ||
1649 | BUG_ON(!IS_CHERRYVIEW(dev_priv->dev)); | |
1650 | ||
a580516d | 1651 | mutex_lock(&dev_priv->sb_lock); |
9d556c99 CML |
1652 | |
1653 | /* Enable back the 10bit clock to display controller */ | |
1654 | tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)); | |
1655 | tmp |= DPIO_DCLKP_EN; | |
1656 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), tmp); | |
1657 | ||
54433e91 VS |
1658 | mutex_unlock(&dev_priv->sb_lock); |
1659 | ||
9d556c99 CML |
1660 | /* |
1661 | * Need to wait > 100ns between dclkp clock enable bit and PLL enable. | |
1662 | */ | |
1663 | udelay(1); | |
1664 | ||
1665 | /* Enable PLL */ | |
d288f65f | 1666 | I915_WRITE(DPLL(pipe), pipe_config->dpll_hw_state.dpll); |
9d556c99 CML |
1667 | |
1668 | /* Check PLL is locked */ | |
a11b0703 | 1669 | if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1)) |
9d556c99 CML |
1670 | DRM_ERROR("PLL %d failed to lock\n", pipe); |
1671 | ||
a11b0703 | 1672 | /* not sure when this should be written */ |
d288f65f | 1673 | I915_WRITE(DPLL_MD(pipe), pipe_config->dpll_hw_state.dpll_md); |
a11b0703 | 1674 | POSTING_READ(DPLL_MD(pipe)); |
9d556c99 CML |
1675 | } |
1676 | ||
1c4e0274 VS |
1677 | static int intel_num_dvo_pipes(struct drm_device *dev) |
1678 | { | |
1679 | struct intel_crtc *crtc; | |
1680 | int count = 0; | |
1681 | ||
1682 | for_each_intel_crtc(dev, crtc) | |
3538b9df | 1683 | count += crtc->base.state->active && |
409ee761 | 1684 | intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO); |
1c4e0274 VS |
1685 | |
1686 | return count; | |
1687 | } | |
1688 | ||
66e3d5c0 | 1689 | static void i9xx_enable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1690 | { |
66e3d5c0 DV |
1691 | struct drm_device *dev = crtc->base.dev; |
1692 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 1693 | i915_reg_t reg = DPLL(crtc->pipe); |
6e3c9717 | 1694 | u32 dpll = crtc->config->dpll_hw_state.dpll; |
63d7bbe9 | 1695 | |
66e3d5c0 | 1696 | assert_pipe_disabled(dev_priv, crtc->pipe); |
58c6eaa2 | 1697 | |
63d7bbe9 | 1698 | /* No really, not for ILK+ */ |
3d13ef2e | 1699 | BUG_ON(INTEL_INFO(dev)->gen >= 5); |
63d7bbe9 JB |
1700 | |
1701 | /* PLL is protected by panel, make sure we can write it */ | |
66e3d5c0 DV |
1702 | if (IS_MOBILE(dev) && !IS_I830(dev)) |
1703 | assert_panel_unlocked(dev_priv, crtc->pipe); | |
63d7bbe9 | 1704 | |
1c4e0274 VS |
1705 | /* Enable DVO 2x clock on both PLLs if necessary */ |
1706 | if (IS_I830(dev) && intel_num_dvo_pipes(dev) > 0) { | |
1707 | /* | |
1708 | * It appears to be important that we don't enable this | |
1709 | * for the current pipe before otherwise configuring the | |
1710 | * PLL. No idea how this should be handled if multiple | |
1711 | * DVO outputs are enabled simultaneosly. | |
1712 | */ | |
1713 | dpll |= DPLL_DVO_2X_MODE; | |
1714 | I915_WRITE(DPLL(!crtc->pipe), | |
1715 | I915_READ(DPLL(!crtc->pipe)) | DPLL_DVO_2X_MODE); | |
1716 | } | |
66e3d5c0 | 1717 | |
c2b63374 VS |
1718 | /* |
1719 | * Apparently we need to have VGA mode enabled prior to changing | |
1720 | * the P1/P2 dividers. Otherwise the DPLL will keep using the old | |
1721 | * dividers, even though the register value does change. | |
1722 | */ | |
1723 | I915_WRITE(reg, 0); | |
1724 | ||
8e7a65aa VS |
1725 | I915_WRITE(reg, dpll); |
1726 | ||
66e3d5c0 DV |
1727 | /* Wait for the clocks to stabilize. */ |
1728 | POSTING_READ(reg); | |
1729 | udelay(150); | |
1730 | ||
1731 | if (INTEL_INFO(dev)->gen >= 4) { | |
1732 | I915_WRITE(DPLL_MD(crtc->pipe), | |
6e3c9717 | 1733 | crtc->config->dpll_hw_state.dpll_md); |
66e3d5c0 DV |
1734 | } else { |
1735 | /* The pixel multiplier can only be updated once the | |
1736 | * DPLL is enabled and the clocks are stable. | |
1737 | * | |
1738 | * So write it again. | |
1739 | */ | |
1740 | I915_WRITE(reg, dpll); | |
1741 | } | |
63d7bbe9 JB |
1742 | |
1743 | /* We do this three times for luck */ | |
66e3d5c0 | 1744 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1745 | POSTING_READ(reg); |
1746 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1747 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1748 | POSTING_READ(reg); |
1749 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1750 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1751 | POSTING_READ(reg); |
1752 | udelay(150); /* wait for warmup */ | |
1753 | } | |
1754 | ||
1755 | /** | |
50b44a44 | 1756 | * i9xx_disable_pll - disable a PLL |
63d7bbe9 JB |
1757 | * @dev_priv: i915 private structure |
1758 | * @pipe: pipe PLL to disable | |
1759 | * | |
1760 | * Disable the PLL for @pipe, making sure the pipe is off first. | |
1761 | * | |
1762 | * Note! This is for pre-ILK only. | |
1763 | */ | |
1c4e0274 | 1764 | static void i9xx_disable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1765 | { |
1c4e0274 VS |
1766 | struct drm_device *dev = crtc->base.dev; |
1767 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1768 | enum pipe pipe = crtc->pipe; | |
1769 | ||
1770 | /* Disable DVO 2x clock on both PLLs if necessary */ | |
1771 | if (IS_I830(dev) && | |
409ee761 | 1772 | intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO) && |
3538b9df | 1773 | !intel_num_dvo_pipes(dev)) { |
1c4e0274 VS |
1774 | I915_WRITE(DPLL(PIPE_B), |
1775 | I915_READ(DPLL(PIPE_B)) & ~DPLL_DVO_2X_MODE); | |
1776 | I915_WRITE(DPLL(PIPE_A), | |
1777 | I915_READ(DPLL(PIPE_A)) & ~DPLL_DVO_2X_MODE); | |
1778 | } | |
1779 | ||
b6b5d049 VS |
1780 | /* Don't disable pipe or pipe PLLs if needed */ |
1781 | if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || | |
1782 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
63d7bbe9 JB |
1783 | return; |
1784 | ||
1785 | /* Make sure the pipe isn't still relying on us */ | |
1786 | assert_pipe_disabled(dev_priv, pipe); | |
1787 | ||
b8afb911 | 1788 | I915_WRITE(DPLL(pipe), DPLL_VGA_MODE_DIS); |
50b44a44 | 1789 | POSTING_READ(DPLL(pipe)); |
63d7bbe9 JB |
1790 | } |
1791 | ||
f6071166 JB |
1792 | static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) |
1793 | { | |
b8afb911 | 1794 | u32 val; |
f6071166 JB |
1795 | |
1796 | /* Make sure the pipe isn't still relying on us */ | |
1797 | assert_pipe_disabled(dev_priv, pipe); | |
1798 | ||
e5cbfbfb ID |
1799 | /* |
1800 | * Leave integrated clock source and reference clock enabled for pipe B. | |
1801 | * The latter is needed for VGA hotplug / manual detection. | |
1802 | */ | |
b8afb911 | 1803 | val = DPLL_VGA_MODE_DIS; |
f6071166 | 1804 | if (pipe == PIPE_B) |
60bfe44f | 1805 | val = DPLL_INTEGRATED_CRI_CLK_VLV | DPLL_REF_CLK_ENABLE_VLV; |
f6071166 JB |
1806 | I915_WRITE(DPLL(pipe), val); |
1807 | POSTING_READ(DPLL(pipe)); | |
076ed3b2 CML |
1808 | |
1809 | } | |
1810 | ||
1811 | static void chv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) | |
1812 | { | |
d752048d | 1813 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
076ed3b2 CML |
1814 | u32 val; |
1815 | ||
a11b0703 VS |
1816 | /* Make sure the pipe isn't still relying on us */ |
1817 | assert_pipe_disabled(dev_priv, pipe); | |
076ed3b2 | 1818 | |
a11b0703 | 1819 | /* Set PLL en = 0 */ |
60bfe44f VS |
1820 | val = DPLL_SSC_REF_CLK_CHV | |
1821 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; | |
a11b0703 VS |
1822 | if (pipe != PIPE_A) |
1823 | val |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
1824 | I915_WRITE(DPLL(pipe), val); | |
1825 | POSTING_READ(DPLL(pipe)); | |
d752048d | 1826 | |
a580516d | 1827 | mutex_lock(&dev_priv->sb_lock); |
d752048d VS |
1828 | |
1829 | /* Disable 10bit clock to display controller */ | |
1830 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)); | |
1831 | val &= ~DPIO_DCLKP_EN; | |
1832 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), val); | |
1833 | ||
a580516d | 1834 | mutex_unlock(&dev_priv->sb_lock); |
f6071166 JB |
1835 | } |
1836 | ||
e4607fcf | 1837 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
9b6de0a1 VS |
1838 | struct intel_digital_port *dport, |
1839 | unsigned int expected_mask) | |
89b667f8 JB |
1840 | { |
1841 | u32 port_mask; | |
f0f59a00 | 1842 | i915_reg_t dpll_reg; |
89b667f8 | 1843 | |
e4607fcf CML |
1844 | switch (dport->port) { |
1845 | case PORT_B: | |
89b667f8 | 1846 | port_mask = DPLL_PORTB_READY_MASK; |
00fc31b7 | 1847 | dpll_reg = DPLL(0); |
e4607fcf CML |
1848 | break; |
1849 | case PORT_C: | |
89b667f8 | 1850 | port_mask = DPLL_PORTC_READY_MASK; |
00fc31b7 | 1851 | dpll_reg = DPLL(0); |
9b6de0a1 | 1852 | expected_mask <<= 4; |
00fc31b7 CML |
1853 | break; |
1854 | case PORT_D: | |
1855 | port_mask = DPLL_PORTD_READY_MASK; | |
1856 | dpll_reg = DPIO_PHY_STATUS; | |
e4607fcf CML |
1857 | break; |
1858 | default: | |
1859 | BUG(); | |
1860 | } | |
89b667f8 | 1861 | |
9b6de0a1 VS |
1862 | if (wait_for((I915_READ(dpll_reg) & port_mask) == expected_mask, 1000)) |
1863 | WARN(1, "timed out waiting for port %c ready: got 0x%x, expected 0x%x\n", | |
1864 | port_name(dport->port), I915_READ(dpll_reg) & port_mask, expected_mask); | |
89b667f8 JB |
1865 | } |
1866 | ||
b14b1055 DV |
1867 | static void intel_prepare_shared_dpll(struct intel_crtc *crtc) |
1868 | { | |
1869 | struct drm_device *dev = crtc->base.dev; | |
1870 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1871 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); | |
1872 | ||
be19f0ff CW |
1873 | if (WARN_ON(pll == NULL)) |
1874 | return; | |
1875 | ||
3e369b76 | 1876 | WARN_ON(!pll->config.crtc_mask); |
b14b1055 DV |
1877 | if (pll->active == 0) { |
1878 | DRM_DEBUG_DRIVER("setting up %s\n", pll->name); | |
1879 | WARN_ON(pll->on); | |
1880 | assert_shared_dpll_disabled(dev_priv, pll); | |
1881 | ||
1882 | pll->mode_set(dev_priv, pll); | |
1883 | } | |
1884 | } | |
1885 | ||
92f2584a | 1886 | /** |
85b3894f | 1887 | * intel_enable_shared_dpll - enable PCH PLL |
92f2584a JB |
1888 | * @dev_priv: i915 private structure |
1889 | * @pipe: pipe PLL to enable | |
1890 | * | |
1891 | * The PCH PLL needs to be enabled before the PCH transcoder, since it | |
1892 | * drives the transcoder clock. | |
1893 | */ | |
85b3894f | 1894 | static void intel_enable_shared_dpll(struct intel_crtc *crtc) |
92f2584a | 1895 | { |
3d13ef2e DL |
1896 | struct drm_device *dev = crtc->base.dev; |
1897 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2b78267 | 1898 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
92f2584a | 1899 | |
87a875bb | 1900 | if (WARN_ON(pll == NULL)) |
48da64a8 CW |
1901 | return; |
1902 | ||
3e369b76 | 1903 | if (WARN_ON(pll->config.crtc_mask == 0)) |
48da64a8 | 1904 | return; |
ee7b9f93 | 1905 | |
74dd6928 | 1906 | DRM_DEBUG_KMS("enable %s (active %d, on? %d) for crtc %d\n", |
46edb027 | 1907 | pll->name, pll->active, pll->on, |
e2b78267 | 1908 | crtc->base.base.id); |
92f2584a | 1909 | |
cdbd2316 DV |
1910 | if (pll->active++) { |
1911 | WARN_ON(!pll->on); | |
e9d6944e | 1912 | assert_shared_dpll_enabled(dev_priv, pll); |
ee7b9f93 JB |
1913 | return; |
1914 | } | |
f4a091c7 | 1915 | WARN_ON(pll->on); |
ee7b9f93 | 1916 | |
bd2bb1b9 PZ |
1917 | intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS); |
1918 | ||
46edb027 | 1919 | DRM_DEBUG_KMS("enabling %s\n", pll->name); |
e7b903d2 | 1920 | pll->enable(dev_priv, pll); |
ee7b9f93 | 1921 | pll->on = true; |
92f2584a JB |
1922 | } |
1923 | ||
f6daaec2 | 1924 | static void intel_disable_shared_dpll(struct intel_crtc *crtc) |
92f2584a | 1925 | { |
3d13ef2e DL |
1926 | struct drm_device *dev = crtc->base.dev; |
1927 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2b78267 | 1928 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
4c609cb8 | 1929 | |
92f2584a | 1930 | /* PCH only available on ILK+ */ |
80aa9312 JB |
1931 | if (INTEL_INFO(dev)->gen < 5) |
1932 | return; | |
1933 | ||
eddfcbcd ML |
1934 | if (pll == NULL) |
1935 | return; | |
92f2584a | 1936 | |
eddfcbcd | 1937 | if (WARN_ON(!(pll->config.crtc_mask & (1 << drm_crtc_index(&crtc->base))))) |
48da64a8 | 1938 | return; |
7a419866 | 1939 | |
46edb027 DV |
1940 | DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n", |
1941 | pll->name, pll->active, pll->on, | |
e2b78267 | 1942 | crtc->base.base.id); |
7a419866 | 1943 | |
48da64a8 | 1944 | if (WARN_ON(pll->active == 0)) { |
e9d6944e | 1945 | assert_shared_dpll_disabled(dev_priv, pll); |
48da64a8 CW |
1946 | return; |
1947 | } | |
1948 | ||
e9d6944e | 1949 | assert_shared_dpll_enabled(dev_priv, pll); |
f4a091c7 | 1950 | WARN_ON(!pll->on); |
cdbd2316 | 1951 | if (--pll->active) |
7a419866 | 1952 | return; |
ee7b9f93 | 1953 | |
46edb027 | 1954 | DRM_DEBUG_KMS("disabling %s\n", pll->name); |
e7b903d2 | 1955 | pll->disable(dev_priv, pll); |
ee7b9f93 | 1956 | pll->on = false; |
bd2bb1b9 PZ |
1957 | |
1958 | intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS); | |
92f2584a JB |
1959 | } |
1960 | ||
b8a4f404 PZ |
1961 | static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
1962 | enum pipe pipe) | |
040484af | 1963 | { |
23670b32 | 1964 | struct drm_device *dev = dev_priv->dev; |
7c26e5c6 | 1965 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
e2b78267 | 1966 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
f0f59a00 VS |
1967 | i915_reg_t reg; |
1968 | uint32_t val, pipeconf_val; | |
040484af JB |
1969 | |
1970 | /* PCH only available on ILK+ */ | |
55522f37 | 1971 | BUG_ON(!HAS_PCH_SPLIT(dev)); |
040484af JB |
1972 | |
1973 | /* Make sure PCH DPLL is enabled */ | |
e72f9fbf | 1974 | assert_shared_dpll_enabled(dev_priv, |
e9d6944e | 1975 | intel_crtc_to_shared_dpll(intel_crtc)); |
040484af JB |
1976 | |
1977 | /* FDI must be feeding us bits for PCH ports */ | |
1978 | assert_fdi_tx_enabled(dev_priv, pipe); | |
1979 | assert_fdi_rx_enabled(dev_priv, pipe); | |
1980 | ||
23670b32 DV |
1981 | if (HAS_PCH_CPT(dev)) { |
1982 | /* Workaround: Set the timing override bit before enabling the | |
1983 | * pch transcoder. */ | |
1984 | reg = TRANS_CHICKEN2(pipe); | |
1985 | val = I915_READ(reg); | |
1986 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1987 | I915_WRITE(reg, val); | |
59c859d6 | 1988 | } |
23670b32 | 1989 | |
ab9412ba | 1990 | reg = PCH_TRANSCONF(pipe); |
040484af | 1991 | val = I915_READ(reg); |
5f7f726d | 1992 | pipeconf_val = I915_READ(PIPECONF(pipe)); |
e9bcff5c JB |
1993 | |
1994 | if (HAS_PCH_IBX(dev_priv->dev)) { | |
1995 | /* | |
c5de7c6f VS |
1996 | * Make the BPC in transcoder be consistent with |
1997 | * that in pipeconf reg. For HDMI we must use 8bpc | |
1998 | * here for both 8bpc and 12bpc. | |
e9bcff5c | 1999 | */ |
dfd07d72 | 2000 | val &= ~PIPECONF_BPC_MASK; |
c5de7c6f VS |
2001 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_HDMI)) |
2002 | val |= PIPECONF_8BPC; | |
2003 | else | |
2004 | val |= pipeconf_val & PIPECONF_BPC_MASK; | |
e9bcff5c | 2005 | } |
5f7f726d PZ |
2006 | |
2007 | val &= ~TRANS_INTERLACE_MASK; | |
2008 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK) | |
7c26e5c6 | 2009 | if (HAS_PCH_IBX(dev_priv->dev) && |
409ee761 | 2010 | intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
7c26e5c6 PZ |
2011 | val |= TRANS_LEGACY_INTERLACED_ILK; |
2012 | else | |
2013 | val |= TRANS_INTERLACED; | |
5f7f726d PZ |
2014 | else |
2015 | val |= TRANS_PROGRESSIVE; | |
2016 | ||
040484af JB |
2017 | I915_WRITE(reg, val | TRANS_ENABLE); |
2018 | if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100)) | |
4bb6f1f3 | 2019 | DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe)); |
040484af JB |
2020 | } |
2021 | ||
8fb033d7 | 2022 | static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
937bb610 | 2023 | enum transcoder cpu_transcoder) |
040484af | 2024 | { |
8fb033d7 | 2025 | u32 val, pipeconf_val; |
8fb033d7 PZ |
2026 | |
2027 | /* PCH only available on ILK+ */ | |
55522f37 | 2028 | BUG_ON(!HAS_PCH_SPLIT(dev_priv->dev)); |
8fb033d7 | 2029 | |
8fb033d7 | 2030 | /* FDI must be feeding us bits for PCH ports */ |
1a240d4d | 2031 | assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder); |
937bb610 | 2032 | assert_fdi_rx_enabled(dev_priv, TRANSCODER_A); |
8fb033d7 | 2033 | |
223a6fdf | 2034 | /* Workaround: set timing override bit. */ |
36c0d0cf | 2035 | val = I915_READ(TRANS_CHICKEN2(PIPE_A)); |
23670b32 | 2036 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; |
36c0d0cf | 2037 | I915_WRITE(TRANS_CHICKEN2(PIPE_A), val); |
223a6fdf | 2038 | |
25f3ef11 | 2039 | val = TRANS_ENABLE; |
937bb610 | 2040 | pipeconf_val = I915_READ(PIPECONF(cpu_transcoder)); |
8fb033d7 | 2041 | |
9a76b1c6 PZ |
2042 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) == |
2043 | PIPECONF_INTERLACED_ILK) | |
a35f2679 | 2044 | val |= TRANS_INTERLACED; |
8fb033d7 PZ |
2045 | else |
2046 | val |= TRANS_PROGRESSIVE; | |
2047 | ||
ab9412ba DV |
2048 | I915_WRITE(LPT_TRANSCONF, val); |
2049 | if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100)) | |
937bb610 | 2050 | DRM_ERROR("Failed to enable PCH transcoder\n"); |
8fb033d7 PZ |
2051 | } |
2052 | ||
b8a4f404 PZ |
2053 | static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv, |
2054 | enum pipe pipe) | |
040484af | 2055 | { |
23670b32 | 2056 | struct drm_device *dev = dev_priv->dev; |
f0f59a00 VS |
2057 | i915_reg_t reg; |
2058 | uint32_t val; | |
040484af JB |
2059 | |
2060 | /* FDI relies on the transcoder */ | |
2061 | assert_fdi_tx_disabled(dev_priv, pipe); | |
2062 | assert_fdi_rx_disabled(dev_priv, pipe); | |
2063 | ||
291906f1 JB |
2064 | /* Ports must be off as well */ |
2065 | assert_pch_ports_disabled(dev_priv, pipe); | |
2066 | ||
ab9412ba | 2067 | reg = PCH_TRANSCONF(pipe); |
040484af JB |
2068 | val = I915_READ(reg); |
2069 | val &= ~TRANS_ENABLE; | |
2070 | I915_WRITE(reg, val); | |
2071 | /* wait for PCH transcoder off, transcoder state */ | |
2072 | if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50)) | |
4bb6f1f3 | 2073 | DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe)); |
23670b32 | 2074 | |
c465613b | 2075 | if (HAS_PCH_CPT(dev)) { |
23670b32 DV |
2076 | /* Workaround: Clear the timing override chicken bit again. */ |
2077 | reg = TRANS_CHICKEN2(pipe); | |
2078 | val = I915_READ(reg); | |
2079 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; | |
2080 | I915_WRITE(reg, val); | |
2081 | } | |
040484af JB |
2082 | } |
2083 | ||
ab4d966c | 2084 | static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv) |
8fb033d7 | 2085 | { |
8fb033d7 PZ |
2086 | u32 val; |
2087 | ||
ab9412ba | 2088 | val = I915_READ(LPT_TRANSCONF); |
8fb033d7 | 2089 | val &= ~TRANS_ENABLE; |
ab9412ba | 2090 | I915_WRITE(LPT_TRANSCONF, val); |
8fb033d7 | 2091 | /* wait for PCH transcoder off, transcoder state */ |
ab9412ba | 2092 | if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50)) |
8a52fd9f | 2093 | DRM_ERROR("Failed to disable PCH transcoder\n"); |
223a6fdf PZ |
2094 | |
2095 | /* Workaround: clear timing override bit. */ | |
36c0d0cf | 2096 | val = I915_READ(TRANS_CHICKEN2(PIPE_A)); |
23670b32 | 2097 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; |
36c0d0cf | 2098 | I915_WRITE(TRANS_CHICKEN2(PIPE_A), val); |
040484af JB |
2099 | } |
2100 | ||
b24e7179 | 2101 | /** |
309cfea8 | 2102 | * intel_enable_pipe - enable a pipe, asserting requirements |
0372264a | 2103 | * @crtc: crtc responsible for the pipe |
b24e7179 | 2104 | * |
0372264a | 2105 | * Enable @crtc's pipe, making sure that various hardware specific requirements |
b24e7179 | 2106 | * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc. |
b24e7179 | 2107 | */ |
e1fdc473 | 2108 | static void intel_enable_pipe(struct intel_crtc *crtc) |
b24e7179 | 2109 | { |
0372264a PZ |
2110 | struct drm_device *dev = crtc->base.dev; |
2111 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2112 | enum pipe pipe = crtc->pipe; | |
1a70a728 | 2113 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
1a240d4d | 2114 | enum pipe pch_transcoder; |
f0f59a00 | 2115 | i915_reg_t reg; |
b24e7179 JB |
2116 | u32 val; |
2117 | ||
9e2ee2dd VS |
2118 | DRM_DEBUG_KMS("enabling pipe %c\n", pipe_name(pipe)); |
2119 | ||
58c6eaa2 | 2120 | assert_planes_disabled(dev_priv, pipe); |
93ce0ba6 | 2121 | assert_cursor_disabled(dev_priv, pipe); |
58c6eaa2 DV |
2122 | assert_sprites_disabled(dev_priv, pipe); |
2123 | ||
681e5811 | 2124 | if (HAS_PCH_LPT(dev_priv->dev)) |
cc391bbb PZ |
2125 | pch_transcoder = TRANSCODER_A; |
2126 | else | |
2127 | pch_transcoder = pipe; | |
2128 | ||
b24e7179 JB |
2129 | /* |
2130 | * A pipe without a PLL won't actually be able to drive bits from | |
2131 | * a plane. On ILK+ the pipe PLLs are integrated, so we don't | |
2132 | * need the check. | |
2133 | */ | |
50360403 | 2134 | if (HAS_GMCH_DISPLAY(dev_priv->dev)) |
a65347ba | 2135 | if (crtc->config->has_dsi_encoder) |
23538ef1 JN |
2136 | assert_dsi_pll_enabled(dev_priv); |
2137 | else | |
2138 | assert_pll_enabled(dev_priv, pipe); | |
040484af | 2139 | else { |
6e3c9717 | 2140 | if (crtc->config->has_pch_encoder) { |
040484af | 2141 | /* if driving the PCH, we need FDI enabled */ |
cc391bbb | 2142 | assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder); |
1a240d4d DV |
2143 | assert_fdi_tx_pll_enabled(dev_priv, |
2144 | (enum pipe) cpu_transcoder); | |
040484af JB |
2145 | } |
2146 | /* FIXME: assert CPU port conditions for SNB+ */ | |
2147 | } | |
b24e7179 | 2148 | |
702e7a56 | 2149 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 2150 | val = I915_READ(reg); |
7ad25d48 | 2151 | if (val & PIPECONF_ENABLE) { |
b6b5d049 VS |
2152 | WARN_ON(!((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || |
2153 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))); | |
00d70b15 | 2154 | return; |
7ad25d48 | 2155 | } |
00d70b15 CW |
2156 | |
2157 | I915_WRITE(reg, val | PIPECONF_ENABLE); | |
851855d8 | 2158 | POSTING_READ(reg); |
b24e7179 JB |
2159 | } |
2160 | ||
2161 | /** | |
309cfea8 | 2162 | * intel_disable_pipe - disable a pipe, asserting requirements |
575f7ab7 | 2163 | * @crtc: crtc whose pipes is to be disabled |
b24e7179 | 2164 | * |
575f7ab7 VS |
2165 | * Disable the pipe of @crtc, making sure that various hardware |
2166 | * specific requirements are met, if applicable, e.g. plane | |
2167 | * disabled, panel fitter off, etc. | |
b24e7179 JB |
2168 | * |
2169 | * Will wait until the pipe has shut down before returning. | |
2170 | */ | |
575f7ab7 | 2171 | static void intel_disable_pipe(struct intel_crtc *crtc) |
b24e7179 | 2172 | { |
575f7ab7 | 2173 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; |
6e3c9717 | 2174 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
575f7ab7 | 2175 | enum pipe pipe = crtc->pipe; |
f0f59a00 | 2176 | i915_reg_t reg; |
b24e7179 JB |
2177 | u32 val; |
2178 | ||
9e2ee2dd VS |
2179 | DRM_DEBUG_KMS("disabling pipe %c\n", pipe_name(pipe)); |
2180 | ||
b24e7179 JB |
2181 | /* |
2182 | * Make sure planes won't keep trying to pump pixels to us, | |
2183 | * or we might hang the display. | |
2184 | */ | |
2185 | assert_planes_disabled(dev_priv, pipe); | |
93ce0ba6 | 2186 | assert_cursor_disabled(dev_priv, pipe); |
19332d7a | 2187 | assert_sprites_disabled(dev_priv, pipe); |
b24e7179 | 2188 | |
702e7a56 | 2189 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 2190 | val = I915_READ(reg); |
00d70b15 CW |
2191 | if ((val & PIPECONF_ENABLE) == 0) |
2192 | return; | |
2193 | ||
67adc644 VS |
2194 | /* |
2195 | * Double wide has implications for planes | |
2196 | * so best keep it disabled when not needed. | |
2197 | */ | |
6e3c9717 | 2198 | if (crtc->config->double_wide) |
67adc644 VS |
2199 | val &= ~PIPECONF_DOUBLE_WIDE; |
2200 | ||
2201 | /* Don't disable pipe or pipe PLLs if needed */ | |
b6b5d049 VS |
2202 | if (!(pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) && |
2203 | !(pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
67adc644 VS |
2204 | val &= ~PIPECONF_ENABLE; |
2205 | ||
2206 | I915_WRITE(reg, val); | |
2207 | if ((val & PIPECONF_ENABLE) == 0) | |
2208 | intel_wait_for_pipe_off(crtc); | |
b24e7179 JB |
2209 | } |
2210 | ||
693db184 CW |
2211 | static bool need_vtd_wa(struct drm_device *dev) |
2212 | { | |
2213 | #ifdef CONFIG_INTEL_IOMMU | |
2214 | if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped) | |
2215 | return true; | |
2216 | #endif | |
2217 | return false; | |
2218 | } | |
2219 | ||
50470bb0 | 2220 | unsigned int |
6761dd31 | 2221 | intel_tile_height(struct drm_device *dev, uint32_t pixel_format, |
fe47ea0c | 2222 | uint64_t fb_format_modifier, unsigned int plane) |
a57ce0b2 | 2223 | { |
6761dd31 TU |
2224 | unsigned int tile_height; |
2225 | uint32_t pixel_bytes; | |
a57ce0b2 | 2226 | |
b5d0e9bf DL |
2227 | switch (fb_format_modifier) { |
2228 | case DRM_FORMAT_MOD_NONE: | |
2229 | tile_height = 1; | |
2230 | break; | |
2231 | case I915_FORMAT_MOD_X_TILED: | |
2232 | tile_height = IS_GEN2(dev) ? 16 : 8; | |
2233 | break; | |
2234 | case I915_FORMAT_MOD_Y_TILED: | |
2235 | tile_height = 32; | |
2236 | break; | |
2237 | case I915_FORMAT_MOD_Yf_TILED: | |
fe47ea0c | 2238 | pixel_bytes = drm_format_plane_cpp(pixel_format, plane); |
6761dd31 | 2239 | switch (pixel_bytes) { |
b5d0e9bf | 2240 | default: |
6761dd31 | 2241 | case 1: |
b5d0e9bf DL |
2242 | tile_height = 64; |
2243 | break; | |
6761dd31 TU |
2244 | case 2: |
2245 | case 4: | |
b5d0e9bf DL |
2246 | tile_height = 32; |
2247 | break; | |
6761dd31 | 2248 | case 8: |
b5d0e9bf DL |
2249 | tile_height = 16; |
2250 | break; | |
6761dd31 | 2251 | case 16: |
b5d0e9bf DL |
2252 | WARN_ONCE(1, |
2253 | "128-bit pixels are not supported for display!"); | |
2254 | tile_height = 16; | |
2255 | break; | |
2256 | } | |
2257 | break; | |
2258 | default: | |
2259 | MISSING_CASE(fb_format_modifier); | |
2260 | tile_height = 1; | |
2261 | break; | |
2262 | } | |
091df6cb | 2263 | |
6761dd31 TU |
2264 | return tile_height; |
2265 | } | |
2266 | ||
2267 | unsigned int | |
2268 | intel_fb_align_height(struct drm_device *dev, unsigned int height, | |
2269 | uint32_t pixel_format, uint64_t fb_format_modifier) | |
2270 | { | |
2271 | return ALIGN(height, intel_tile_height(dev, pixel_format, | |
fe47ea0c | 2272 | fb_format_modifier, 0)); |
a57ce0b2 JB |
2273 | } |
2274 | ||
75c82a53 | 2275 | static void |
f64b98cd TU |
2276 | intel_fill_fb_ggtt_view(struct i915_ggtt_view *view, struct drm_framebuffer *fb, |
2277 | const struct drm_plane_state *plane_state) | |
2278 | { | |
a6d09186 | 2279 | struct intel_rotation_info *info = &view->params.rotation_info; |
84fe03f7 | 2280 | unsigned int tile_height, tile_pitch; |
50470bb0 | 2281 | |
f64b98cd TU |
2282 | *view = i915_ggtt_view_normal; |
2283 | ||
50470bb0 | 2284 | if (!plane_state) |
75c82a53 | 2285 | return; |
50470bb0 | 2286 | |
121920fa | 2287 | if (!intel_rotation_90_or_270(plane_state->rotation)) |
75c82a53 | 2288 | return; |
50470bb0 | 2289 | |
9abc4648 | 2290 | *view = i915_ggtt_view_rotated; |
50470bb0 TU |
2291 | |
2292 | info->height = fb->height; | |
2293 | info->pixel_format = fb->pixel_format; | |
2294 | info->pitch = fb->pitches[0]; | |
89e3e142 | 2295 | info->uv_offset = fb->offsets[1]; |
50470bb0 TU |
2296 | info->fb_modifier = fb->modifier[0]; |
2297 | ||
84fe03f7 | 2298 | tile_height = intel_tile_height(fb->dev, fb->pixel_format, |
fe47ea0c | 2299 | fb->modifier[0], 0); |
84fe03f7 TU |
2300 | tile_pitch = PAGE_SIZE / tile_height; |
2301 | info->width_pages = DIV_ROUND_UP(fb->pitches[0], tile_pitch); | |
2302 | info->height_pages = DIV_ROUND_UP(fb->height, tile_height); | |
2303 | info->size = info->width_pages * info->height_pages * PAGE_SIZE; | |
2304 | ||
89e3e142 TU |
2305 | if (info->pixel_format == DRM_FORMAT_NV12) { |
2306 | tile_height = intel_tile_height(fb->dev, fb->pixel_format, | |
2307 | fb->modifier[0], 1); | |
2308 | tile_pitch = PAGE_SIZE / tile_height; | |
2309 | info->width_pages_uv = DIV_ROUND_UP(fb->pitches[0], tile_pitch); | |
2310 | info->height_pages_uv = DIV_ROUND_UP(fb->height / 2, | |
2311 | tile_height); | |
2312 | info->size_uv = info->width_pages_uv * info->height_pages_uv * | |
2313 | PAGE_SIZE; | |
2314 | } | |
f64b98cd TU |
2315 | } |
2316 | ||
4e9a86b6 VS |
2317 | static unsigned int intel_linear_alignment(struct drm_i915_private *dev_priv) |
2318 | { | |
2319 | if (INTEL_INFO(dev_priv)->gen >= 9) | |
2320 | return 256 * 1024; | |
985b8bb4 VS |
2321 | else if (IS_BROADWATER(dev_priv) || IS_CRESTLINE(dev_priv) || |
2322 | IS_VALLEYVIEW(dev_priv)) | |
4e9a86b6 VS |
2323 | return 128 * 1024; |
2324 | else if (INTEL_INFO(dev_priv)->gen >= 4) | |
2325 | return 4 * 1024; | |
2326 | else | |
44c5905e | 2327 | return 0; |
4e9a86b6 VS |
2328 | } |
2329 | ||
127bd2ac | 2330 | int |
850c4cdc TU |
2331 | intel_pin_and_fence_fb_obj(struct drm_plane *plane, |
2332 | struct drm_framebuffer *fb, | |
7580d774 | 2333 | const struct drm_plane_state *plane_state) |
6b95a207 | 2334 | { |
850c4cdc | 2335 | struct drm_device *dev = fb->dev; |
ce453d81 | 2336 | struct drm_i915_private *dev_priv = dev->dev_private; |
850c4cdc | 2337 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
f64b98cd | 2338 | struct i915_ggtt_view view; |
6b95a207 KH |
2339 | u32 alignment; |
2340 | int ret; | |
2341 | ||
ebcdd39e MR |
2342 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
2343 | ||
7b911adc TU |
2344 | switch (fb->modifier[0]) { |
2345 | case DRM_FORMAT_MOD_NONE: | |
4e9a86b6 | 2346 | alignment = intel_linear_alignment(dev_priv); |
6b95a207 | 2347 | break; |
7b911adc | 2348 | case I915_FORMAT_MOD_X_TILED: |
1fada4cc DL |
2349 | if (INTEL_INFO(dev)->gen >= 9) |
2350 | alignment = 256 * 1024; | |
2351 | else { | |
2352 | /* pin() will align the object as required by fence */ | |
2353 | alignment = 0; | |
2354 | } | |
6b95a207 | 2355 | break; |
7b911adc | 2356 | case I915_FORMAT_MOD_Y_TILED: |
1327b9a1 DL |
2357 | case I915_FORMAT_MOD_Yf_TILED: |
2358 | if (WARN_ONCE(INTEL_INFO(dev)->gen < 9, | |
2359 | "Y tiling bo slipped through, driver bug!\n")) | |
2360 | return -EINVAL; | |
2361 | alignment = 1 * 1024 * 1024; | |
2362 | break; | |
6b95a207 | 2363 | default: |
7b911adc TU |
2364 | MISSING_CASE(fb->modifier[0]); |
2365 | return -EINVAL; | |
6b95a207 KH |
2366 | } |
2367 | ||
75c82a53 | 2368 | intel_fill_fb_ggtt_view(&view, fb, plane_state); |
f64b98cd | 2369 | |
693db184 CW |
2370 | /* Note that the w/a also requires 64 PTE of padding following the |
2371 | * bo. We currently fill all unused PTE with the shadow page and so | |
2372 | * we should always have valid PTE following the scanout preventing | |
2373 | * the VT-d warning. | |
2374 | */ | |
2375 | if (need_vtd_wa(dev) && alignment < 256 * 1024) | |
2376 | alignment = 256 * 1024; | |
2377 | ||
d6dd6843 PZ |
2378 | /* |
2379 | * Global gtt pte registers are special registers which actually forward | |
2380 | * writes to a chunk of system memory. Which means that there is no risk | |
2381 | * that the register values disappear as soon as we call | |
2382 | * intel_runtime_pm_put(), so it is correct to wrap only the | |
2383 | * pin/unpin/fence and not more. | |
2384 | */ | |
2385 | intel_runtime_pm_get(dev_priv); | |
2386 | ||
7580d774 ML |
2387 | ret = i915_gem_object_pin_to_display_plane(obj, alignment, |
2388 | &view); | |
48b956c5 | 2389 | if (ret) |
b26a6b35 | 2390 | goto err_pm; |
6b95a207 KH |
2391 | |
2392 | /* Install a fence for tiled scan-out. Pre-i965 always needs a | |
2393 | * fence, whereas 965+ only requires a fence if using | |
2394 | * framebuffer compression. For simplicity, we always install | |
2395 | * a fence as the cost is not that onerous. | |
2396 | */ | |
9807216f VK |
2397 | if (view.type == I915_GGTT_VIEW_NORMAL) { |
2398 | ret = i915_gem_object_get_fence(obj); | |
2399 | if (ret == -EDEADLK) { | |
2400 | /* | |
2401 | * -EDEADLK means there are no free fences | |
2402 | * no pending flips. | |
2403 | * | |
2404 | * This is propagated to atomic, but it uses | |
2405 | * -EDEADLK to force a locking recovery, so | |
2406 | * change the returned error to -EBUSY. | |
2407 | */ | |
2408 | ret = -EBUSY; | |
2409 | goto err_unpin; | |
2410 | } else if (ret) | |
2411 | goto err_unpin; | |
1690e1eb | 2412 | |
9807216f VK |
2413 | i915_gem_object_pin_fence(obj); |
2414 | } | |
6b95a207 | 2415 | |
d6dd6843 | 2416 | intel_runtime_pm_put(dev_priv); |
6b95a207 | 2417 | return 0; |
48b956c5 CW |
2418 | |
2419 | err_unpin: | |
f64b98cd | 2420 | i915_gem_object_unpin_from_display_plane(obj, &view); |
b26a6b35 | 2421 | err_pm: |
d6dd6843 | 2422 | intel_runtime_pm_put(dev_priv); |
48b956c5 | 2423 | return ret; |
6b95a207 KH |
2424 | } |
2425 | ||
82bc3b2d TU |
2426 | static void intel_unpin_fb_obj(struct drm_framebuffer *fb, |
2427 | const struct drm_plane_state *plane_state) | |
1690e1eb | 2428 | { |
82bc3b2d | 2429 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
f64b98cd | 2430 | struct i915_ggtt_view view; |
82bc3b2d | 2431 | |
ebcdd39e MR |
2432 | WARN_ON(!mutex_is_locked(&obj->base.dev->struct_mutex)); |
2433 | ||
75c82a53 | 2434 | intel_fill_fb_ggtt_view(&view, fb, plane_state); |
f64b98cd | 2435 | |
9807216f VK |
2436 | if (view.type == I915_GGTT_VIEW_NORMAL) |
2437 | i915_gem_object_unpin_fence(obj); | |
2438 | ||
f64b98cd | 2439 | i915_gem_object_unpin_from_display_plane(obj, &view); |
1690e1eb CW |
2440 | } |
2441 | ||
c2c75131 DV |
2442 | /* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel |
2443 | * is assumed to be a power-of-two. */ | |
4e9a86b6 VS |
2444 | unsigned long intel_gen4_compute_page_offset(struct drm_i915_private *dev_priv, |
2445 | int *x, int *y, | |
bc752862 CW |
2446 | unsigned int tiling_mode, |
2447 | unsigned int cpp, | |
2448 | unsigned int pitch) | |
c2c75131 | 2449 | { |
bc752862 CW |
2450 | if (tiling_mode != I915_TILING_NONE) { |
2451 | unsigned int tile_rows, tiles; | |
c2c75131 | 2452 | |
bc752862 CW |
2453 | tile_rows = *y / 8; |
2454 | *y %= 8; | |
c2c75131 | 2455 | |
bc752862 CW |
2456 | tiles = *x / (512/cpp); |
2457 | *x %= 512/cpp; | |
2458 | ||
2459 | return tile_rows * pitch * 8 + tiles * 4096; | |
2460 | } else { | |
4e9a86b6 | 2461 | unsigned int alignment = intel_linear_alignment(dev_priv) - 1; |
bc752862 CW |
2462 | unsigned int offset; |
2463 | ||
2464 | offset = *y * pitch + *x * cpp; | |
4e9a86b6 VS |
2465 | *y = (offset & alignment) / pitch; |
2466 | *x = ((offset & alignment) - *y * pitch) / cpp; | |
2467 | return offset & ~alignment; | |
bc752862 | 2468 | } |
c2c75131 DV |
2469 | } |
2470 | ||
b35d63fa | 2471 | static int i9xx_format_to_fourcc(int format) |
46f297fb JB |
2472 | { |
2473 | switch (format) { | |
2474 | case DISPPLANE_8BPP: | |
2475 | return DRM_FORMAT_C8; | |
2476 | case DISPPLANE_BGRX555: | |
2477 | return DRM_FORMAT_XRGB1555; | |
2478 | case DISPPLANE_BGRX565: | |
2479 | return DRM_FORMAT_RGB565; | |
2480 | default: | |
2481 | case DISPPLANE_BGRX888: | |
2482 | return DRM_FORMAT_XRGB8888; | |
2483 | case DISPPLANE_RGBX888: | |
2484 | return DRM_FORMAT_XBGR8888; | |
2485 | case DISPPLANE_BGRX101010: | |
2486 | return DRM_FORMAT_XRGB2101010; | |
2487 | case DISPPLANE_RGBX101010: | |
2488 | return DRM_FORMAT_XBGR2101010; | |
2489 | } | |
2490 | } | |
2491 | ||
bc8d7dff DL |
2492 | static int skl_format_to_fourcc(int format, bool rgb_order, bool alpha) |
2493 | { | |
2494 | switch (format) { | |
2495 | case PLANE_CTL_FORMAT_RGB_565: | |
2496 | return DRM_FORMAT_RGB565; | |
2497 | default: | |
2498 | case PLANE_CTL_FORMAT_XRGB_8888: | |
2499 | if (rgb_order) { | |
2500 | if (alpha) | |
2501 | return DRM_FORMAT_ABGR8888; | |
2502 | else | |
2503 | return DRM_FORMAT_XBGR8888; | |
2504 | } else { | |
2505 | if (alpha) | |
2506 | return DRM_FORMAT_ARGB8888; | |
2507 | else | |
2508 | return DRM_FORMAT_XRGB8888; | |
2509 | } | |
2510 | case PLANE_CTL_FORMAT_XRGB_2101010: | |
2511 | if (rgb_order) | |
2512 | return DRM_FORMAT_XBGR2101010; | |
2513 | else | |
2514 | return DRM_FORMAT_XRGB2101010; | |
2515 | } | |
2516 | } | |
2517 | ||
5724dbd1 | 2518 | static bool |
f6936e29 DV |
2519 | intel_alloc_initial_plane_obj(struct intel_crtc *crtc, |
2520 | struct intel_initial_plane_config *plane_config) | |
46f297fb JB |
2521 | { |
2522 | struct drm_device *dev = crtc->base.dev; | |
3badb49f | 2523 | struct drm_i915_private *dev_priv = to_i915(dev); |
46f297fb JB |
2524 | struct drm_i915_gem_object *obj = NULL; |
2525 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; | |
2d14030b | 2526 | struct drm_framebuffer *fb = &plane_config->fb->base; |
f37b5c2b DV |
2527 | u32 base_aligned = round_down(plane_config->base, PAGE_SIZE); |
2528 | u32 size_aligned = round_up(plane_config->base + plane_config->size, | |
2529 | PAGE_SIZE); | |
2530 | ||
2531 | size_aligned -= base_aligned; | |
46f297fb | 2532 | |
ff2652ea CW |
2533 | if (plane_config->size == 0) |
2534 | return false; | |
2535 | ||
3badb49f PZ |
2536 | /* If the FB is too big, just don't use it since fbdev is not very |
2537 | * important and we should probably use that space with FBC or other | |
2538 | * features. */ | |
2539 | if (size_aligned * 2 > dev_priv->gtt.stolen_usable_size) | |
2540 | return false; | |
2541 | ||
f37b5c2b DV |
2542 | obj = i915_gem_object_create_stolen_for_preallocated(dev, |
2543 | base_aligned, | |
2544 | base_aligned, | |
2545 | size_aligned); | |
46f297fb | 2546 | if (!obj) |
484b41dd | 2547 | return false; |
46f297fb | 2548 | |
49af449b DL |
2549 | obj->tiling_mode = plane_config->tiling; |
2550 | if (obj->tiling_mode == I915_TILING_X) | |
6bf129df | 2551 | obj->stride = fb->pitches[0]; |
46f297fb | 2552 | |
6bf129df DL |
2553 | mode_cmd.pixel_format = fb->pixel_format; |
2554 | mode_cmd.width = fb->width; | |
2555 | mode_cmd.height = fb->height; | |
2556 | mode_cmd.pitches[0] = fb->pitches[0]; | |
18c5247e DV |
2557 | mode_cmd.modifier[0] = fb->modifier[0]; |
2558 | mode_cmd.flags = DRM_MODE_FB_MODIFIERS; | |
46f297fb JB |
2559 | |
2560 | mutex_lock(&dev->struct_mutex); | |
6bf129df | 2561 | if (intel_framebuffer_init(dev, to_intel_framebuffer(fb), |
484b41dd | 2562 | &mode_cmd, obj)) { |
46f297fb JB |
2563 | DRM_DEBUG_KMS("intel fb init failed\n"); |
2564 | goto out_unref_obj; | |
2565 | } | |
46f297fb | 2566 | mutex_unlock(&dev->struct_mutex); |
484b41dd | 2567 | |
f6936e29 | 2568 | DRM_DEBUG_KMS("initial plane fb obj %p\n", obj); |
484b41dd | 2569 | return true; |
46f297fb JB |
2570 | |
2571 | out_unref_obj: | |
2572 | drm_gem_object_unreference(&obj->base); | |
2573 | mutex_unlock(&dev->struct_mutex); | |
484b41dd JB |
2574 | return false; |
2575 | } | |
2576 | ||
afd65eb4 MR |
2577 | /* Update plane->state->fb to match plane->fb after driver-internal updates */ |
2578 | static void | |
2579 | update_state_fb(struct drm_plane *plane) | |
2580 | { | |
2581 | if (plane->fb == plane->state->fb) | |
2582 | return; | |
2583 | ||
2584 | if (plane->state->fb) | |
2585 | drm_framebuffer_unreference(plane->state->fb); | |
2586 | plane->state->fb = plane->fb; | |
2587 | if (plane->state->fb) | |
2588 | drm_framebuffer_reference(plane->state->fb); | |
2589 | } | |
2590 | ||
5724dbd1 | 2591 | static void |
f6936e29 DV |
2592 | intel_find_initial_plane_obj(struct intel_crtc *intel_crtc, |
2593 | struct intel_initial_plane_config *plane_config) | |
484b41dd JB |
2594 | { |
2595 | struct drm_device *dev = intel_crtc->base.dev; | |
d9ceb816 | 2596 | struct drm_i915_private *dev_priv = dev->dev_private; |
484b41dd JB |
2597 | struct drm_crtc *c; |
2598 | struct intel_crtc *i; | |
2ff8fde1 | 2599 | struct drm_i915_gem_object *obj; |
88595ac9 | 2600 | struct drm_plane *primary = intel_crtc->base.primary; |
be5651f2 | 2601 | struct drm_plane_state *plane_state = primary->state; |
88595ac9 | 2602 | struct drm_framebuffer *fb; |
484b41dd | 2603 | |
2d14030b | 2604 | if (!plane_config->fb) |
484b41dd JB |
2605 | return; |
2606 | ||
f6936e29 | 2607 | if (intel_alloc_initial_plane_obj(intel_crtc, plane_config)) { |
88595ac9 DV |
2608 | fb = &plane_config->fb->base; |
2609 | goto valid_fb; | |
f55548b5 | 2610 | } |
484b41dd | 2611 | |
2d14030b | 2612 | kfree(plane_config->fb); |
484b41dd JB |
2613 | |
2614 | /* | |
2615 | * Failed to alloc the obj, check to see if we should share | |
2616 | * an fb with another CRTC instead | |
2617 | */ | |
70e1e0ec | 2618 | for_each_crtc(dev, c) { |
484b41dd JB |
2619 | i = to_intel_crtc(c); |
2620 | ||
2621 | if (c == &intel_crtc->base) | |
2622 | continue; | |
2623 | ||
2ff8fde1 MR |
2624 | if (!i->active) |
2625 | continue; | |
2626 | ||
88595ac9 DV |
2627 | fb = c->primary->fb; |
2628 | if (!fb) | |
484b41dd JB |
2629 | continue; |
2630 | ||
88595ac9 | 2631 | obj = intel_fb_obj(fb); |
2ff8fde1 | 2632 | if (i915_gem_obj_ggtt_offset(obj) == plane_config->base) { |
88595ac9 DV |
2633 | drm_framebuffer_reference(fb); |
2634 | goto valid_fb; | |
484b41dd JB |
2635 | } |
2636 | } | |
88595ac9 DV |
2637 | |
2638 | return; | |
2639 | ||
2640 | valid_fb: | |
f44e2659 VS |
2641 | plane_state->src_x = 0; |
2642 | plane_state->src_y = 0; | |
be5651f2 ML |
2643 | plane_state->src_w = fb->width << 16; |
2644 | plane_state->src_h = fb->height << 16; | |
2645 | ||
f44e2659 VS |
2646 | plane_state->crtc_x = 0; |
2647 | plane_state->crtc_y = 0; | |
be5651f2 ML |
2648 | plane_state->crtc_w = fb->width; |
2649 | plane_state->crtc_h = fb->height; | |
2650 | ||
88595ac9 DV |
2651 | obj = intel_fb_obj(fb); |
2652 | if (obj->tiling_mode != I915_TILING_NONE) | |
2653 | dev_priv->preserve_bios_swizzle = true; | |
2654 | ||
be5651f2 ML |
2655 | drm_framebuffer_reference(fb); |
2656 | primary->fb = primary->state->fb = fb; | |
36750f28 | 2657 | primary->crtc = primary->state->crtc = &intel_crtc->base; |
36750f28 | 2658 | intel_crtc->base.state->plane_mask |= (1 << drm_plane_index(primary)); |
a9ff8714 | 2659 | obj->frontbuffer_bits |= to_intel_plane(primary)->frontbuffer_bit; |
46f297fb JB |
2660 | } |
2661 | ||
29b9bde6 DV |
2662 | static void i9xx_update_primary_plane(struct drm_crtc *crtc, |
2663 | struct drm_framebuffer *fb, | |
2664 | int x, int y) | |
81255565 JB |
2665 | { |
2666 | struct drm_device *dev = crtc->dev; | |
2667 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2668 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
b70709a6 ML |
2669 | struct drm_plane *primary = crtc->primary; |
2670 | bool visible = to_intel_plane_state(primary->state)->visible; | |
c9ba6fad | 2671 | struct drm_i915_gem_object *obj; |
81255565 | 2672 | int plane = intel_crtc->plane; |
e506a0c6 | 2673 | unsigned long linear_offset; |
81255565 | 2674 | u32 dspcntr; |
f0f59a00 | 2675 | i915_reg_t reg = DSPCNTR(plane); |
48404c1e | 2676 | int pixel_size; |
f45651ba | 2677 | |
b70709a6 | 2678 | if (!visible || !fb) { |
fdd508a6 VS |
2679 | I915_WRITE(reg, 0); |
2680 | if (INTEL_INFO(dev)->gen >= 4) | |
2681 | I915_WRITE(DSPSURF(plane), 0); | |
2682 | else | |
2683 | I915_WRITE(DSPADDR(plane), 0); | |
2684 | POSTING_READ(reg); | |
2685 | return; | |
2686 | } | |
2687 | ||
c9ba6fad VS |
2688 | obj = intel_fb_obj(fb); |
2689 | if (WARN_ON(obj == NULL)) | |
2690 | return; | |
2691 | ||
2692 | pixel_size = drm_format_plane_cpp(fb->pixel_format, 0); | |
2693 | ||
f45651ba VS |
2694 | dspcntr = DISPPLANE_GAMMA_ENABLE; |
2695 | ||
fdd508a6 | 2696 | dspcntr |= DISPLAY_PLANE_ENABLE; |
f45651ba VS |
2697 | |
2698 | if (INTEL_INFO(dev)->gen < 4) { | |
2699 | if (intel_crtc->pipe == PIPE_B) | |
2700 | dspcntr |= DISPPLANE_SEL_PIPE_B; | |
2701 | ||
2702 | /* pipesrc and dspsize control the size that is scaled from, | |
2703 | * which should always be the user's requested size. | |
2704 | */ | |
2705 | I915_WRITE(DSPSIZE(plane), | |
6e3c9717 ACO |
2706 | ((intel_crtc->config->pipe_src_h - 1) << 16) | |
2707 | (intel_crtc->config->pipe_src_w - 1)); | |
f45651ba | 2708 | I915_WRITE(DSPPOS(plane), 0); |
c14b0485 VS |
2709 | } else if (IS_CHERRYVIEW(dev) && plane == PLANE_B) { |
2710 | I915_WRITE(PRIMSIZE(plane), | |
6e3c9717 ACO |
2711 | ((intel_crtc->config->pipe_src_h - 1) << 16) | |
2712 | (intel_crtc->config->pipe_src_w - 1)); | |
c14b0485 VS |
2713 | I915_WRITE(PRIMPOS(plane), 0); |
2714 | I915_WRITE(PRIMCNSTALPHA(plane), 0); | |
f45651ba | 2715 | } |
81255565 | 2716 | |
57779d06 VS |
2717 | switch (fb->pixel_format) { |
2718 | case DRM_FORMAT_C8: | |
81255565 JB |
2719 | dspcntr |= DISPPLANE_8BPP; |
2720 | break; | |
57779d06 | 2721 | case DRM_FORMAT_XRGB1555: |
57779d06 | 2722 | dspcntr |= DISPPLANE_BGRX555; |
81255565 | 2723 | break; |
57779d06 VS |
2724 | case DRM_FORMAT_RGB565: |
2725 | dspcntr |= DISPPLANE_BGRX565; | |
2726 | break; | |
2727 | case DRM_FORMAT_XRGB8888: | |
57779d06 VS |
2728 | dspcntr |= DISPPLANE_BGRX888; |
2729 | break; | |
2730 | case DRM_FORMAT_XBGR8888: | |
57779d06 VS |
2731 | dspcntr |= DISPPLANE_RGBX888; |
2732 | break; | |
2733 | case DRM_FORMAT_XRGB2101010: | |
57779d06 VS |
2734 | dspcntr |= DISPPLANE_BGRX101010; |
2735 | break; | |
2736 | case DRM_FORMAT_XBGR2101010: | |
57779d06 | 2737 | dspcntr |= DISPPLANE_RGBX101010; |
81255565 JB |
2738 | break; |
2739 | default: | |
baba133a | 2740 | BUG(); |
81255565 | 2741 | } |
57779d06 | 2742 | |
f45651ba VS |
2743 | if (INTEL_INFO(dev)->gen >= 4 && |
2744 | obj->tiling_mode != I915_TILING_NONE) | |
2745 | dspcntr |= DISPPLANE_TILED; | |
81255565 | 2746 | |
de1aa629 VS |
2747 | if (IS_G4X(dev)) |
2748 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; | |
2749 | ||
b9897127 | 2750 | linear_offset = y * fb->pitches[0] + x * pixel_size; |
81255565 | 2751 | |
c2c75131 DV |
2752 | if (INTEL_INFO(dev)->gen >= 4) { |
2753 | intel_crtc->dspaddr_offset = | |
4e9a86b6 VS |
2754 | intel_gen4_compute_page_offset(dev_priv, |
2755 | &x, &y, obj->tiling_mode, | |
b9897127 | 2756 | pixel_size, |
bc752862 | 2757 | fb->pitches[0]); |
c2c75131 DV |
2758 | linear_offset -= intel_crtc->dspaddr_offset; |
2759 | } else { | |
e506a0c6 | 2760 | intel_crtc->dspaddr_offset = linear_offset; |
c2c75131 | 2761 | } |
e506a0c6 | 2762 | |
8e7d688b | 2763 | if (crtc->primary->state->rotation == BIT(DRM_ROTATE_180)) { |
48404c1e SJ |
2764 | dspcntr |= DISPPLANE_ROTATE_180; |
2765 | ||
6e3c9717 ACO |
2766 | x += (intel_crtc->config->pipe_src_w - 1); |
2767 | y += (intel_crtc->config->pipe_src_h - 1); | |
48404c1e SJ |
2768 | |
2769 | /* Finding the last pixel of the last line of the display | |
2770 | data and adding to linear_offset*/ | |
2771 | linear_offset += | |
6e3c9717 ACO |
2772 | (intel_crtc->config->pipe_src_h - 1) * fb->pitches[0] + |
2773 | (intel_crtc->config->pipe_src_w - 1) * pixel_size; | |
48404c1e SJ |
2774 | } |
2775 | ||
2db3366b PZ |
2776 | intel_crtc->adjusted_x = x; |
2777 | intel_crtc->adjusted_y = y; | |
2778 | ||
48404c1e SJ |
2779 | I915_WRITE(reg, dspcntr); |
2780 | ||
01f2c773 | 2781 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
a6c45cf0 | 2782 | if (INTEL_INFO(dev)->gen >= 4) { |
85ba7b7d DV |
2783 | I915_WRITE(DSPSURF(plane), |
2784 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
5eddb70b | 2785 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); |
e506a0c6 | 2786 | I915_WRITE(DSPLINOFF(plane), linear_offset); |
5eddb70b | 2787 | } else |
f343c5f6 | 2788 | I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset); |
5eddb70b | 2789 | POSTING_READ(reg); |
17638cd6 JB |
2790 | } |
2791 | ||
29b9bde6 DV |
2792 | static void ironlake_update_primary_plane(struct drm_crtc *crtc, |
2793 | struct drm_framebuffer *fb, | |
2794 | int x, int y) | |
17638cd6 JB |
2795 | { |
2796 | struct drm_device *dev = crtc->dev; | |
2797 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2798 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
b70709a6 ML |
2799 | struct drm_plane *primary = crtc->primary; |
2800 | bool visible = to_intel_plane_state(primary->state)->visible; | |
c9ba6fad | 2801 | struct drm_i915_gem_object *obj; |
17638cd6 | 2802 | int plane = intel_crtc->plane; |
e506a0c6 | 2803 | unsigned long linear_offset; |
17638cd6 | 2804 | u32 dspcntr; |
f0f59a00 | 2805 | i915_reg_t reg = DSPCNTR(plane); |
48404c1e | 2806 | int pixel_size; |
f45651ba | 2807 | |
b70709a6 | 2808 | if (!visible || !fb) { |
fdd508a6 VS |
2809 | I915_WRITE(reg, 0); |
2810 | I915_WRITE(DSPSURF(plane), 0); | |
2811 | POSTING_READ(reg); | |
2812 | return; | |
2813 | } | |
2814 | ||
c9ba6fad VS |
2815 | obj = intel_fb_obj(fb); |
2816 | if (WARN_ON(obj == NULL)) | |
2817 | return; | |
2818 | ||
2819 | pixel_size = drm_format_plane_cpp(fb->pixel_format, 0); | |
2820 | ||
f45651ba VS |
2821 | dspcntr = DISPPLANE_GAMMA_ENABLE; |
2822 | ||
fdd508a6 | 2823 | dspcntr |= DISPLAY_PLANE_ENABLE; |
f45651ba VS |
2824 | |
2825 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) | |
2826 | dspcntr |= DISPPLANE_PIPE_CSC_ENABLE; | |
17638cd6 | 2827 | |
57779d06 VS |
2828 | switch (fb->pixel_format) { |
2829 | case DRM_FORMAT_C8: | |
17638cd6 JB |
2830 | dspcntr |= DISPPLANE_8BPP; |
2831 | break; | |
57779d06 VS |
2832 | case DRM_FORMAT_RGB565: |
2833 | dspcntr |= DISPPLANE_BGRX565; | |
17638cd6 | 2834 | break; |
57779d06 | 2835 | case DRM_FORMAT_XRGB8888: |
57779d06 VS |
2836 | dspcntr |= DISPPLANE_BGRX888; |
2837 | break; | |
2838 | case DRM_FORMAT_XBGR8888: | |
57779d06 VS |
2839 | dspcntr |= DISPPLANE_RGBX888; |
2840 | break; | |
2841 | case DRM_FORMAT_XRGB2101010: | |
57779d06 VS |
2842 | dspcntr |= DISPPLANE_BGRX101010; |
2843 | break; | |
2844 | case DRM_FORMAT_XBGR2101010: | |
57779d06 | 2845 | dspcntr |= DISPPLANE_RGBX101010; |
17638cd6 JB |
2846 | break; |
2847 | default: | |
baba133a | 2848 | BUG(); |
17638cd6 JB |
2849 | } |
2850 | ||
2851 | if (obj->tiling_mode != I915_TILING_NONE) | |
2852 | dspcntr |= DISPPLANE_TILED; | |
17638cd6 | 2853 | |
f45651ba | 2854 | if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) |
1f5d76db | 2855 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; |
17638cd6 | 2856 | |
b9897127 | 2857 | linear_offset = y * fb->pitches[0] + x * pixel_size; |
c2c75131 | 2858 | intel_crtc->dspaddr_offset = |
4e9a86b6 VS |
2859 | intel_gen4_compute_page_offset(dev_priv, |
2860 | &x, &y, obj->tiling_mode, | |
b9897127 | 2861 | pixel_size, |
bc752862 | 2862 | fb->pitches[0]); |
c2c75131 | 2863 | linear_offset -= intel_crtc->dspaddr_offset; |
8e7d688b | 2864 | if (crtc->primary->state->rotation == BIT(DRM_ROTATE_180)) { |
48404c1e SJ |
2865 | dspcntr |= DISPPLANE_ROTATE_180; |
2866 | ||
2867 | if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) { | |
6e3c9717 ACO |
2868 | x += (intel_crtc->config->pipe_src_w - 1); |
2869 | y += (intel_crtc->config->pipe_src_h - 1); | |
48404c1e SJ |
2870 | |
2871 | /* Finding the last pixel of the last line of the display | |
2872 | data and adding to linear_offset*/ | |
2873 | linear_offset += | |
6e3c9717 ACO |
2874 | (intel_crtc->config->pipe_src_h - 1) * fb->pitches[0] + |
2875 | (intel_crtc->config->pipe_src_w - 1) * pixel_size; | |
48404c1e SJ |
2876 | } |
2877 | } | |
2878 | ||
2db3366b PZ |
2879 | intel_crtc->adjusted_x = x; |
2880 | intel_crtc->adjusted_y = y; | |
2881 | ||
48404c1e | 2882 | I915_WRITE(reg, dspcntr); |
17638cd6 | 2883 | |
01f2c773 | 2884 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
85ba7b7d DV |
2885 | I915_WRITE(DSPSURF(plane), |
2886 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
b3dc685e | 2887 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
bc1c91eb DL |
2888 | I915_WRITE(DSPOFFSET(plane), (y << 16) | x); |
2889 | } else { | |
2890 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); | |
2891 | I915_WRITE(DSPLINOFF(plane), linear_offset); | |
2892 | } | |
17638cd6 | 2893 | POSTING_READ(reg); |
17638cd6 JB |
2894 | } |
2895 | ||
b321803d DL |
2896 | u32 intel_fb_stride_alignment(struct drm_device *dev, uint64_t fb_modifier, |
2897 | uint32_t pixel_format) | |
2898 | { | |
2899 | u32 bits_per_pixel = drm_format_plane_cpp(pixel_format, 0) * 8; | |
2900 | ||
2901 | /* | |
2902 | * The stride is either expressed as a multiple of 64 bytes | |
2903 | * chunks for linear buffers or in number of tiles for tiled | |
2904 | * buffers. | |
2905 | */ | |
2906 | switch (fb_modifier) { | |
2907 | case DRM_FORMAT_MOD_NONE: | |
2908 | return 64; | |
2909 | case I915_FORMAT_MOD_X_TILED: | |
2910 | if (INTEL_INFO(dev)->gen == 2) | |
2911 | return 128; | |
2912 | return 512; | |
2913 | case I915_FORMAT_MOD_Y_TILED: | |
2914 | /* No need to check for old gens and Y tiling since this is | |
2915 | * about the display engine and those will be blocked before | |
2916 | * we get here. | |
2917 | */ | |
2918 | return 128; | |
2919 | case I915_FORMAT_MOD_Yf_TILED: | |
2920 | if (bits_per_pixel == 8) | |
2921 | return 64; | |
2922 | else | |
2923 | return 128; | |
2924 | default: | |
2925 | MISSING_CASE(fb_modifier); | |
2926 | return 64; | |
2927 | } | |
2928 | } | |
2929 | ||
44eb0cb9 MK |
2930 | u32 intel_plane_obj_offset(struct intel_plane *intel_plane, |
2931 | struct drm_i915_gem_object *obj, | |
2932 | unsigned int plane) | |
121920fa | 2933 | { |
ce7f1728 | 2934 | struct i915_ggtt_view view; |
dedf278c | 2935 | struct i915_vma *vma; |
44eb0cb9 | 2936 | u64 offset; |
121920fa | 2937 | |
ce7f1728 DV |
2938 | intel_fill_fb_ggtt_view(&view, intel_plane->base.fb, |
2939 | intel_plane->base.state); | |
121920fa | 2940 | |
ce7f1728 | 2941 | vma = i915_gem_obj_to_ggtt_view(obj, &view); |
dedf278c | 2942 | if (WARN(!vma, "ggtt vma for display object not found! (view=%u)\n", |
ce7f1728 | 2943 | view.type)) |
dedf278c TU |
2944 | return -1; |
2945 | ||
44eb0cb9 | 2946 | offset = vma->node.start; |
dedf278c TU |
2947 | |
2948 | if (plane == 1) { | |
a6d09186 | 2949 | offset += vma->ggtt_view.params.rotation_info.uv_start_page * |
dedf278c TU |
2950 | PAGE_SIZE; |
2951 | } | |
2952 | ||
44eb0cb9 MK |
2953 | WARN_ON(upper_32_bits(offset)); |
2954 | ||
2955 | return lower_32_bits(offset); | |
121920fa TU |
2956 | } |
2957 | ||
e435d6e5 ML |
2958 | static void skl_detach_scaler(struct intel_crtc *intel_crtc, int id) |
2959 | { | |
2960 | struct drm_device *dev = intel_crtc->base.dev; | |
2961 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2962 | ||
2963 | I915_WRITE(SKL_PS_CTRL(intel_crtc->pipe, id), 0); | |
2964 | I915_WRITE(SKL_PS_WIN_POS(intel_crtc->pipe, id), 0); | |
2965 | I915_WRITE(SKL_PS_WIN_SZ(intel_crtc->pipe, id), 0); | |
e435d6e5 ML |
2966 | } |
2967 | ||
a1b2278e CK |
2968 | /* |
2969 | * This function detaches (aka. unbinds) unused scalers in hardware | |
2970 | */ | |
0583236e | 2971 | static void skl_detach_scalers(struct intel_crtc *intel_crtc) |
a1b2278e | 2972 | { |
a1b2278e CK |
2973 | struct intel_crtc_scaler_state *scaler_state; |
2974 | int i; | |
2975 | ||
a1b2278e CK |
2976 | scaler_state = &intel_crtc->config->scaler_state; |
2977 | ||
2978 | /* loop through and disable scalers that aren't in use */ | |
2979 | for (i = 0; i < intel_crtc->num_scalers; i++) { | |
e435d6e5 ML |
2980 | if (!scaler_state->scalers[i].in_use) |
2981 | skl_detach_scaler(intel_crtc, i); | |
a1b2278e CK |
2982 | } |
2983 | } | |
2984 | ||
6156a456 | 2985 | u32 skl_plane_ctl_format(uint32_t pixel_format) |
70d21f0e | 2986 | { |
6156a456 | 2987 | switch (pixel_format) { |
d161cf7a | 2988 | case DRM_FORMAT_C8: |
c34ce3d1 | 2989 | return PLANE_CTL_FORMAT_INDEXED; |
70d21f0e | 2990 | case DRM_FORMAT_RGB565: |
c34ce3d1 | 2991 | return PLANE_CTL_FORMAT_RGB_565; |
70d21f0e | 2992 | case DRM_FORMAT_XBGR8888: |
c34ce3d1 | 2993 | return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX; |
6156a456 | 2994 | case DRM_FORMAT_XRGB8888: |
c34ce3d1 | 2995 | return PLANE_CTL_FORMAT_XRGB_8888; |
6156a456 CK |
2996 | /* |
2997 | * XXX: For ARBG/ABGR formats we default to expecting scanout buffers | |
2998 | * to be already pre-multiplied. We need to add a knob (or a different | |
2999 | * DRM_FORMAT) for user-space to configure that. | |
3000 | */ | |
f75fb42a | 3001 | case DRM_FORMAT_ABGR8888: |
c34ce3d1 | 3002 | return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX | |
6156a456 | 3003 | PLANE_CTL_ALPHA_SW_PREMULTIPLY; |
6156a456 | 3004 | case DRM_FORMAT_ARGB8888: |
c34ce3d1 | 3005 | return PLANE_CTL_FORMAT_XRGB_8888 | |
6156a456 | 3006 | PLANE_CTL_ALPHA_SW_PREMULTIPLY; |
70d21f0e | 3007 | case DRM_FORMAT_XRGB2101010: |
c34ce3d1 | 3008 | return PLANE_CTL_FORMAT_XRGB_2101010; |
70d21f0e | 3009 | case DRM_FORMAT_XBGR2101010: |
c34ce3d1 | 3010 | return PLANE_CTL_ORDER_RGBX | PLANE_CTL_FORMAT_XRGB_2101010; |
6156a456 | 3011 | case DRM_FORMAT_YUYV: |
c34ce3d1 | 3012 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YUYV; |
6156a456 | 3013 | case DRM_FORMAT_YVYU: |
c34ce3d1 | 3014 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YVYU; |
6156a456 | 3015 | case DRM_FORMAT_UYVY: |
c34ce3d1 | 3016 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_UYVY; |
6156a456 | 3017 | case DRM_FORMAT_VYUY: |
c34ce3d1 | 3018 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_VYUY; |
70d21f0e | 3019 | default: |
4249eeef | 3020 | MISSING_CASE(pixel_format); |
70d21f0e | 3021 | } |
8cfcba41 | 3022 | |
c34ce3d1 | 3023 | return 0; |
6156a456 | 3024 | } |
70d21f0e | 3025 | |
6156a456 CK |
3026 | u32 skl_plane_ctl_tiling(uint64_t fb_modifier) |
3027 | { | |
6156a456 | 3028 | switch (fb_modifier) { |
30af77c4 | 3029 | case DRM_FORMAT_MOD_NONE: |
70d21f0e | 3030 | break; |
30af77c4 | 3031 | case I915_FORMAT_MOD_X_TILED: |
c34ce3d1 | 3032 | return PLANE_CTL_TILED_X; |
b321803d | 3033 | case I915_FORMAT_MOD_Y_TILED: |
c34ce3d1 | 3034 | return PLANE_CTL_TILED_Y; |
b321803d | 3035 | case I915_FORMAT_MOD_Yf_TILED: |
c34ce3d1 | 3036 | return PLANE_CTL_TILED_YF; |
70d21f0e | 3037 | default: |
6156a456 | 3038 | MISSING_CASE(fb_modifier); |
70d21f0e | 3039 | } |
8cfcba41 | 3040 | |
c34ce3d1 | 3041 | return 0; |
6156a456 | 3042 | } |
70d21f0e | 3043 | |
6156a456 CK |
3044 | u32 skl_plane_ctl_rotation(unsigned int rotation) |
3045 | { | |
3b7a5119 | 3046 | switch (rotation) { |
6156a456 CK |
3047 | case BIT(DRM_ROTATE_0): |
3048 | break; | |
1e8df167 SJ |
3049 | /* |
3050 | * DRM_ROTATE_ is counter clockwise to stay compatible with Xrandr | |
3051 | * while i915 HW rotation is clockwise, thats why this swapping. | |
3052 | */ | |
3b7a5119 | 3053 | case BIT(DRM_ROTATE_90): |
1e8df167 | 3054 | return PLANE_CTL_ROTATE_270; |
3b7a5119 | 3055 | case BIT(DRM_ROTATE_180): |
c34ce3d1 | 3056 | return PLANE_CTL_ROTATE_180; |
3b7a5119 | 3057 | case BIT(DRM_ROTATE_270): |
1e8df167 | 3058 | return PLANE_CTL_ROTATE_90; |
6156a456 CK |
3059 | default: |
3060 | MISSING_CASE(rotation); | |
3061 | } | |
3062 | ||
c34ce3d1 | 3063 | return 0; |
6156a456 CK |
3064 | } |
3065 | ||
3066 | static void skylake_update_primary_plane(struct drm_crtc *crtc, | |
3067 | struct drm_framebuffer *fb, | |
3068 | int x, int y) | |
3069 | { | |
3070 | struct drm_device *dev = crtc->dev; | |
3071 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3072 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
b70709a6 ML |
3073 | struct drm_plane *plane = crtc->primary; |
3074 | bool visible = to_intel_plane_state(plane->state)->visible; | |
6156a456 CK |
3075 | struct drm_i915_gem_object *obj; |
3076 | int pipe = intel_crtc->pipe; | |
3077 | u32 plane_ctl, stride_div, stride; | |
3078 | u32 tile_height, plane_offset, plane_size; | |
3079 | unsigned int rotation; | |
3080 | int x_offset, y_offset; | |
44eb0cb9 | 3081 | u32 surf_addr; |
6156a456 CK |
3082 | struct intel_crtc_state *crtc_state = intel_crtc->config; |
3083 | struct intel_plane_state *plane_state; | |
3084 | int src_x = 0, src_y = 0, src_w = 0, src_h = 0; | |
3085 | int dst_x = 0, dst_y = 0, dst_w = 0, dst_h = 0; | |
3086 | int scaler_id = -1; | |
3087 | ||
6156a456 CK |
3088 | plane_state = to_intel_plane_state(plane->state); |
3089 | ||
b70709a6 | 3090 | if (!visible || !fb) { |
6156a456 CK |
3091 | I915_WRITE(PLANE_CTL(pipe, 0), 0); |
3092 | I915_WRITE(PLANE_SURF(pipe, 0), 0); | |
3093 | POSTING_READ(PLANE_CTL(pipe, 0)); | |
3094 | return; | |
3b7a5119 | 3095 | } |
70d21f0e | 3096 | |
6156a456 CK |
3097 | plane_ctl = PLANE_CTL_ENABLE | |
3098 | PLANE_CTL_PIPE_GAMMA_ENABLE | | |
3099 | PLANE_CTL_PIPE_CSC_ENABLE; | |
3100 | ||
3101 | plane_ctl |= skl_plane_ctl_format(fb->pixel_format); | |
3102 | plane_ctl |= skl_plane_ctl_tiling(fb->modifier[0]); | |
3103 | plane_ctl |= PLANE_CTL_PLANE_GAMMA_DISABLE; | |
3104 | ||
3105 | rotation = plane->state->rotation; | |
3106 | plane_ctl |= skl_plane_ctl_rotation(rotation); | |
3107 | ||
b321803d DL |
3108 | obj = intel_fb_obj(fb); |
3109 | stride_div = intel_fb_stride_alignment(dev, fb->modifier[0], | |
3110 | fb->pixel_format); | |
dedf278c | 3111 | surf_addr = intel_plane_obj_offset(to_intel_plane(plane), obj, 0); |
3b7a5119 | 3112 | |
a42e5a23 PZ |
3113 | WARN_ON(drm_rect_width(&plane_state->src) == 0); |
3114 | ||
3115 | scaler_id = plane_state->scaler_id; | |
3116 | src_x = plane_state->src.x1 >> 16; | |
3117 | src_y = plane_state->src.y1 >> 16; | |
3118 | src_w = drm_rect_width(&plane_state->src) >> 16; | |
3119 | src_h = drm_rect_height(&plane_state->src) >> 16; | |
3120 | dst_x = plane_state->dst.x1; | |
3121 | dst_y = plane_state->dst.y1; | |
3122 | dst_w = drm_rect_width(&plane_state->dst); | |
3123 | dst_h = drm_rect_height(&plane_state->dst); | |
3124 | ||
3125 | WARN_ON(x != src_x || y != src_y); | |
6156a456 | 3126 | |
3b7a5119 SJ |
3127 | if (intel_rotation_90_or_270(rotation)) { |
3128 | /* stride = Surface height in tiles */ | |
2614f17d | 3129 | tile_height = intel_tile_height(dev, fb->pixel_format, |
fe47ea0c | 3130 | fb->modifier[0], 0); |
3b7a5119 | 3131 | stride = DIV_ROUND_UP(fb->height, tile_height); |
6156a456 | 3132 | x_offset = stride * tile_height - y - src_h; |
3b7a5119 | 3133 | y_offset = x; |
6156a456 | 3134 | plane_size = (src_w - 1) << 16 | (src_h - 1); |
3b7a5119 SJ |
3135 | } else { |
3136 | stride = fb->pitches[0] / stride_div; | |
3137 | x_offset = x; | |
3138 | y_offset = y; | |
6156a456 | 3139 | plane_size = (src_h - 1) << 16 | (src_w - 1); |
3b7a5119 SJ |
3140 | } |
3141 | plane_offset = y_offset << 16 | x_offset; | |
b321803d | 3142 | |
2db3366b PZ |
3143 | intel_crtc->adjusted_x = x_offset; |
3144 | intel_crtc->adjusted_y = y_offset; | |
3145 | ||
70d21f0e | 3146 | I915_WRITE(PLANE_CTL(pipe, 0), plane_ctl); |
3b7a5119 SJ |
3147 | I915_WRITE(PLANE_OFFSET(pipe, 0), plane_offset); |
3148 | I915_WRITE(PLANE_SIZE(pipe, 0), plane_size); | |
3149 | I915_WRITE(PLANE_STRIDE(pipe, 0), stride); | |
6156a456 CK |
3150 | |
3151 | if (scaler_id >= 0) { | |
3152 | uint32_t ps_ctrl = 0; | |
3153 | ||
3154 | WARN_ON(!dst_w || !dst_h); | |
3155 | ps_ctrl = PS_SCALER_EN | PS_PLANE_SEL(0) | | |
3156 | crtc_state->scaler_state.scalers[scaler_id].mode; | |
3157 | I915_WRITE(SKL_PS_CTRL(pipe, scaler_id), ps_ctrl); | |
3158 | I915_WRITE(SKL_PS_PWR_GATE(pipe, scaler_id), 0); | |
3159 | I915_WRITE(SKL_PS_WIN_POS(pipe, scaler_id), (dst_x << 16) | dst_y); | |
3160 | I915_WRITE(SKL_PS_WIN_SZ(pipe, scaler_id), (dst_w << 16) | dst_h); | |
3161 | I915_WRITE(PLANE_POS(pipe, 0), 0); | |
3162 | } else { | |
3163 | I915_WRITE(PLANE_POS(pipe, 0), (dst_y << 16) | dst_x); | |
3164 | } | |
3165 | ||
121920fa | 3166 | I915_WRITE(PLANE_SURF(pipe, 0), surf_addr); |
70d21f0e DL |
3167 | |
3168 | POSTING_READ(PLANE_SURF(pipe, 0)); | |
3169 | } | |
3170 | ||
17638cd6 JB |
3171 | /* Assume fb object is pinned & idle & fenced and just update base pointers */ |
3172 | static int | |
3173 | intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb, | |
3174 | int x, int y, enum mode_set_atomic state) | |
3175 | { | |
3176 | struct drm_device *dev = crtc->dev; | |
3177 | struct drm_i915_private *dev_priv = dev->dev_private; | |
17638cd6 | 3178 | |
0e631adc PZ |
3179 | if (dev_priv->fbc.deactivate) |
3180 | dev_priv->fbc.deactivate(dev_priv); | |
81255565 | 3181 | |
29b9bde6 DV |
3182 | dev_priv->display.update_primary_plane(crtc, fb, x, y); |
3183 | ||
3184 | return 0; | |
81255565 JB |
3185 | } |
3186 | ||
7514747d | 3187 | static void intel_complete_page_flips(struct drm_device *dev) |
96a02917 | 3188 | { |
96a02917 VS |
3189 | struct drm_crtc *crtc; |
3190 | ||
70e1e0ec | 3191 | for_each_crtc(dev, crtc) { |
96a02917 VS |
3192 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
3193 | enum plane plane = intel_crtc->plane; | |
3194 | ||
3195 | intel_prepare_page_flip(dev, plane); | |
3196 | intel_finish_page_flip_plane(dev, plane); | |
3197 | } | |
7514747d VS |
3198 | } |
3199 | ||
3200 | static void intel_update_primary_planes(struct drm_device *dev) | |
3201 | { | |
7514747d | 3202 | struct drm_crtc *crtc; |
96a02917 | 3203 | |
70e1e0ec | 3204 | for_each_crtc(dev, crtc) { |
11c22da6 ML |
3205 | struct intel_plane *plane = to_intel_plane(crtc->primary); |
3206 | struct intel_plane_state *plane_state; | |
96a02917 | 3207 | |
11c22da6 | 3208 | drm_modeset_lock_crtc(crtc, &plane->base); |
11c22da6 ML |
3209 | plane_state = to_intel_plane_state(plane->base.state); |
3210 | ||
f029ee82 | 3211 | if (crtc->state->active && plane_state->base.fb) |
11c22da6 ML |
3212 | plane->commit_plane(&plane->base, plane_state); |
3213 | ||
3214 | drm_modeset_unlock_crtc(crtc); | |
96a02917 VS |
3215 | } |
3216 | } | |
3217 | ||
7514747d VS |
3218 | void intel_prepare_reset(struct drm_device *dev) |
3219 | { | |
3220 | /* no reset support for gen2 */ | |
3221 | if (IS_GEN2(dev)) | |
3222 | return; | |
3223 | ||
3224 | /* reset doesn't touch the display */ | |
3225 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) | |
3226 | return; | |
3227 | ||
3228 | drm_modeset_lock_all(dev); | |
f98ce92f VS |
3229 | /* |
3230 | * Disabling the crtcs gracefully seems nicer. Also the | |
3231 | * g33 docs say we should at least disable all the planes. | |
3232 | */ | |
6b72d486 | 3233 | intel_display_suspend(dev); |
7514747d VS |
3234 | } |
3235 | ||
3236 | void intel_finish_reset(struct drm_device *dev) | |
3237 | { | |
3238 | struct drm_i915_private *dev_priv = to_i915(dev); | |
3239 | ||
3240 | /* | |
3241 | * Flips in the rings will be nuked by the reset, | |
3242 | * so complete all pending flips so that user space | |
3243 | * will get its events and not get stuck. | |
3244 | */ | |
3245 | intel_complete_page_flips(dev); | |
3246 | ||
3247 | /* no reset support for gen2 */ | |
3248 | if (IS_GEN2(dev)) | |
3249 | return; | |
3250 | ||
3251 | /* reset doesn't touch the display */ | |
3252 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) { | |
3253 | /* | |
3254 | * Flips in the rings have been nuked by the reset, | |
3255 | * so update the base address of all primary | |
3256 | * planes to the the last fb to make sure we're | |
3257 | * showing the correct fb after a reset. | |
11c22da6 ML |
3258 | * |
3259 | * FIXME: Atomic will make this obsolete since we won't schedule | |
3260 | * CS-based flips (which might get lost in gpu resets) any more. | |
7514747d VS |
3261 | */ |
3262 | intel_update_primary_planes(dev); | |
3263 | return; | |
3264 | } | |
3265 | ||
3266 | /* | |
3267 | * The display has been reset as well, | |
3268 | * so need a full re-initialization. | |
3269 | */ | |
3270 | intel_runtime_pm_disable_interrupts(dev_priv); | |
3271 | intel_runtime_pm_enable_interrupts(dev_priv); | |
3272 | ||
3273 | intel_modeset_init_hw(dev); | |
3274 | ||
3275 | spin_lock_irq(&dev_priv->irq_lock); | |
3276 | if (dev_priv->display.hpd_irq_setup) | |
3277 | dev_priv->display.hpd_irq_setup(dev); | |
3278 | spin_unlock_irq(&dev_priv->irq_lock); | |
3279 | ||
043e9bda | 3280 | intel_display_resume(dev); |
7514747d VS |
3281 | |
3282 | intel_hpd_init(dev_priv); | |
3283 | ||
3284 | drm_modeset_unlock_all(dev); | |
3285 | } | |
3286 | ||
7d5e3799 CW |
3287 | static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc) |
3288 | { | |
3289 | struct drm_device *dev = crtc->dev; | |
3290 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3291 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7d5e3799 CW |
3292 | bool pending; |
3293 | ||
3294 | if (i915_reset_in_progress(&dev_priv->gpu_error) || | |
3295 | intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter)) | |
3296 | return false; | |
3297 | ||
5e2d7afc | 3298 | spin_lock_irq(&dev->event_lock); |
7d5e3799 | 3299 | pending = to_intel_crtc(crtc)->unpin_work != NULL; |
5e2d7afc | 3300 | spin_unlock_irq(&dev->event_lock); |
7d5e3799 CW |
3301 | |
3302 | return pending; | |
3303 | } | |
3304 | ||
bfd16b2a ML |
3305 | static void intel_update_pipe_config(struct intel_crtc *crtc, |
3306 | struct intel_crtc_state *old_crtc_state) | |
e30e8f75 GP |
3307 | { |
3308 | struct drm_device *dev = crtc->base.dev; | |
3309 | struct drm_i915_private *dev_priv = dev->dev_private; | |
bfd16b2a ML |
3310 | struct intel_crtc_state *pipe_config = |
3311 | to_intel_crtc_state(crtc->base.state); | |
e30e8f75 | 3312 | |
bfd16b2a ML |
3313 | /* drm_atomic_helper_update_legacy_modeset_state might not be called. */ |
3314 | crtc->base.mode = crtc->base.state->mode; | |
3315 | ||
3316 | DRM_DEBUG_KMS("Updating pipe size %ix%i -> %ix%i\n", | |
3317 | old_crtc_state->pipe_src_w, old_crtc_state->pipe_src_h, | |
3318 | pipe_config->pipe_src_w, pipe_config->pipe_src_h); | |
e30e8f75 | 3319 | |
44522d85 ML |
3320 | if (HAS_DDI(dev)) |
3321 | intel_set_pipe_csc(&crtc->base); | |
3322 | ||
e30e8f75 GP |
3323 | /* |
3324 | * Update pipe size and adjust fitter if needed: the reason for this is | |
3325 | * that in compute_mode_changes we check the native mode (not the pfit | |
3326 | * mode) to see if we can flip rather than do a full mode set. In the | |
3327 | * fastboot case, we'll flip, but if we don't update the pipesrc and | |
3328 | * pfit state, we'll end up with a big fb scanned out into the wrong | |
3329 | * sized surface. | |
e30e8f75 GP |
3330 | */ |
3331 | ||
e30e8f75 | 3332 | I915_WRITE(PIPESRC(crtc->pipe), |
bfd16b2a ML |
3333 | ((pipe_config->pipe_src_w - 1) << 16) | |
3334 | (pipe_config->pipe_src_h - 1)); | |
3335 | ||
3336 | /* on skylake this is done by detaching scalers */ | |
3337 | if (INTEL_INFO(dev)->gen >= 9) { | |
3338 | skl_detach_scalers(crtc); | |
3339 | ||
3340 | if (pipe_config->pch_pfit.enabled) | |
3341 | skylake_pfit_enable(crtc); | |
3342 | } else if (HAS_PCH_SPLIT(dev)) { | |
3343 | if (pipe_config->pch_pfit.enabled) | |
3344 | ironlake_pfit_enable(crtc); | |
3345 | else if (old_crtc_state->pch_pfit.enabled) | |
3346 | ironlake_pfit_disable(crtc, true); | |
e30e8f75 | 3347 | } |
e30e8f75 GP |
3348 | } |
3349 | ||
5e84e1a4 ZW |
3350 | static void intel_fdi_normal_train(struct drm_crtc *crtc) |
3351 | { | |
3352 | struct drm_device *dev = crtc->dev; | |
3353 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3354 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3355 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3356 | i915_reg_t reg; |
3357 | u32 temp; | |
5e84e1a4 ZW |
3358 | |
3359 | /* enable normal train */ | |
3360 | reg = FDI_TX_CTL(pipe); | |
3361 | temp = I915_READ(reg); | |
61e499bf | 3362 | if (IS_IVYBRIDGE(dev)) { |
357555c0 JB |
3363 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
3364 | temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE; | |
61e499bf KP |
3365 | } else { |
3366 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3367 | temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE; | |
357555c0 | 3368 | } |
5e84e1a4 ZW |
3369 | I915_WRITE(reg, temp); |
3370 | ||
3371 | reg = FDI_RX_CTL(pipe); | |
3372 | temp = I915_READ(reg); | |
3373 | if (HAS_PCH_CPT(dev)) { | |
3374 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3375 | temp |= FDI_LINK_TRAIN_NORMAL_CPT; | |
3376 | } else { | |
3377 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3378 | temp |= FDI_LINK_TRAIN_NONE; | |
3379 | } | |
3380 | I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE); | |
3381 | ||
3382 | /* wait one idle pattern time */ | |
3383 | POSTING_READ(reg); | |
3384 | udelay(1000); | |
357555c0 JB |
3385 | |
3386 | /* IVB wants error correction enabled */ | |
3387 | if (IS_IVYBRIDGE(dev)) | |
3388 | I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE | | |
3389 | FDI_FE_ERRC_ENABLE); | |
5e84e1a4 ZW |
3390 | } |
3391 | ||
8db9d77b ZW |
3392 | /* The FDI link training functions for ILK/Ibexpeak. */ |
3393 | static void ironlake_fdi_link_train(struct drm_crtc *crtc) | |
3394 | { | |
3395 | struct drm_device *dev = crtc->dev; | |
3396 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3397 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3398 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3399 | i915_reg_t reg; |
3400 | u32 temp, tries; | |
8db9d77b | 3401 | |
1c8562f6 | 3402 | /* FDI needs bits from pipe first */ |
0fc932b8 | 3403 | assert_pipe_enabled(dev_priv, pipe); |
0fc932b8 | 3404 | |
e1a44743 AJ |
3405 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
3406 | for train result */ | |
5eddb70b CW |
3407 | reg = FDI_RX_IMR(pipe); |
3408 | temp = I915_READ(reg); | |
e1a44743 AJ |
3409 | temp &= ~FDI_RX_SYMBOL_LOCK; |
3410 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
3411 | I915_WRITE(reg, temp); |
3412 | I915_READ(reg); | |
e1a44743 AJ |
3413 | udelay(150); |
3414 | ||
8db9d77b | 3415 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
3416 | reg = FDI_TX_CTL(pipe); |
3417 | temp = I915_READ(reg); | |
627eb5a3 | 3418 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3419 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
8db9d77b ZW |
3420 | temp &= ~FDI_LINK_TRAIN_NONE; |
3421 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b | 3422 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 3423 | |
5eddb70b CW |
3424 | reg = FDI_RX_CTL(pipe); |
3425 | temp = I915_READ(reg); | |
8db9d77b ZW |
3426 | temp &= ~FDI_LINK_TRAIN_NONE; |
3427 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b CW |
3428 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
3429 | ||
3430 | POSTING_READ(reg); | |
8db9d77b ZW |
3431 | udelay(150); |
3432 | ||
5b2adf89 | 3433 | /* Ironlake workaround, enable clock pointer after FDI enable*/ |
8f5718a6 DV |
3434 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
3435 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR | | |
3436 | FDI_RX_PHASE_SYNC_POINTER_EN); | |
5b2adf89 | 3437 | |
5eddb70b | 3438 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 3439 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 3440 | temp = I915_READ(reg); |
8db9d77b ZW |
3441 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
3442 | ||
3443 | if ((temp & FDI_RX_BIT_LOCK)) { | |
3444 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
5eddb70b | 3445 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); |
8db9d77b ZW |
3446 | break; |
3447 | } | |
8db9d77b | 3448 | } |
e1a44743 | 3449 | if (tries == 5) |
5eddb70b | 3450 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
3451 | |
3452 | /* Train 2 */ | |
5eddb70b CW |
3453 | reg = FDI_TX_CTL(pipe); |
3454 | temp = I915_READ(reg); | |
8db9d77b ZW |
3455 | temp &= ~FDI_LINK_TRAIN_NONE; |
3456 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 3457 | I915_WRITE(reg, temp); |
8db9d77b | 3458 | |
5eddb70b CW |
3459 | reg = FDI_RX_CTL(pipe); |
3460 | temp = I915_READ(reg); | |
8db9d77b ZW |
3461 | temp &= ~FDI_LINK_TRAIN_NONE; |
3462 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 3463 | I915_WRITE(reg, temp); |
8db9d77b | 3464 | |
5eddb70b CW |
3465 | POSTING_READ(reg); |
3466 | udelay(150); | |
8db9d77b | 3467 | |
5eddb70b | 3468 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 3469 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 3470 | temp = I915_READ(reg); |
8db9d77b ZW |
3471 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
3472 | ||
3473 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
5eddb70b | 3474 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); |
8db9d77b ZW |
3475 | DRM_DEBUG_KMS("FDI train 2 done.\n"); |
3476 | break; | |
3477 | } | |
8db9d77b | 3478 | } |
e1a44743 | 3479 | if (tries == 5) |
5eddb70b | 3480 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
3481 | |
3482 | DRM_DEBUG_KMS("FDI train done\n"); | |
5c5313c8 | 3483 | |
8db9d77b ZW |
3484 | } |
3485 | ||
0206e353 | 3486 | static const int snb_b_fdi_train_param[] = { |
8db9d77b ZW |
3487 | FDI_LINK_TRAIN_400MV_0DB_SNB_B, |
3488 | FDI_LINK_TRAIN_400MV_6DB_SNB_B, | |
3489 | FDI_LINK_TRAIN_600MV_3_5DB_SNB_B, | |
3490 | FDI_LINK_TRAIN_800MV_0DB_SNB_B, | |
3491 | }; | |
3492 | ||
3493 | /* The FDI link training functions for SNB/Cougarpoint. */ | |
3494 | static void gen6_fdi_link_train(struct drm_crtc *crtc) | |
3495 | { | |
3496 | struct drm_device *dev = crtc->dev; | |
3497 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3498 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3499 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3500 | i915_reg_t reg; |
3501 | u32 temp, i, retry; | |
8db9d77b | 3502 | |
e1a44743 AJ |
3503 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
3504 | for train result */ | |
5eddb70b CW |
3505 | reg = FDI_RX_IMR(pipe); |
3506 | temp = I915_READ(reg); | |
e1a44743 AJ |
3507 | temp &= ~FDI_RX_SYMBOL_LOCK; |
3508 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
3509 | I915_WRITE(reg, temp); |
3510 | ||
3511 | POSTING_READ(reg); | |
e1a44743 AJ |
3512 | udelay(150); |
3513 | ||
8db9d77b | 3514 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
3515 | reg = FDI_TX_CTL(pipe); |
3516 | temp = I915_READ(reg); | |
627eb5a3 | 3517 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3518 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
8db9d77b ZW |
3519 | temp &= ~FDI_LINK_TRAIN_NONE; |
3520 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3521 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
3522 | /* SNB-B */ | |
3523 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
5eddb70b | 3524 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 3525 | |
d74cf324 DV |
3526 | I915_WRITE(FDI_RX_MISC(pipe), |
3527 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
3528 | ||
5eddb70b CW |
3529 | reg = FDI_RX_CTL(pipe); |
3530 | temp = I915_READ(reg); | |
8db9d77b ZW |
3531 | if (HAS_PCH_CPT(dev)) { |
3532 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3533 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
3534 | } else { | |
3535 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3536 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3537 | } | |
5eddb70b CW |
3538 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
3539 | ||
3540 | POSTING_READ(reg); | |
8db9d77b ZW |
3541 | udelay(150); |
3542 | ||
0206e353 | 3543 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
3544 | reg = FDI_TX_CTL(pipe); |
3545 | temp = I915_READ(reg); | |
8db9d77b ZW |
3546 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
3547 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
3548 | I915_WRITE(reg, temp); |
3549 | ||
3550 | POSTING_READ(reg); | |
8db9d77b ZW |
3551 | udelay(500); |
3552 | ||
fa37d39e SP |
3553 | for (retry = 0; retry < 5; retry++) { |
3554 | reg = FDI_RX_IIR(pipe); | |
3555 | temp = I915_READ(reg); | |
3556 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
3557 | if (temp & FDI_RX_BIT_LOCK) { | |
3558 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
3559 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
3560 | break; | |
3561 | } | |
3562 | udelay(50); | |
8db9d77b | 3563 | } |
fa37d39e SP |
3564 | if (retry < 5) |
3565 | break; | |
8db9d77b ZW |
3566 | } |
3567 | if (i == 4) | |
5eddb70b | 3568 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
3569 | |
3570 | /* Train 2 */ | |
5eddb70b CW |
3571 | reg = FDI_TX_CTL(pipe); |
3572 | temp = I915_READ(reg); | |
8db9d77b ZW |
3573 | temp &= ~FDI_LINK_TRAIN_NONE; |
3574 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
3575 | if (IS_GEN6(dev)) { | |
3576 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
3577 | /* SNB-B */ | |
3578 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
3579 | } | |
5eddb70b | 3580 | I915_WRITE(reg, temp); |
8db9d77b | 3581 | |
5eddb70b CW |
3582 | reg = FDI_RX_CTL(pipe); |
3583 | temp = I915_READ(reg); | |
8db9d77b ZW |
3584 | if (HAS_PCH_CPT(dev)) { |
3585 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3586 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
3587 | } else { | |
3588 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3589 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
3590 | } | |
5eddb70b CW |
3591 | I915_WRITE(reg, temp); |
3592 | ||
3593 | POSTING_READ(reg); | |
8db9d77b ZW |
3594 | udelay(150); |
3595 | ||
0206e353 | 3596 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
3597 | reg = FDI_TX_CTL(pipe); |
3598 | temp = I915_READ(reg); | |
8db9d77b ZW |
3599 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
3600 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
3601 | I915_WRITE(reg, temp); |
3602 | ||
3603 | POSTING_READ(reg); | |
8db9d77b ZW |
3604 | udelay(500); |
3605 | ||
fa37d39e SP |
3606 | for (retry = 0; retry < 5; retry++) { |
3607 | reg = FDI_RX_IIR(pipe); | |
3608 | temp = I915_READ(reg); | |
3609 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
3610 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
3611 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
3612 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
3613 | break; | |
3614 | } | |
3615 | udelay(50); | |
8db9d77b | 3616 | } |
fa37d39e SP |
3617 | if (retry < 5) |
3618 | break; | |
8db9d77b ZW |
3619 | } |
3620 | if (i == 4) | |
5eddb70b | 3621 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
3622 | |
3623 | DRM_DEBUG_KMS("FDI train done.\n"); | |
3624 | } | |
3625 | ||
357555c0 JB |
3626 | /* Manual link training for Ivy Bridge A0 parts */ |
3627 | static void ivb_manual_fdi_link_train(struct drm_crtc *crtc) | |
3628 | { | |
3629 | struct drm_device *dev = crtc->dev; | |
3630 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3631 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3632 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3633 | i915_reg_t reg; |
3634 | u32 temp, i, j; | |
357555c0 JB |
3635 | |
3636 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit | |
3637 | for train result */ | |
3638 | reg = FDI_RX_IMR(pipe); | |
3639 | temp = I915_READ(reg); | |
3640 | temp &= ~FDI_RX_SYMBOL_LOCK; | |
3641 | temp &= ~FDI_RX_BIT_LOCK; | |
3642 | I915_WRITE(reg, temp); | |
3643 | ||
3644 | POSTING_READ(reg); | |
3645 | udelay(150); | |
3646 | ||
01a415fd DV |
3647 | DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n", |
3648 | I915_READ(FDI_RX_IIR(pipe))); | |
3649 | ||
139ccd3f JB |
3650 | /* Try each vswing and preemphasis setting twice before moving on */ |
3651 | for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) { | |
3652 | /* disable first in case we need to retry */ | |
3653 | reg = FDI_TX_CTL(pipe); | |
3654 | temp = I915_READ(reg); | |
3655 | temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB); | |
3656 | temp &= ~FDI_TX_ENABLE; | |
3657 | I915_WRITE(reg, temp); | |
357555c0 | 3658 | |
139ccd3f JB |
3659 | reg = FDI_RX_CTL(pipe); |
3660 | temp = I915_READ(reg); | |
3661 | temp &= ~FDI_LINK_TRAIN_AUTO; | |
3662 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3663 | temp &= ~FDI_RX_ENABLE; | |
3664 | I915_WRITE(reg, temp); | |
357555c0 | 3665 | |
139ccd3f | 3666 | /* enable CPU FDI TX and PCH FDI RX */ |
357555c0 JB |
3667 | reg = FDI_TX_CTL(pipe); |
3668 | temp = I915_READ(reg); | |
139ccd3f | 3669 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3670 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
139ccd3f | 3671 | temp |= FDI_LINK_TRAIN_PATTERN_1_IVB; |
357555c0 | 3672 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
139ccd3f JB |
3673 | temp |= snb_b_fdi_train_param[j/2]; |
3674 | temp |= FDI_COMPOSITE_SYNC; | |
3675 | I915_WRITE(reg, temp | FDI_TX_ENABLE); | |
357555c0 | 3676 | |
139ccd3f JB |
3677 | I915_WRITE(FDI_RX_MISC(pipe), |
3678 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
357555c0 | 3679 | |
139ccd3f | 3680 | reg = FDI_RX_CTL(pipe); |
357555c0 | 3681 | temp = I915_READ(reg); |
139ccd3f JB |
3682 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; |
3683 | temp |= FDI_COMPOSITE_SYNC; | |
3684 | I915_WRITE(reg, temp | FDI_RX_ENABLE); | |
357555c0 | 3685 | |
139ccd3f JB |
3686 | POSTING_READ(reg); |
3687 | udelay(1); /* should be 0.5us */ | |
357555c0 | 3688 | |
139ccd3f JB |
3689 | for (i = 0; i < 4; i++) { |
3690 | reg = FDI_RX_IIR(pipe); | |
3691 | temp = I915_READ(reg); | |
3692 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 3693 | |
139ccd3f JB |
3694 | if (temp & FDI_RX_BIT_LOCK || |
3695 | (I915_READ(reg) & FDI_RX_BIT_LOCK)) { | |
3696 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
3697 | DRM_DEBUG_KMS("FDI train 1 done, level %i.\n", | |
3698 | i); | |
3699 | break; | |
3700 | } | |
3701 | udelay(1); /* should be 0.5us */ | |
3702 | } | |
3703 | if (i == 4) { | |
3704 | DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2); | |
3705 | continue; | |
3706 | } | |
357555c0 | 3707 | |
139ccd3f | 3708 | /* Train 2 */ |
357555c0 JB |
3709 | reg = FDI_TX_CTL(pipe); |
3710 | temp = I915_READ(reg); | |
139ccd3f JB |
3711 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
3712 | temp |= FDI_LINK_TRAIN_PATTERN_2_IVB; | |
3713 | I915_WRITE(reg, temp); | |
3714 | ||
3715 | reg = FDI_RX_CTL(pipe); | |
3716 | temp = I915_READ(reg); | |
3717 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3718 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
357555c0 JB |
3719 | I915_WRITE(reg, temp); |
3720 | ||
3721 | POSTING_READ(reg); | |
139ccd3f | 3722 | udelay(2); /* should be 1.5us */ |
357555c0 | 3723 | |
139ccd3f JB |
3724 | for (i = 0; i < 4; i++) { |
3725 | reg = FDI_RX_IIR(pipe); | |
3726 | temp = I915_READ(reg); | |
3727 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 3728 | |
139ccd3f JB |
3729 | if (temp & FDI_RX_SYMBOL_LOCK || |
3730 | (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) { | |
3731 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
3732 | DRM_DEBUG_KMS("FDI train 2 done, level %i.\n", | |
3733 | i); | |
3734 | goto train_done; | |
3735 | } | |
3736 | udelay(2); /* should be 1.5us */ | |
357555c0 | 3737 | } |
139ccd3f JB |
3738 | if (i == 4) |
3739 | DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2); | |
357555c0 | 3740 | } |
357555c0 | 3741 | |
139ccd3f | 3742 | train_done: |
357555c0 JB |
3743 | DRM_DEBUG_KMS("FDI train done.\n"); |
3744 | } | |
3745 | ||
88cefb6c | 3746 | static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc) |
2c07245f | 3747 | { |
88cefb6c | 3748 | struct drm_device *dev = intel_crtc->base.dev; |
2c07245f | 3749 | struct drm_i915_private *dev_priv = dev->dev_private; |
2c07245f | 3750 | int pipe = intel_crtc->pipe; |
f0f59a00 VS |
3751 | i915_reg_t reg; |
3752 | u32 temp; | |
c64e311e | 3753 | |
c98e9dcf | 3754 | /* enable PCH FDI RX PLL, wait warmup plus DMI latency */ |
5eddb70b CW |
3755 | reg = FDI_RX_CTL(pipe); |
3756 | temp = I915_READ(reg); | |
627eb5a3 | 3757 | temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16)); |
6e3c9717 | 3758 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
dfd07d72 | 3759 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
5eddb70b CW |
3760 | I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE); |
3761 | ||
3762 | POSTING_READ(reg); | |
c98e9dcf JB |
3763 | udelay(200); |
3764 | ||
3765 | /* Switch from Rawclk to PCDclk */ | |
5eddb70b CW |
3766 | temp = I915_READ(reg); |
3767 | I915_WRITE(reg, temp | FDI_PCDCLK); | |
3768 | ||
3769 | POSTING_READ(reg); | |
c98e9dcf JB |
3770 | udelay(200); |
3771 | ||
20749730 PZ |
3772 | /* Enable CPU FDI TX PLL, always on for Ironlake */ |
3773 | reg = FDI_TX_CTL(pipe); | |
3774 | temp = I915_READ(reg); | |
3775 | if ((temp & FDI_TX_PLL_ENABLE) == 0) { | |
3776 | I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE); | |
5eddb70b | 3777 | |
20749730 PZ |
3778 | POSTING_READ(reg); |
3779 | udelay(100); | |
6be4a607 | 3780 | } |
0e23b99d JB |
3781 | } |
3782 | ||
88cefb6c DV |
3783 | static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc) |
3784 | { | |
3785 | struct drm_device *dev = intel_crtc->base.dev; | |
3786 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3787 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3788 | i915_reg_t reg; |
3789 | u32 temp; | |
88cefb6c DV |
3790 | |
3791 | /* Switch from PCDclk to Rawclk */ | |
3792 | reg = FDI_RX_CTL(pipe); | |
3793 | temp = I915_READ(reg); | |
3794 | I915_WRITE(reg, temp & ~FDI_PCDCLK); | |
3795 | ||
3796 | /* Disable CPU FDI TX PLL */ | |
3797 | reg = FDI_TX_CTL(pipe); | |
3798 | temp = I915_READ(reg); | |
3799 | I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE); | |
3800 | ||
3801 | POSTING_READ(reg); | |
3802 | udelay(100); | |
3803 | ||
3804 | reg = FDI_RX_CTL(pipe); | |
3805 | temp = I915_READ(reg); | |
3806 | I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE); | |
3807 | ||
3808 | /* Wait for the clocks to turn off. */ | |
3809 | POSTING_READ(reg); | |
3810 | udelay(100); | |
3811 | } | |
3812 | ||
0fc932b8 JB |
3813 | static void ironlake_fdi_disable(struct drm_crtc *crtc) |
3814 | { | |
3815 | struct drm_device *dev = crtc->dev; | |
3816 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3817 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3818 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3819 | i915_reg_t reg; |
3820 | u32 temp; | |
0fc932b8 JB |
3821 | |
3822 | /* disable CPU FDI tx and PCH FDI rx */ | |
3823 | reg = FDI_TX_CTL(pipe); | |
3824 | temp = I915_READ(reg); | |
3825 | I915_WRITE(reg, temp & ~FDI_TX_ENABLE); | |
3826 | POSTING_READ(reg); | |
3827 | ||
3828 | reg = FDI_RX_CTL(pipe); | |
3829 | temp = I915_READ(reg); | |
3830 | temp &= ~(0x7 << 16); | |
dfd07d72 | 3831 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
3832 | I915_WRITE(reg, temp & ~FDI_RX_ENABLE); |
3833 | ||
3834 | POSTING_READ(reg); | |
3835 | udelay(100); | |
3836 | ||
3837 | /* Ironlake workaround, disable clock pointer after downing FDI */ | |
eba905b2 | 3838 | if (HAS_PCH_IBX(dev)) |
6f06ce18 | 3839 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
0fc932b8 JB |
3840 | |
3841 | /* still set train pattern 1 */ | |
3842 | reg = FDI_TX_CTL(pipe); | |
3843 | temp = I915_READ(reg); | |
3844 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3845 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3846 | I915_WRITE(reg, temp); | |
3847 | ||
3848 | reg = FDI_RX_CTL(pipe); | |
3849 | temp = I915_READ(reg); | |
3850 | if (HAS_PCH_CPT(dev)) { | |
3851 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3852 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
3853 | } else { | |
3854 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3855 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3856 | } | |
3857 | /* BPC in FDI rx is consistent with that in PIPECONF */ | |
3858 | temp &= ~(0x07 << 16); | |
dfd07d72 | 3859 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
3860 | I915_WRITE(reg, temp); |
3861 | ||
3862 | POSTING_READ(reg); | |
3863 | udelay(100); | |
3864 | } | |
3865 | ||
5dce5b93 CW |
3866 | bool intel_has_pending_fb_unpin(struct drm_device *dev) |
3867 | { | |
3868 | struct intel_crtc *crtc; | |
3869 | ||
3870 | /* Note that we don't need to be called with mode_config.lock here | |
3871 | * as our list of CRTC objects is static for the lifetime of the | |
3872 | * device and so cannot disappear as we iterate. Similarly, we can | |
3873 | * happily treat the predicates as racy, atomic checks as userspace | |
3874 | * cannot claim and pin a new fb without at least acquring the | |
3875 | * struct_mutex and so serialising with us. | |
3876 | */ | |
d3fcc808 | 3877 | for_each_intel_crtc(dev, crtc) { |
5dce5b93 CW |
3878 | if (atomic_read(&crtc->unpin_work_count) == 0) |
3879 | continue; | |
3880 | ||
3881 | if (crtc->unpin_work) | |
3882 | intel_wait_for_vblank(dev, crtc->pipe); | |
3883 | ||
3884 | return true; | |
3885 | } | |
3886 | ||
3887 | return false; | |
3888 | } | |
3889 | ||
d6bbafa1 CW |
3890 | static void page_flip_completed(struct intel_crtc *intel_crtc) |
3891 | { | |
3892 | struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev); | |
3893 | struct intel_unpin_work *work = intel_crtc->unpin_work; | |
3894 | ||
3895 | /* ensure that the unpin work is consistent wrt ->pending. */ | |
3896 | smp_rmb(); | |
3897 | intel_crtc->unpin_work = NULL; | |
3898 | ||
3899 | if (work->event) | |
3900 | drm_send_vblank_event(intel_crtc->base.dev, | |
3901 | intel_crtc->pipe, | |
3902 | work->event); | |
3903 | ||
3904 | drm_crtc_vblank_put(&intel_crtc->base); | |
3905 | ||
3906 | wake_up_all(&dev_priv->pending_flip_queue); | |
3907 | queue_work(dev_priv->wq, &work->work); | |
3908 | ||
3909 | trace_i915_flip_complete(intel_crtc->plane, | |
3910 | work->pending_flip_obj); | |
3911 | } | |
3912 | ||
5008e874 | 3913 | static int intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc) |
e6c3a2a6 | 3914 | { |
0f91128d | 3915 | struct drm_device *dev = crtc->dev; |
5bb61643 | 3916 | struct drm_i915_private *dev_priv = dev->dev_private; |
5008e874 | 3917 | long ret; |
e6c3a2a6 | 3918 | |
2c10d571 | 3919 | WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue)); |
5008e874 ML |
3920 | |
3921 | ret = wait_event_interruptible_timeout( | |
3922 | dev_priv->pending_flip_queue, | |
3923 | !intel_crtc_has_pending_flip(crtc), | |
3924 | 60*HZ); | |
3925 | ||
3926 | if (ret < 0) | |
3927 | return ret; | |
3928 | ||
3929 | if (ret == 0) { | |
9c787942 | 3930 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
2c10d571 | 3931 | |
5e2d7afc | 3932 | spin_lock_irq(&dev->event_lock); |
9c787942 CW |
3933 | if (intel_crtc->unpin_work) { |
3934 | WARN_ONCE(1, "Removing stuck page flip\n"); | |
3935 | page_flip_completed(intel_crtc); | |
3936 | } | |
5e2d7afc | 3937 | spin_unlock_irq(&dev->event_lock); |
9c787942 | 3938 | } |
5bb61643 | 3939 | |
5008e874 | 3940 | return 0; |
e6c3a2a6 CW |
3941 | } |
3942 | ||
060f02d8 VS |
3943 | static void lpt_disable_iclkip(struct drm_i915_private *dev_priv) |
3944 | { | |
3945 | u32 temp; | |
3946 | ||
3947 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE); | |
3948 | ||
3949 | mutex_lock(&dev_priv->sb_lock); | |
3950 | ||
3951 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); | |
3952 | temp |= SBI_SSCCTL_DISABLE; | |
3953 | intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK); | |
3954 | ||
3955 | mutex_unlock(&dev_priv->sb_lock); | |
3956 | } | |
3957 | ||
e615efe4 ED |
3958 | /* Program iCLKIP clock to the desired frequency */ |
3959 | static void lpt_program_iclkip(struct drm_crtc *crtc) | |
3960 | { | |
3961 | struct drm_device *dev = crtc->dev; | |
3962 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 3963 | int clock = to_intel_crtc(crtc)->config->base.adjusted_mode.crtc_clock; |
e615efe4 ED |
3964 | u32 divsel, phaseinc, auxdiv, phasedir = 0; |
3965 | u32 temp; | |
3966 | ||
060f02d8 | 3967 | lpt_disable_iclkip(dev_priv); |
e615efe4 ED |
3968 | |
3969 | /* 20MHz is a corner case which is out of range for the 7-bit divisor */ | |
12d7ceed | 3970 | if (clock == 20000) { |
e615efe4 ED |
3971 | auxdiv = 1; |
3972 | divsel = 0x41; | |
3973 | phaseinc = 0x20; | |
3974 | } else { | |
3975 | /* The iCLK virtual clock root frequency is in MHz, | |
241bfc38 DL |
3976 | * but the adjusted_mode->crtc_clock in in KHz. To get the |
3977 | * divisors, it is necessary to divide one by another, so we | |
e615efe4 ED |
3978 | * convert the virtual clock precision to KHz here for higher |
3979 | * precision. | |
3980 | */ | |
3981 | u32 iclk_virtual_root_freq = 172800 * 1000; | |
3982 | u32 iclk_pi_range = 64; | |
3983 | u32 desired_divisor, msb_divisor_value, pi_value; | |
3984 | ||
a2572f5c | 3985 | desired_divisor = DIV_ROUND_CLOSEST(iclk_virtual_root_freq, clock); |
e615efe4 ED |
3986 | msb_divisor_value = desired_divisor / iclk_pi_range; |
3987 | pi_value = desired_divisor % iclk_pi_range; | |
3988 | ||
3989 | auxdiv = 0; | |
3990 | divsel = msb_divisor_value - 2; | |
3991 | phaseinc = pi_value; | |
3992 | } | |
3993 | ||
3994 | /* This should not happen with any sane values */ | |
3995 | WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) & | |
3996 | ~SBI_SSCDIVINTPHASE_DIVSEL_MASK); | |
3997 | WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) & | |
3998 | ~SBI_SSCDIVINTPHASE_INCVAL_MASK); | |
3999 | ||
4000 | DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n", | |
12d7ceed | 4001 | clock, |
e615efe4 ED |
4002 | auxdiv, |
4003 | divsel, | |
4004 | phasedir, | |
4005 | phaseinc); | |
4006 | ||
060f02d8 VS |
4007 | mutex_lock(&dev_priv->sb_lock); |
4008 | ||
e615efe4 | 4009 | /* Program SSCDIVINTPHASE6 */ |
988d6ee8 | 4010 | temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK); |
e615efe4 ED |
4011 | temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK; |
4012 | temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel); | |
4013 | temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK; | |
4014 | temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc); | |
4015 | temp |= SBI_SSCDIVINTPHASE_DIR(phasedir); | |
4016 | temp |= SBI_SSCDIVINTPHASE_PROPAGATE; | |
988d6ee8 | 4017 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK); |
e615efe4 ED |
4018 | |
4019 | /* Program SSCAUXDIV */ | |
988d6ee8 | 4020 | temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK); |
e615efe4 ED |
4021 | temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1); |
4022 | temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv); | |
988d6ee8 | 4023 | intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK); |
e615efe4 ED |
4024 | |
4025 | /* Enable modulator and associated divider */ | |
988d6ee8 | 4026 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); |
e615efe4 | 4027 | temp &= ~SBI_SSCCTL_DISABLE; |
988d6ee8 | 4028 | intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK); |
e615efe4 | 4029 | |
060f02d8 VS |
4030 | mutex_unlock(&dev_priv->sb_lock); |
4031 | ||
e615efe4 ED |
4032 | /* Wait for initialization time */ |
4033 | udelay(24); | |
4034 | ||
4035 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE); | |
4036 | } | |
4037 | ||
275f01b2 DV |
4038 | static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc, |
4039 | enum pipe pch_transcoder) | |
4040 | { | |
4041 | struct drm_device *dev = crtc->base.dev; | |
4042 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 4043 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
275f01b2 DV |
4044 | |
4045 | I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder), | |
4046 | I915_READ(HTOTAL(cpu_transcoder))); | |
4047 | I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder), | |
4048 | I915_READ(HBLANK(cpu_transcoder))); | |
4049 | I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder), | |
4050 | I915_READ(HSYNC(cpu_transcoder))); | |
4051 | ||
4052 | I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder), | |
4053 | I915_READ(VTOTAL(cpu_transcoder))); | |
4054 | I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder), | |
4055 | I915_READ(VBLANK(cpu_transcoder))); | |
4056 | I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder), | |
4057 | I915_READ(VSYNC(cpu_transcoder))); | |
4058 | I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder), | |
4059 | I915_READ(VSYNCSHIFT(cpu_transcoder))); | |
4060 | } | |
4061 | ||
003632d9 | 4062 | static void cpt_set_fdi_bc_bifurcation(struct drm_device *dev, bool enable) |
1fbc0d78 DV |
4063 | { |
4064 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4065 | uint32_t temp; | |
4066 | ||
4067 | temp = I915_READ(SOUTH_CHICKEN1); | |
003632d9 | 4068 | if (!!(temp & FDI_BC_BIFURCATION_SELECT) == enable) |
1fbc0d78 DV |
4069 | return; |
4070 | ||
4071 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE); | |
4072 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE); | |
4073 | ||
003632d9 ACO |
4074 | temp &= ~FDI_BC_BIFURCATION_SELECT; |
4075 | if (enable) | |
4076 | temp |= FDI_BC_BIFURCATION_SELECT; | |
4077 | ||
4078 | DRM_DEBUG_KMS("%sabling fdi C rx\n", enable ? "en" : "dis"); | |
1fbc0d78 DV |
4079 | I915_WRITE(SOUTH_CHICKEN1, temp); |
4080 | POSTING_READ(SOUTH_CHICKEN1); | |
4081 | } | |
4082 | ||
4083 | static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc) | |
4084 | { | |
4085 | struct drm_device *dev = intel_crtc->base.dev; | |
1fbc0d78 DV |
4086 | |
4087 | switch (intel_crtc->pipe) { | |
4088 | case PIPE_A: | |
4089 | break; | |
4090 | case PIPE_B: | |
6e3c9717 | 4091 | if (intel_crtc->config->fdi_lanes > 2) |
003632d9 | 4092 | cpt_set_fdi_bc_bifurcation(dev, false); |
1fbc0d78 | 4093 | else |
003632d9 | 4094 | cpt_set_fdi_bc_bifurcation(dev, true); |
1fbc0d78 DV |
4095 | |
4096 | break; | |
4097 | case PIPE_C: | |
003632d9 | 4098 | cpt_set_fdi_bc_bifurcation(dev, true); |
1fbc0d78 DV |
4099 | |
4100 | break; | |
4101 | default: | |
4102 | BUG(); | |
4103 | } | |
4104 | } | |
4105 | ||
c48b5305 VS |
4106 | /* Return which DP Port should be selected for Transcoder DP control */ |
4107 | static enum port | |
4108 | intel_trans_dp_port_sel(struct drm_crtc *crtc) | |
4109 | { | |
4110 | struct drm_device *dev = crtc->dev; | |
4111 | struct intel_encoder *encoder; | |
4112 | ||
4113 | for_each_encoder_on_crtc(dev, crtc, encoder) { | |
4114 | if (encoder->type == INTEL_OUTPUT_DISPLAYPORT || | |
4115 | encoder->type == INTEL_OUTPUT_EDP) | |
4116 | return enc_to_dig_port(&encoder->base)->port; | |
4117 | } | |
4118 | ||
4119 | return -1; | |
4120 | } | |
4121 | ||
f67a559d JB |
4122 | /* |
4123 | * Enable PCH resources required for PCH ports: | |
4124 | * - PCH PLLs | |
4125 | * - FDI training & RX/TX | |
4126 | * - update transcoder timings | |
4127 | * - DP transcoding bits | |
4128 | * - transcoder | |
4129 | */ | |
4130 | static void ironlake_pch_enable(struct drm_crtc *crtc) | |
0e23b99d JB |
4131 | { |
4132 | struct drm_device *dev = crtc->dev; | |
4133 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4134 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4135 | int pipe = intel_crtc->pipe; | |
f0f59a00 | 4136 | u32 temp; |
2c07245f | 4137 | |
ab9412ba | 4138 | assert_pch_transcoder_disabled(dev_priv, pipe); |
e7e164db | 4139 | |
1fbc0d78 DV |
4140 | if (IS_IVYBRIDGE(dev)) |
4141 | ivybridge_update_fdi_bc_bifurcation(intel_crtc); | |
4142 | ||
cd986abb DV |
4143 | /* Write the TU size bits before fdi link training, so that error |
4144 | * detection works. */ | |
4145 | I915_WRITE(FDI_RX_TUSIZE1(pipe), | |
4146 | I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK); | |
4147 | ||
3860b2ec VS |
4148 | /* |
4149 | * Sometimes spurious CPU pipe underruns happen during FDI | |
4150 | * training, at least with VGA+HDMI cloning. Suppress them. | |
4151 | */ | |
4152 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
4153 | ||
c98e9dcf | 4154 | /* For PCH output, training FDI link */ |
674cf967 | 4155 | dev_priv->display.fdi_link_train(crtc); |
2c07245f | 4156 | |
3ad8a208 DV |
4157 | /* We need to program the right clock selection before writing the pixel |
4158 | * mutliplier into the DPLL. */ | |
303b81e0 | 4159 | if (HAS_PCH_CPT(dev)) { |
ee7b9f93 | 4160 | u32 sel; |
4b645f14 | 4161 | |
c98e9dcf | 4162 | temp = I915_READ(PCH_DPLL_SEL); |
11887397 DV |
4163 | temp |= TRANS_DPLL_ENABLE(pipe); |
4164 | sel = TRANS_DPLLB_SEL(pipe); | |
6e3c9717 | 4165 | if (intel_crtc->config->shared_dpll == DPLL_ID_PCH_PLL_B) |
ee7b9f93 JB |
4166 | temp |= sel; |
4167 | else | |
4168 | temp &= ~sel; | |
c98e9dcf | 4169 | I915_WRITE(PCH_DPLL_SEL, temp); |
c98e9dcf | 4170 | } |
5eddb70b | 4171 | |
3ad8a208 DV |
4172 | /* XXX: pch pll's can be enabled any time before we enable the PCH |
4173 | * transcoder, and we actually should do this to not upset any PCH | |
4174 | * transcoder that already use the clock when we share it. | |
4175 | * | |
4176 | * Note that enable_shared_dpll tries to do the right thing, but | |
4177 | * get_shared_dpll unconditionally resets the pll - we need that to have | |
4178 | * the right LVDS enable sequence. */ | |
85b3894f | 4179 | intel_enable_shared_dpll(intel_crtc); |
3ad8a208 | 4180 | |
d9b6cb56 JB |
4181 | /* set transcoder timing, panel must allow it */ |
4182 | assert_panel_unlocked(dev_priv, pipe); | |
275f01b2 | 4183 | ironlake_pch_transcoder_set_timings(intel_crtc, pipe); |
8db9d77b | 4184 | |
303b81e0 | 4185 | intel_fdi_normal_train(crtc); |
5e84e1a4 | 4186 | |
3860b2ec VS |
4187 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4188 | ||
c98e9dcf | 4189 | /* For PCH DP, enable TRANS_DP_CTL */ |
6e3c9717 | 4190 | if (HAS_PCH_CPT(dev) && intel_crtc->config->has_dp_encoder) { |
9c4edaee VS |
4191 | const struct drm_display_mode *adjusted_mode = |
4192 | &intel_crtc->config->base.adjusted_mode; | |
dfd07d72 | 4193 | u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5; |
f0f59a00 | 4194 | i915_reg_t reg = TRANS_DP_CTL(pipe); |
5eddb70b CW |
4195 | temp = I915_READ(reg); |
4196 | temp &= ~(TRANS_DP_PORT_SEL_MASK | | |
220cad3c EA |
4197 | TRANS_DP_SYNC_MASK | |
4198 | TRANS_DP_BPC_MASK); | |
e3ef4479 | 4199 | temp |= TRANS_DP_OUTPUT_ENABLE; |
9325c9f0 | 4200 | temp |= bpc << 9; /* same format but at 11:9 */ |
c98e9dcf | 4201 | |
9c4edaee | 4202 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
5eddb70b | 4203 | temp |= TRANS_DP_HSYNC_ACTIVE_HIGH; |
9c4edaee | 4204 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
5eddb70b | 4205 | temp |= TRANS_DP_VSYNC_ACTIVE_HIGH; |
c98e9dcf JB |
4206 | |
4207 | switch (intel_trans_dp_port_sel(crtc)) { | |
c48b5305 | 4208 | case PORT_B: |
5eddb70b | 4209 | temp |= TRANS_DP_PORT_SEL_B; |
c98e9dcf | 4210 | break; |
c48b5305 | 4211 | case PORT_C: |
5eddb70b | 4212 | temp |= TRANS_DP_PORT_SEL_C; |
c98e9dcf | 4213 | break; |
c48b5305 | 4214 | case PORT_D: |
5eddb70b | 4215 | temp |= TRANS_DP_PORT_SEL_D; |
c98e9dcf JB |
4216 | break; |
4217 | default: | |
e95d41e1 | 4218 | BUG(); |
32f9d658 | 4219 | } |
2c07245f | 4220 | |
5eddb70b | 4221 | I915_WRITE(reg, temp); |
6be4a607 | 4222 | } |
b52eb4dc | 4223 | |
b8a4f404 | 4224 | ironlake_enable_pch_transcoder(dev_priv, pipe); |
f67a559d JB |
4225 | } |
4226 | ||
1507e5bd PZ |
4227 | static void lpt_pch_enable(struct drm_crtc *crtc) |
4228 | { | |
4229 | struct drm_device *dev = crtc->dev; | |
4230 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4231 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6e3c9717 | 4232 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
1507e5bd | 4233 | |
ab9412ba | 4234 | assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A); |
1507e5bd | 4235 | |
8c52b5e8 | 4236 | lpt_program_iclkip(crtc); |
1507e5bd | 4237 | |
0540e488 | 4238 | /* Set transcoder timing. */ |
275f01b2 | 4239 | ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A); |
1507e5bd | 4240 | |
937bb610 | 4241 | lpt_enable_pch_transcoder(dev_priv, cpu_transcoder); |
f67a559d JB |
4242 | } |
4243 | ||
190f68c5 ACO |
4244 | struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc, |
4245 | struct intel_crtc_state *crtc_state) | |
ee7b9f93 | 4246 | { |
e2b78267 | 4247 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; |
8bd31e67 | 4248 | struct intel_shared_dpll *pll; |
de419ab6 | 4249 | struct intel_shared_dpll_config *shared_dpll; |
e2b78267 | 4250 | enum intel_dpll_id i; |
00490c22 | 4251 | int max = dev_priv->num_shared_dpll; |
ee7b9f93 | 4252 | |
de419ab6 ML |
4253 | shared_dpll = intel_atomic_get_shared_dpll_state(crtc_state->base.state); |
4254 | ||
98b6bd99 DV |
4255 | if (HAS_PCH_IBX(dev_priv->dev)) { |
4256 | /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */ | |
d94ab068 | 4257 | i = (enum intel_dpll_id) crtc->pipe; |
e72f9fbf | 4258 | pll = &dev_priv->shared_dplls[i]; |
98b6bd99 | 4259 | |
46edb027 DV |
4260 | DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n", |
4261 | crtc->base.base.id, pll->name); | |
98b6bd99 | 4262 | |
de419ab6 | 4263 | WARN_ON(shared_dpll[i].crtc_mask); |
f2a69f44 | 4264 | |
98b6bd99 DV |
4265 | goto found; |
4266 | } | |
4267 | ||
bcddf610 S |
4268 | if (IS_BROXTON(dev_priv->dev)) { |
4269 | /* PLL is attached to port in bxt */ | |
4270 | struct intel_encoder *encoder; | |
4271 | struct intel_digital_port *intel_dig_port; | |
4272 | ||
4273 | encoder = intel_ddi_get_crtc_new_encoder(crtc_state); | |
4274 | if (WARN_ON(!encoder)) | |
4275 | return NULL; | |
4276 | ||
4277 | intel_dig_port = enc_to_dig_port(&encoder->base); | |
4278 | /* 1:1 mapping between ports and PLLs */ | |
4279 | i = (enum intel_dpll_id)intel_dig_port->port; | |
4280 | pll = &dev_priv->shared_dplls[i]; | |
4281 | DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n", | |
4282 | crtc->base.base.id, pll->name); | |
de419ab6 | 4283 | WARN_ON(shared_dpll[i].crtc_mask); |
bcddf610 S |
4284 | |
4285 | goto found; | |
00490c22 ML |
4286 | } else if (INTEL_INFO(dev_priv)->gen < 9 && HAS_DDI(dev_priv)) |
4287 | /* Do not consider SPLL */ | |
4288 | max = 2; | |
bcddf610 | 4289 | |
00490c22 | 4290 | for (i = 0; i < max; i++) { |
e72f9fbf | 4291 | pll = &dev_priv->shared_dplls[i]; |
ee7b9f93 JB |
4292 | |
4293 | /* Only want to check enabled timings first */ | |
de419ab6 | 4294 | if (shared_dpll[i].crtc_mask == 0) |
ee7b9f93 JB |
4295 | continue; |
4296 | ||
190f68c5 | 4297 | if (memcmp(&crtc_state->dpll_hw_state, |
de419ab6 ML |
4298 | &shared_dpll[i].hw_state, |
4299 | sizeof(crtc_state->dpll_hw_state)) == 0) { | |
8bd31e67 | 4300 | DRM_DEBUG_KMS("CRTC:%d sharing existing %s (crtc mask 0x%08x, ative %d)\n", |
1e6f2ddc | 4301 | crtc->base.base.id, pll->name, |
de419ab6 | 4302 | shared_dpll[i].crtc_mask, |
8bd31e67 | 4303 | pll->active); |
ee7b9f93 JB |
4304 | goto found; |
4305 | } | |
4306 | } | |
4307 | ||
4308 | /* Ok no matching timings, maybe there's a free one? */ | |
e72f9fbf DV |
4309 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
4310 | pll = &dev_priv->shared_dplls[i]; | |
de419ab6 | 4311 | if (shared_dpll[i].crtc_mask == 0) { |
46edb027 DV |
4312 | DRM_DEBUG_KMS("CRTC:%d allocated %s\n", |
4313 | crtc->base.base.id, pll->name); | |
ee7b9f93 JB |
4314 | goto found; |
4315 | } | |
4316 | } | |
4317 | ||
4318 | return NULL; | |
4319 | ||
4320 | found: | |
de419ab6 ML |
4321 | if (shared_dpll[i].crtc_mask == 0) |
4322 | shared_dpll[i].hw_state = | |
4323 | crtc_state->dpll_hw_state; | |
f2a69f44 | 4324 | |
190f68c5 | 4325 | crtc_state->shared_dpll = i; |
46edb027 DV |
4326 | DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name, |
4327 | pipe_name(crtc->pipe)); | |
ee7b9f93 | 4328 | |
de419ab6 | 4329 | shared_dpll[i].crtc_mask |= 1 << crtc->pipe; |
e04c7350 | 4330 | |
ee7b9f93 JB |
4331 | return pll; |
4332 | } | |
4333 | ||
de419ab6 | 4334 | static void intel_shared_dpll_commit(struct drm_atomic_state *state) |
8bd31e67 | 4335 | { |
de419ab6 ML |
4336 | struct drm_i915_private *dev_priv = to_i915(state->dev); |
4337 | struct intel_shared_dpll_config *shared_dpll; | |
8bd31e67 ACO |
4338 | struct intel_shared_dpll *pll; |
4339 | enum intel_dpll_id i; | |
4340 | ||
de419ab6 ML |
4341 | if (!to_intel_atomic_state(state)->dpll_set) |
4342 | return; | |
8bd31e67 | 4343 | |
de419ab6 | 4344 | shared_dpll = to_intel_atomic_state(state)->shared_dpll; |
8bd31e67 ACO |
4345 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
4346 | pll = &dev_priv->shared_dplls[i]; | |
de419ab6 | 4347 | pll->config = shared_dpll[i]; |
8bd31e67 ACO |
4348 | } |
4349 | } | |
4350 | ||
a1520318 | 4351 | static void cpt_verify_modeset(struct drm_device *dev, int pipe) |
d4270e57 JB |
4352 | { |
4353 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 4354 | i915_reg_t dslreg = PIPEDSL(pipe); |
d4270e57 JB |
4355 | u32 temp; |
4356 | ||
4357 | temp = I915_READ(dslreg); | |
4358 | udelay(500); | |
4359 | if (wait_for(I915_READ(dslreg) != temp, 5)) { | |
d4270e57 | 4360 | if (wait_for(I915_READ(dslreg) != temp, 5)) |
84f44ce7 | 4361 | DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe)); |
d4270e57 JB |
4362 | } |
4363 | } | |
4364 | ||
86adf9d7 ML |
4365 | static int |
4366 | skl_update_scaler(struct intel_crtc_state *crtc_state, bool force_detach, | |
4367 | unsigned scaler_user, int *scaler_id, unsigned int rotation, | |
4368 | int src_w, int src_h, int dst_w, int dst_h) | |
a1b2278e | 4369 | { |
86adf9d7 ML |
4370 | struct intel_crtc_scaler_state *scaler_state = |
4371 | &crtc_state->scaler_state; | |
4372 | struct intel_crtc *intel_crtc = | |
4373 | to_intel_crtc(crtc_state->base.crtc); | |
a1b2278e | 4374 | int need_scaling; |
6156a456 CK |
4375 | |
4376 | need_scaling = intel_rotation_90_or_270(rotation) ? | |
4377 | (src_h != dst_w || src_w != dst_h): | |
4378 | (src_w != dst_w || src_h != dst_h); | |
a1b2278e CK |
4379 | |
4380 | /* | |
4381 | * if plane is being disabled or scaler is no more required or force detach | |
4382 | * - free scaler binded to this plane/crtc | |
4383 | * - in order to do this, update crtc->scaler_usage | |
4384 | * | |
4385 | * Here scaler state in crtc_state is set free so that | |
4386 | * scaler can be assigned to other user. Actual register | |
4387 | * update to free the scaler is done in plane/panel-fit programming. | |
4388 | * For this purpose crtc/plane_state->scaler_id isn't reset here. | |
4389 | */ | |
86adf9d7 | 4390 | if (force_detach || !need_scaling) { |
a1b2278e | 4391 | if (*scaler_id >= 0) { |
86adf9d7 | 4392 | scaler_state->scaler_users &= ~(1 << scaler_user); |
a1b2278e CK |
4393 | scaler_state->scalers[*scaler_id].in_use = 0; |
4394 | ||
86adf9d7 ML |
4395 | DRM_DEBUG_KMS("scaler_user index %u.%u: " |
4396 | "Staged freeing scaler id %d scaler_users = 0x%x\n", | |
4397 | intel_crtc->pipe, scaler_user, *scaler_id, | |
a1b2278e CK |
4398 | scaler_state->scaler_users); |
4399 | *scaler_id = -1; | |
4400 | } | |
4401 | return 0; | |
4402 | } | |
4403 | ||
4404 | /* range checks */ | |
4405 | if (src_w < SKL_MIN_SRC_W || src_h < SKL_MIN_SRC_H || | |
4406 | dst_w < SKL_MIN_DST_W || dst_h < SKL_MIN_DST_H || | |
4407 | ||
4408 | src_w > SKL_MAX_SRC_W || src_h > SKL_MAX_SRC_H || | |
4409 | dst_w > SKL_MAX_DST_W || dst_h > SKL_MAX_DST_H) { | |
86adf9d7 | 4410 | DRM_DEBUG_KMS("scaler_user index %u.%u: src %ux%u dst %ux%u " |
a1b2278e | 4411 | "size is out of scaler range\n", |
86adf9d7 | 4412 | intel_crtc->pipe, scaler_user, src_w, src_h, dst_w, dst_h); |
a1b2278e CK |
4413 | return -EINVAL; |
4414 | } | |
4415 | ||
86adf9d7 ML |
4416 | /* mark this plane as a scaler user in crtc_state */ |
4417 | scaler_state->scaler_users |= (1 << scaler_user); | |
4418 | DRM_DEBUG_KMS("scaler_user index %u.%u: " | |
4419 | "staged scaling request for %ux%u->%ux%u scaler_users = 0x%x\n", | |
4420 | intel_crtc->pipe, scaler_user, src_w, src_h, dst_w, dst_h, | |
4421 | scaler_state->scaler_users); | |
4422 | ||
4423 | return 0; | |
4424 | } | |
4425 | ||
4426 | /** | |
4427 | * skl_update_scaler_crtc - Stages update to scaler state for a given crtc. | |
4428 | * | |
4429 | * @state: crtc's scaler state | |
86adf9d7 ML |
4430 | * |
4431 | * Return | |
4432 | * 0 - scaler_usage updated successfully | |
4433 | * error - requested scaling cannot be supported or other error condition | |
4434 | */ | |
e435d6e5 | 4435 | int skl_update_scaler_crtc(struct intel_crtc_state *state) |
86adf9d7 ML |
4436 | { |
4437 | struct intel_crtc *intel_crtc = to_intel_crtc(state->base.crtc); | |
7c5f93b0 | 4438 | const struct drm_display_mode *adjusted_mode = &state->base.adjusted_mode; |
86adf9d7 ML |
4439 | |
4440 | DRM_DEBUG_KMS("Updating scaler for [CRTC:%i] scaler_user index %u.%u\n", | |
4441 | intel_crtc->base.base.id, intel_crtc->pipe, SKL_CRTC_INDEX); | |
4442 | ||
e435d6e5 | 4443 | return skl_update_scaler(state, !state->base.active, SKL_CRTC_INDEX, |
86adf9d7 ML |
4444 | &state->scaler_state.scaler_id, DRM_ROTATE_0, |
4445 | state->pipe_src_w, state->pipe_src_h, | |
aad941d5 | 4446 | adjusted_mode->crtc_hdisplay, adjusted_mode->crtc_vdisplay); |
86adf9d7 ML |
4447 | } |
4448 | ||
4449 | /** | |
4450 | * skl_update_scaler_plane - Stages update to scaler state for a given plane. | |
4451 | * | |
4452 | * @state: crtc's scaler state | |
86adf9d7 ML |
4453 | * @plane_state: atomic plane state to update |
4454 | * | |
4455 | * Return | |
4456 | * 0 - scaler_usage updated successfully | |
4457 | * error - requested scaling cannot be supported or other error condition | |
4458 | */ | |
da20eabd ML |
4459 | static int skl_update_scaler_plane(struct intel_crtc_state *crtc_state, |
4460 | struct intel_plane_state *plane_state) | |
86adf9d7 ML |
4461 | { |
4462 | ||
4463 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc_state->base.crtc); | |
da20eabd ML |
4464 | struct intel_plane *intel_plane = |
4465 | to_intel_plane(plane_state->base.plane); | |
86adf9d7 ML |
4466 | struct drm_framebuffer *fb = plane_state->base.fb; |
4467 | int ret; | |
4468 | ||
4469 | bool force_detach = !fb || !plane_state->visible; | |
4470 | ||
4471 | DRM_DEBUG_KMS("Updating scaler for [PLANE:%d] scaler_user index %u.%u\n", | |
4472 | intel_plane->base.base.id, intel_crtc->pipe, | |
4473 | drm_plane_index(&intel_plane->base)); | |
4474 | ||
4475 | ret = skl_update_scaler(crtc_state, force_detach, | |
4476 | drm_plane_index(&intel_plane->base), | |
4477 | &plane_state->scaler_id, | |
4478 | plane_state->base.rotation, | |
4479 | drm_rect_width(&plane_state->src) >> 16, | |
4480 | drm_rect_height(&plane_state->src) >> 16, | |
4481 | drm_rect_width(&plane_state->dst), | |
4482 | drm_rect_height(&plane_state->dst)); | |
4483 | ||
4484 | if (ret || plane_state->scaler_id < 0) | |
4485 | return ret; | |
4486 | ||
a1b2278e | 4487 | /* check colorkey */ |
818ed961 | 4488 | if (plane_state->ckey.flags != I915_SET_COLORKEY_NONE) { |
86adf9d7 | 4489 | DRM_DEBUG_KMS("[PLANE:%d] scaling with color key not allowed", |
818ed961 | 4490 | intel_plane->base.base.id); |
a1b2278e CK |
4491 | return -EINVAL; |
4492 | } | |
4493 | ||
4494 | /* Check src format */ | |
86adf9d7 ML |
4495 | switch (fb->pixel_format) { |
4496 | case DRM_FORMAT_RGB565: | |
4497 | case DRM_FORMAT_XBGR8888: | |
4498 | case DRM_FORMAT_XRGB8888: | |
4499 | case DRM_FORMAT_ABGR8888: | |
4500 | case DRM_FORMAT_ARGB8888: | |
4501 | case DRM_FORMAT_XRGB2101010: | |
4502 | case DRM_FORMAT_XBGR2101010: | |
4503 | case DRM_FORMAT_YUYV: | |
4504 | case DRM_FORMAT_YVYU: | |
4505 | case DRM_FORMAT_UYVY: | |
4506 | case DRM_FORMAT_VYUY: | |
4507 | break; | |
4508 | default: | |
4509 | DRM_DEBUG_KMS("[PLANE:%d] FB:%d unsupported scaling format 0x%x\n", | |
4510 | intel_plane->base.base.id, fb->base.id, fb->pixel_format); | |
4511 | return -EINVAL; | |
a1b2278e CK |
4512 | } |
4513 | ||
a1b2278e CK |
4514 | return 0; |
4515 | } | |
4516 | ||
e435d6e5 ML |
4517 | static void skylake_scaler_disable(struct intel_crtc *crtc) |
4518 | { | |
4519 | int i; | |
4520 | ||
4521 | for (i = 0; i < crtc->num_scalers; i++) | |
4522 | skl_detach_scaler(crtc, i); | |
4523 | } | |
4524 | ||
4525 | static void skylake_pfit_enable(struct intel_crtc *crtc) | |
bd2e244f JB |
4526 | { |
4527 | struct drm_device *dev = crtc->base.dev; | |
4528 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4529 | int pipe = crtc->pipe; | |
a1b2278e CK |
4530 | struct intel_crtc_scaler_state *scaler_state = |
4531 | &crtc->config->scaler_state; | |
4532 | ||
4533 | DRM_DEBUG_KMS("for crtc_state = %p\n", crtc->config); | |
4534 | ||
6e3c9717 | 4535 | if (crtc->config->pch_pfit.enabled) { |
a1b2278e CK |
4536 | int id; |
4537 | ||
4538 | if (WARN_ON(crtc->config->scaler_state.scaler_id < 0)) { | |
4539 | DRM_ERROR("Requesting pfit without getting a scaler first\n"); | |
4540 | return; | |
4541 | } | |
4542 | ||
4543 | id = scaler_state->scaler_id; | |
4544 | I915_WRITE(SKL_PS_CTRL(pipe, id), PS_SCALER_EN | | |
4545 | PS_FILTER_MEDIUM | scaler_state->scalers[id].mode); | |
4546 | I915_WRITE(SKL_PS_WIN_POS(pipe, id), crtc->config->pch_pfit.pos); | |
4547 | I915_WRITE(SKL_PS_WIN_SZ(pipe, id), crtc->config->pch_pfit.size); | |
4548 | ||
4549 | DRM_DEBUG_KMS("for crtc_state = %p scaler_id = %d\n", crtc->config, id); | |
bd2e244f JB |
4550 | } |
4551 | } | |
4552 | ||
b074cec8 JB |
4553 | static void ironlake_pfit_enable(struct intel_crtc *crtc) |
4554 | { | |
4555 | struct drm_device *dev = crtc->base.dev; | |
4556 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4557 | int pipe = crtc->pipe; | |
4558 | ||
6e3c9717 | 4559 | if (crtc->config->pch_pfit.enabled) { |
b074cec8 JB |
4560 | /* Force use of hard-coded filter coefficients |
4561 | * as some pre-programmed values are broken, | |
4562 | * e.g. x201. | |
4563 | */ | |
4564 | if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
4565 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 | | |
4566 | PF_PIPE_SEL_IVB(pipe)); | |
4567 | else | |
4568 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3); | |
6e3c9717 ACO |
4569 | I915_WRITE(PF_WIN_POS(pipe), crtc->config->pch_pfit.pos); |
4570 | I915_WRITE(PF_WIN_SZ(pipe), crtc->config->pch_pfit.size); | |
d4270e57 JB |
4571 | } |
4572 | } | |
4573 | ||
20bc8673 | 4574 | void hsw_enable_ips(struct intel_crtc *crtc) |
d77e4531 | 4575 | { |
cea165c3 VS |
4576 | struct drm_device *dev = crtc->base.dev; |
4577 | struct drm_i915_private *dev_priv = dev->dev_private; | |
d77e4531 | 4578 | |
6e3c9717 | 4579 | if (!crtc->config->ips_enabled) |
d77e4531 PZ |
4580 | return; |
4581 | ||
cea165c3 VS |
4582 | /* We can only enable IPS after we enable a plane and wait for a vblank */ |
4583 | intel_wait_for_vblank(dev, crtc->pipe); | |
4584 | ||
d77e4531 | 4585 | assert_plane_enabled(dev_priv, crtc->plane); |
cea165c3 | 4586 | if (IS_BROADWELL(dev)) { |
2a114cc1 BW |
4587 | mutex_lock(&dev_priv->rps.hw_lock); |
4588 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000)); | |
4589 | mutex_unlock(&dev_priv->rps.hw_lock); | |
4590 | /* Quoting Art Runyan: "its not safe to expect any particular | |
4591 | * value in IPS_CTL bit 31 after enabling IPS through the | |
e59150dc JB |
4592 | * mailbox." Moreover, the mailbox may return a bogus state, |
4593 | * so we need to just enable it and continue on. | |
2a114cc1 BW |
4594 | */ |
4595 | } else { | |
4596 | I915_WRITE(IPS_CTL, IPS_ENABLE); | |
4597 | /* The bit only becomes 1 in the next vblank, so this wait here | |
4598 | * is essentially intel_wait_for_vblank. If we don't have this | |
4599 | * and don't wait for vblanks until the end of crtc_enable, then | |
4600 | * the HW state readout code will complain that the expected | |
4601 | * IPS_CTL value is not the one we read. */ | |
4602 | if (wait_for(I915_READ_NOTRACE(IPS_CTL) & IPS_ENABLE, 50)) | |
4603 | DRM_ERROR("Timed out waiting for IPS enable\n"); | |
4604 | } | |
d77e4531 PZ |
4605 | } |
4606 | ||
20bc8673 | 4607 | void hsw_disable_ips(struct intel_crtc *crtc) |
d77e4531 PZ |
4608 | { |
4609 | struct drm_device *dev = crtc->base.dev; | |
4610 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4611 | ||
6e3c9717 | 4612 | if (!crtc->config->ips_enabled) |
d77e4531 PZ |
4613 | return; |
4614 | ||
4615 | assert_plane_enabled(dev_priv, crtc->plane); | |
23d0b130 | 4616 | if (IS_BROADWELL(dev)) { |
2a114cc1 BW |
4617 | mutex_lock(&dev_priv->rps.hw_lock); |
4618 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0)); | |
4619 | mutex_unlock(&dev_priv->rps.hw_lock); | |
23d0b130 BW |
4620 | /* wait for pcode to finish disabling IPS, which may take up to 42ms */ |
4621 | if (wait_for((I915_READ(IPS_CTL) & IPS_ENABLE) == 0, 42)) | |
4622 | DRM_ERROR("Timed out waiting for IPS disable\n"); | |
e59150dc | 4623 | } else { |
2a114cc1 | 4624 | I915_WRITE(IPS_CTL, 0); |
e59150dc JB |
4625 | POSTING_READ(IPS_CTL); |
4626 | } | |
d77e4531 PZ |
4627 | |
4628 | /* We need to wait for a vblank before we can disable the plane. */ | |
4629 | intel_wait_for_vblank(dev, crtc->pipe); | |
4630 | } | |
4631 | ||
4632 | /** Loads the palette/gamma unit for the CRTC with the prepared values */ | |
4633 | static void intel_crtc_load_lut(struct drm_crtc *crtc) | |
4634 | { | |
4635 | struct drm_device *dev = crtc->dev; | |
4636 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4637 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4638 | enum pipe pipe = intel_crtc->pipe; | |
d77e4531 PZ |
4639 | int i; |
4640 | bool reenable_ips = false; | |
4641 | ||
4642 | /* The clocks have to be on to load the palette. */ | |
53d9f4e9 | 4643 | if (!crtc->state->active) |
d77e4531 PZ |
4644 | return; |
4645 | ||
50360403 | 4646 | if (HAS_GMCH_DISPLAY(dev_priv->dev)) { |
a65347ba | 4647 | if (intel_crtc->config->has_dsi_encoder) |
d77e4531 PZ |
4648 | assert_dsi_pll_enabled(dev_priv); |
4649 | else | |
4650 | assert_pll_enabled(dev_priv, pipe); | |
4651 | } | |
4652 | ||
d77e4531 PZ |
4653 | /* Workaround : Do not read or write the pipe palette/gamma data while |
4654 | * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled. | |
4655 | */ | |
6e3c9717 | 4656 | if (IS_HASWELL(dev) && intel_crtc->config->ips_enabled && |
d77e4531 PZ |
4657 | ((I915_READ(GAMMA_MODE(pipe)) & GAMMA_MODE_MODE_MASK) == |
4658 | GAMMA_MODE_MODE_SPLIT)) { | |
4659 | hsw_disable_ips(intel_crtc); | |
4660 | reenable_ips = true; | |
4661 | } | |
4662 | ||
4663 | for (i = 0; i < 256; i++) { | |
f0f59a00 | 4664 | i915_reg_t palreg; |
f65a9c5b VS |
4665 | |
4666 | if (HAS_GMCH_DISPLAY(dev)) | |
4667 | palreg = PALETTE(pipe, i); | |
4668 | else | |
4669 | palreg = LGC_PALETTE(pipe, i); | |
4670 | ||
4671 | I915_WRITE(palreg, | |
d77e4531 PZ |
4672 | (intel_crtc->lut_r[i] << 16) | |
4673 | (intel_crtc->lut_g[i] << 8) | | |
4674 | intel_crtc->lut_b[i]); | |
4675 | } | |
4676 | ||
4677 | if (reenable_ips) | |
4678 | hsw_enable_ips(intel_crtc); | |
4679 | } | |
4680 | ||
7cac945f | 4681 | static void intel_crtc_dpms_overlay_disable(struct intel_crtc *intel_crtc) |
d3eedb1a | 4682 | { |
7cac945f | 4683 | if (intel_crtc->overlay) { |
d3eedb1a VS |
4684 | struct drm_device *dev = intel_crtc->base.dev; |
4685 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4686 | ||
4687 | mutex_lock(&dev->struct_mutex); | |
4688 | dev_priv->mm.interruptible = false; | |
4689 | (void) intel_overlay_switch_off(intel_crtc->overlay); | |
4690 | dev_priv->mm.interruptible = true; | |
4691 | mutex_unlock(&dev->struct_mutex); | |
4692 | } | |
4693 | ||
4694 | /* Let userspace switch the overlay on again. In most cases userspace | |
4695 | * has to recompute where to put it anyway. | |
4696 | */ | |
4697 | } | |
4698 | ||
87d4300a ML |
4699 | /** |
4700 | * intel_post_enable_primary - Perform operations after enabling primary plane | |
4701 | * @crtc: the CRTC whose primary plane was just enabled | |
4702 | * | |
4703 | * Performs potentially sleeping operations that must be done after the primary | |
4704 | * plane is enabled, such as updating FBC and IPS. Note that this may be | |
4705 | * called due to an explicit primary plane update, or due to an implicit | |
4706 | * re-enable that is caused when a sprite plane is updated to no longer | |
4707 | * completely hide the primary plane. | |
4708 | */ | |
4709 | static void | |
4710 | intel_post_enable_primary(struct drm_crtc *crtc) | |
a5c4d7bc VS |
4711 | { |
4712 | struct drm_device *dev = crtc->dev; | |
87d4300a | 4713 | struct drm_i915_private *dev_priv = dev->dev_private; |
a5c4d7bc VS |
4714 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4715 | int pipe = intel_crtc->pipe; | |
a5c4d7bc | 4716 | |
87d4300a ML |
4717 | /* |
4718 | * FIXME IPS should be fine as long as one plane is | |
4719 | * enabled, but in practice it seems to have problems | |
4720 | * when going from primary only to sprite only and vice | |
4721 | * versa. | |
4722 | */ | |
a5c4d7bc VS |
4723 | hsw_enable_ips(intel_crtc); |
4724 | ||
f99d7069 | 4725 | /* |
87d4300a ML |
4726 | * Gen2 reports pipe underruns whenever all planes are disabled. |
4727 | * So don't enable underrun reporting before at least some planes | |
4728 | * are enabled. | |
4729 | * FIXME: Need to fix the logic to work when we turn off all planes | |
4730 | * but leave the pipe running. | |
f99d7069 | 4731 | */ |
87d4300a ML |
4732 | if (IS_GEN2(dev)) |
4733 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); | |
4734 | ||
aca7b684 VS |
4735 | /* Underruns don't always raise interrupts, so check manually. */ |
4736 | intel_check_cpu_fifo_underruns(dev_priv); | |
4737 | intel_check_pch_fifo_underruns(dev_priv); | |
a5c4d7bc VS |
4738 | } |
4739 | ||
87d4300a ML |
4740 | /** |
4741 | * intel_pre_disable_primary - Perform operations before disabling primary plane | |
4742 | * @crtc: the CRTC whose primary plane is to be disabled | |
4743 | * | |
4744 | * Performs potentially sleeping operations that must be done before the | |
4745 | * primary plane is disabled, such as updating FBC and IPS. Note that this may | |
4746 | * be called due to an explicit primary plane update, or due to an implicit | |
4747 | * disable that is caused when a sprite plane completely hides the primary | |
4748 | * plane. | |
4749 | */ | |
4750 | static void | |
4751 | intel_pre_disable_primary(struct drm_crtc *crtc) | |
a5c4d7bc VS |
4752 | { |
4753 | struct drm_device *dev = crtc->dev; | |
4754 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4755 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4756 | int pipe = intel_crtc->pipe; | |
a5c4d7bc | 4757 | |
87d4300a ML |
4758 | /* |
4759 | * Gen2 reports pipe underruns whenever all planes are disabled. | |
4760 | * So diasble underrun reporting before all the planes get disabled. | |
4761 | * FIXME: Need to fix the logic to work when we turn off all planes | |
4762 | * but leave the pipe running. | |
4763 | */ | |
4764 | if (IS_GEN2(dev)) | |
4765 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
a5c4d7bc | 4766 | |
87d4300a ML |
4767 | /* |
4768 | * Vblank time updates from the shadow to live plane control register | |
4769 | * are blocked if the memory self-refresh mode is active at that | |
4770 | * moment. So to make sure the plane gets truly disabled, disable | |
4771 | * first the self-refresh mode. The self-refresh enable bit in turn | |
4772 | * will be checked/applied by the HW only at the next frame start | |
4773 | * event which is after the vblank start event, so we need to have a | |
4774 | * wait-for-vblank between disabling the plane and the pipe. | |
4775 | */ | |
262cd2e1 | 4776 | if (HAS_GMCH_DISPLAY(dev)) { |
87d4300a | 4777 | intel_set_memory_cxsr(dev_priv, false); |
262cd2e1 VS |
4778 | dev_priv->wm.vlv.cxsr = false; |
4779 | intel_wait_for_vblank(dev, pipe); | |
4780 | } | |
87d4300a | 4781 | |
87d4300a ML |
4782 | /* |
4783 | * FIXME IPS should be fine as long as one plane is | |
4784 | * enabled, but in practice it seems to have problems | |
4785 | * when going from primary only to sprite only and vice | |
4786 | * versa. | |
4787 | */ | |
a5c4d7bc | 4788 | hsw_disable_ips(intel_crtc); |
87d4300a ML |
4789 | } |
4790 | ||
ac21b225 ML |
4791 | static void intel_post_plane_update(struct intel_crtc *crtc) |
4792 | { | |
4793 | struct intel_crtc_atomic_commit *atomic = &crtc->atomic; | |
92826fcd ML |
4794 | struct intel_crtc_state *pipe_config = |
4795 | to_intel_crtc_state(crtc->base.state); | |
ac21b225 | 4796 | struct drm_device *dev = crtc->base.dev; |
ac21b225 ML |
4797 | |
4798 | if (atomic->wait_vblank) | |
4799 | intel_wait_for_vblank(dev, crtc->pipe); | |
4800 | ||
4801 | intel_frontbuffer_flip(dev, atomic->fb_bits); | |
4802 | ||
ab1d3a0e | 4803 | crtc->wm.cxsr_allowed = true; |
852eb00d | 4804 | |
b9001114 | 4805 | if (pipe_config->wm_changed && pipe_config->base.active) |
f015c551 VS |
4806 | intel_update_watermarks(&crtc->base); |
4807 | ||
c80ac854 | 4808 | if (atomic->update_fbc) |
754d1133 | 4809 | intel_fbc_update(crtc); |
ac21b225 ML |
4810 | |
4811 | if (atomic->post_enable_primary) | |
4812 | intel_post_enable_primary(&crtc->base); | |
4813 | ||
ac21b225 ML |
4814 | memset(atomic, 0, sizeof(*atomic)); |
4815 | } | |
4816 | ||
4817 | static void intel_pre_plane_update(struct intel_crtc *crtc) | |
4818 | { | |
4819 | struct drm_device *dev = crtc->base.dev; | |
eddfcbcd | 4820 | struct drm_i915_private *dev_priv = dev->dev_private; |
ac21b225 | 4821 | struct intel_crtc_atomic_commit *atomic = &crtc->atomic; |
ab1d3a0e ML |
4822 | struct intel_crtc_state *pipe_config = |
4823 | to_intel_crtc_state(crtc->base.state); | |
ac21b225 | 4824 | |
c80ac854 | 4825 | if (atomic->disable_fbc) |
d029bcad | 4826 | intel_fbc_deactivate(crtc); |
ac21b225 | 4827 | |
066cf55b RV |
4828 | if (crtc->atomic.disable_ips) |
4829 | hsw_disable_ips(crtc); | |
4830 | ||
ac21b225 ML |
4831 | if (atomic->pre_disable_primary) |
4832 | intel_pre_disable_primary(&crtc->base); | |
852eb00d | 4833 | |
ab1d3a0e | 4834 | if (pipe_config->disable_cxsr) { |
852eb00d VS |
4835 | crtc->wm.cxsr_allowed = false; |
4836 | intel_set_memory_cxsr(dev_priv, false); | |
4837 | } | |
92826fcd ML |
4838 | |
4839 | if (!needs_modeset(&pipe_config->base) && pipe_config->wm_changed) | |
4840 | intel_update_watermarks(&crtc->base); | |
ac21b225 ML |
4841 | } |
4842 | ||
d032ffa0 | 4843 | static void intel_crtc_disable_planes(struct drm_crtc *crtc, unsigned plane_mask) |
87d4300a ML |
4844 | { |
4845 | struct drm_device *dev = crtc->dev; | |
4846 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
d032ffa0 | 4847 | struct drm_plane *p; |
87d4300a ML |
4848 | int pipe = intel_crtc->pipe; |
4849 | ||
7cac945f | 4850 | intel_crtc_dpms_overlay_disable(intel_crtc); |
27321ae8 | 4851 | |
d032ffa0 ML |
4852 | drm_for_each_plane_mask(p, dev, plane_mask) |
4853 | to_intel_plane(p)->disable_plane(p, crtc); | |
f98551ae | 4854 | |
f99d7069 DV |
4855 | /* |
4856 | * FIXME: Once we grow proper nuclear flip support out of this we need | |
4857 | * to compute the mask of flip planes precisely. For the time being | |
4858 | * consider this a flip to a NULL plane. | |
4859 | */ | |
4860 | intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe)); | |
a5c4d7bc VS |
4861 | } |
4862 | ||
f67a559d JB |
4863 | static void ironlake_crtc_enable(struct drm_crtc *crtc) |
4864 | { | |
4865 | struct drm_device *dev = crtc->dev; | |
4866 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4867 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 4868 | struct intel_encoder *encoder; |
f67a559d | 4869 | int pipe = intel_crtc->pipe; |
f67a559d | 4870 | |
53d9f4e9 | 4871 | if (WARN_ON(intel_crtc->active)) |
f67a559d JB |
4872 | return; |
4873 | ||
81b088ca VS |
4874 | if (intel_crtc->config->has_pch_encoder) |
4875 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false); | |
4876 | ||
6e3c9717 | 4877 | if (intel_crtc->config->has_pch_encoder) |
b14b1055 DV |
4878 | intel_prepare_shared_dpll(intel_crtc); |
4879 | ||
6e3c9717 | 4880 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 4881 | intel_dp_set_m_n(intel_crtc, M1_N1); |
29407aab DV |
4882 | |
4883 | intel_set_pipe_timings(intel_crtc); | |
4884 | ||
6e3c9717 | 4885 | if (intel_crtc->config->has_pch_encoder) { |
29407aab | 4886 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6e3c9717 | 4887 | &intel_crtc->config->fdi_m_n, NULL); |
29407aab DV |
4888 | } |
4889 | ||
4890 | ironlake_set_pipeconf(crtc); | |
4891 | ||
f67a559d | 4892 | intel_crtc->active = true; |
8664281b | 4893 | |
a72e4c9f | 4894 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
8664281b | 4895 | |
f6736a1a | 4896 | for_each_encoder_on_crtc(dev, crtc, encoder) |
952735ee DV |
4897 | if (encoder->pre_enable) |
4898 | encoder->pre_enable(encoder); | |
f67a559d | 4899 | |
6e3c9717 | 4900 | if (intel_crtc->config->has_pch_encoder) { |
fff367c7 DV |
4901 | /* Note: FDI PLL enabling _must_ be done before we enable the |
4902 | * cpu pipes, hence this is separate from all the other fdi/pch | |
4903 | * enabling. */ | |
88cefb6c | 4904 | ironlake_fdi_pll_enable(intel_crtc); |
46b6f814 DV |
4905 | } else { |
4906 | assert_fdi_tx_disabled(dev_priv, pipe); | |
4907 | assert_fdi_rx_disabled(dev_priv, pipe); | |
4908 | } | |
f67a559d | 4909 | |
b074cec8 | 4910 | ironlake_pfit_enable(intel_crtc); |
f67a559d | 4911 | |
9c54c0dd JB |
4912 | /* |
4913 | * On ILK+ LUT must be loaded before the pipe is running but with | |
4914 | * clocks enabled | |
4915 | */ | |
4916 | intel_crtc_load_lut(crtc); | |
4917 | ||
f37fcc2a | 4918 | intel_update_watermarks(crtc); |
e1fdc473 | 4919 | intel_enable_pipe(intel_crtc); |
f67a559d | 4920 | |
6e3c9717 | 4921 | if (intel_crtc->config->has_pch_encoder) |
f67a559d | 4922 | ironlake_pch_enable(crtc); |
c98e9dcf | 4923 | |
f9b61ff6 DV |
4924 | assert_vblank_disabled(crtc); |
4925 | drm_crtc_vblank_on(crtc); | |
4926 | ||
fa5c73b1 DV |
4927 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4928 | encoder->enable(encoder); | |
61b77ddd DV |
4929 | |
4930 | if (HAS_PCH_CPT(dev)) | |
a1520318 | 4931 | cpt_verify_modeset(dev, intel_crtc->pipe); |
37ca8d4c VS |
4932 | |
4933 | /* Must wait for vblank to avoid spurious PCH FIFO underruns */ | |
4934 | if (intel_crtc->config->has_pch_encoder) | |
4935 | intel_wait_for_vblank(dev, pipe); | |
4936 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true); | |
d029bcad PZ |
4937 | |
4938 | intel_fbc_enable(intel_crtc); | |
6be4a607 JB |
4939 | } |
4940 | ||
42db64ef PZ |
4941 | /* IPS only exists on ULT machines and is tied to pipe A. */ |
4942 | static bool hsw_crtc_supports_ips(struct intel_crtc *crtc) | |
4943 | { | |
f5adf94e | 4944 | return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A; |
42db64ef PZ |
4945 | } |
4946 | ||
4f771f10 PZ |
4947 | static void haswell_crtc_enable(struct drm_crtc *crtc) |
4948 | { | |
4949 | struct drm_device *dev = crtc->dev; | |
4950 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4951 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4952 | struct intel_encoder *encoder; | |
99d736a2 ML |
4953 | int pipe = intel_crtc->pipe, hsw_workaround_pipe; |
4954 | struct intel_crtc_state *pipe_config = | |
4955 | to_intel_crtc_state(crtc->state); | |
4f771f10 | 4956 | |
53d9f4e9 | 4957 | if (WARN_ON(intel_crtc->active)) |
4f771f10 PZ |
4958 | return; |
4959 | ||
81b088ca VS |
4960 | if (intel_crtc->config->has_pch_encoder) |
4961 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, | |
4962 | false); | |
4963 | ||
df8ad70c DV |
4964 | if (intel_crtc_to_shared_dpll(intel_crtc)) |
4965 | intel_enable_shared_dpll(intel_crtc); | |
4966 | ||
6e3c9717 | 4967 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 4968 | intel_dp_set_m_n(intel_crtc, M1_N1); |
229fca97 DV |
4969 | |
4970 | intel_set_pipe_timings(intel_crtc); | |
4971 | ||
6e3c9717 ACO |
4972 | if (intel_crtc->config->cpu_transcoder != TRANSCODER_EDP) { |
4973 | I915_WRITE(PIPE_MULT(intel_crtc->config->cpu_transcoder), | |
4974 | intel_crtc->config->pixel_multiplier - 1); | |
ebb69c95 CT |
4975 | } |
4976 | ||
6e3c9717 | 4977 | if (intel_crtc->config->has_pch_encoder) { |
229fca97 | 4978 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6e3c9717 | 4979 | &intel_crtc->config->fdi_m_n, NULL); |
229fca97 DV |
4980 | } |
4981 | ||
4982 | haswell_set_pipeconf(crtc); | |
4983 | ||
4984 | intel_set_pipe_csc(crtc); | |
4985 | ||
4f771f10 | 4986 | intel_crtc->active = true; |
8664281b | 4987 | |
6b698516 DV |
4988 | if (intel_crtc->config->has_pch_encoder) |
4989 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
4990 | else | |
4991 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); | |
4992 | ||
7d4aefd0 | 4993 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4f771f10 PZ |
4994 | if (encoder->pre_enable) |
4995 | encoder->pre_enable(encoder); | |
7d4aefd0 | 4996 | } |
4f771f10 | 4997 | |
d2d65408 | 4998 | if (intel_crtc->config->has_pch_encoder) |
4fe9467d | 4999 | dev_priv->display.fdi_link_train(crtc); |
4fe9467d | 5000 | |
a65347ba | 5001 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 5002 | intel_ddi_enable_pipe_clock(intel_crtc); |
4f771f10 | 5003 | |
1c132b44 | 5004 | if (INTEL_INFO(dev)->gen >= 9) |
e435d6e5 | 5005 | skylake_pfit_enable(intel_crtc); |
ff6d9f55 | 5006 | else |
1c132b44 | 5007 | ironlake_pfit_enable(intel_crtc); |
4f771f10 PZ |
5008 | |
5009 | /* | |
5010 | * On ILK+ LUT must be loaded before the pipe is running but with | |
5011 | * clocks enabled | |
5012 | */ | |
5013 | intel_crtc_load_lut(crtc); | |
5014 | ||
1f544388 | 5015 | intel_ddi_set_pipe_settings(crtc); |
a65347ba | 5016 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 5017 | intel_ddi_enable_transcoder_func(crtc); |
4f771f10 | 5018 | |
f37fcc2a | 5019 | intel_update_watermarks(crtc); |
e1fdc473 | 5020 | intel_enable_pipe(intel_crtc); |
42db64ef | 5021 | |
6e3c9717 | 5022 | if (intel_crtc->config->has_pch_encoder) |
1507e5bd | 5023 | lpt_pch_enable(crtc); |
4f771f10 | 5024 | |
a65347ba | 5025 | if (intel_crtc->config->dp_encoder_is_mst) |
0e32b39c DA |
5026 | intel_ddi_set_vc_payload_alloc(crtc, true); |
5027 | ||
f9b61ff6 DV |
5028 | assert_vblank_disabled(crtc); |
5029 | drm_crtc_vblank_on(crtc); | |
5030 | ||
8807e55b | 5031 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4f771f10 | 5032 | encoder->enable(encoder); |
8807e55b JN |
5033 | intel_opregion_notify_encoder(encoder, true); |
5034 | } | |
4f771f10 | 5035 | |
6b698516 DV |
5036 | if (intel_crtc->config->has_pch_encoder) { |
5037 | intel_wait_for_vblank(dev, pipe); | |
5038 | intel_wait_for_vblank(dev, pipe); | |
5039 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); | |
d2d65408 VS |
5040 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, |
5041 | true); | |
6b698516 | 5042 | } |
d2d65408 | 5043 | |
e4916946 PZ |
5044 | /* If we change the relative order between pipe/planes enabling, we need |
5045 | * to change the workaround. */ | |
99d736a2 ML |
5046 | hsw_workaround_pipe = pipe_config->hsw_workaround_pipe; |
5047 | if (IS_HASWELL(dev) && hsw_workaround_pipe != INVALID_PIPE) { | |
5048 | intel_wait_for_vblank(dev, hsw_workaround_pipe); | |
5049 | intel_wait_for_vblank(dev, hsw_workaround_pipe); | |
5050 | } | |
d029bcad PZ |
5051 | |
5052 | intel_fbc_enable(intel_crtc); | |
4f771f10 PZ |
5053 | } |
5054 | ||
bfd16b2a | 5055 | static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force) |
3f8dce3a DV |
5056 | { |
5057 | struct drm_device *dev = crtc->base.dev; | |
5058 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5059 | int pipe = crtc->pipe; | |
5060 | ||
5061 | /* To avoid upsetting the power well on haswell only disable the pfit if | |
5062 | * it's in use. The hw state code will make sure we get this right. */ | |
bfd16b2a | 5063 | if (force || crtc->config->pch_pfit.enabled) { |
3f8dce3a DV |
5064 | I915_WRITE(PF_CTL(pipe), 0); |
5065 | I915_WRITE(PF_WIN_POS(pipe), 0); | |
5066 | I915_WRITE(PF_WIN_SZ(pipe), 0); | |
5067 | } | |
5068 | } | |
5069 | ||
6be4a607 JB |
5070 | static void ironlake_crtc_disable(struct drm_crtc *crtc) |
5071 | { | |
5072 | struct drm_device *dev = crtc->dev; | |
5073 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5074 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 5075 | struct intel_encoder *encoder; |
6be4a607 | 5076 | int pipe = intel_crtc->pipe; |
b52eb4dc | 5077 | |
37ca8d4c VS |
5078 | if (intel_crtc->config->has_pch_encoder) |
5079 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false); | |
5080 | ||
ea9d758d DV |
5081 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5082 | encoder->disable(encoder); | |
5083 | ||
f9b61ff6 DV |
5084 | drm_crtc_vblank_off(crtc); |
5085 | assert_vblank_disabled(crtc); | |
5086 | ||
3860b2ec VS |
5087 | /* |
5088 | * Sometimes spurious CPU pipe underruns happen when the | |
5089 | * pipe is already disabled, but FDI RX/TX is still enabled. | |
5090 | * Happens at least with VGA+HDMI cloning. Suppress them. | |
5091 | */ | |
5092 | if (intel_crtc->config->has_pch_encoder) | |
5093 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
5094 | ||
575f7ab7 | 5095 | intel_disable_pipe(intel_crtc); |
32f9d658 | 5096 | |
bfd16b2a | 5097 | ironlake_pfit_disable(intel_crtc, false); |
2c07245f | 5098 | |
3860b2ec | 5099 | if (intel_crtc->config->has_pch_encoder) { |
5a74f70a | 5100 | ironlake_fdi_disable(crtc); |
3860b2ec VS |
5101 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
5102 | } | |
5a74f70a | 5103 | |
bf49ec8c DV |
5104 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5105 | if (encoder->post_disable) | |
5106 | encoder->post_disable(encoder); | |
2c07245f | 5107 | |
6e3c9717 | 5108 | if (intel_crtc->config->has_pch_encoder) { |
d925c59a | 5109 | ironlake_disable_pch_transcoder(dev_priv, pipe); |
6be4a607 | 5110 | |
d925c59a | 5111 | if (HAS_PCH_CPT(dev)) { |
f0f59a00 VS |
5112 | i915_reg_t reg; |
5113 | u32 temp; | |
5114 | ||
d925c59a DV |
5115 | /* disable TRANS_DP_CTL */ |
5116 | reg = TRANS_DP_CTL(pipe); | |
5117 | temp = I915_READ(reg); | |
5118 | temp &= ~(TRANS_DP_OUTPUT_ENABLE | | |
5119 | TRANS_DP_PORT_SEL_MASK); | |
5120 | temp |= TRANS_DP_PORT_SEL_NONE; | |
5121 | I915_WRITE(reg, temp); | |
5122 | ||
5123 | /* disable DPLL_SEL */ | |
5124 | temp = I915_READ(PCH_DPLL_SEL); | |
11887397 | 5125 | temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe)); |
d925c59a | 5126 | I915_WRITE(PCH_DPLL_SEL, temp); |
9db4a9c7 | 5127 | } |
e3421a18 | 5128 | |
d925c59a DV |
5129 | ironlake_fdi_pll_disable(intel_crtc); |
5130 | } | |
81b088ca VS |
5131 | |
5132 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true); | |
d029bcad PZ |
5133 | |
5134 | intel_fbc_disable_crtc(intel_crtc); | |
6be4a607 | 5135 | } |
1b3c7a47 | 5136 | |
4f771f10 | 5137 | static void haswell_crtc_disable(struct drm_crtc *crtc) |
ee7b9f93 | 5138 | { |
4f771f10 PZ |
5139 | struct drm_device *dev = crtc->dev; |
5140 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee7b9f93 | 5141 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4f771f10 | 5142 | struct intel_encoder *encoder; |
6e3c9717 | 5143 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
ee7b9f93 | 5144 | |
d2d65408 VS |
5145 | if (intel_crtc->config->has_pch_encoder) |
5146 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, | |
5147 | false); | |
5148 | ||
8807e55b JN |
5149 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
5150 | intel_opregion_notify_encoder(encoder, false); | |
4f771f10 | 5151 | encoder->disable(encoder); |
8807e55b | 5152 | } |
4f771f10 | 5153 | |
f9b61ff6 DV |
5154 | drm_crtc_vblank_off(crtc); |
5155 | assert_vblank_disabled(crtc); | |
5156 | ||
575f7ab7 | 5157 | intel_disable_pipe(intel_crtc); |
4f771f10 | 5158 | |
6e3c9717 | 5159 | if (intel_crtc->config->dp_encoder_is_mst) |
a4bf214f VS |
5160 | intel_ddi_set_vc_payload_alloc(crtc, false); |
5161 | ||
a65347ba | 5162 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 5163 | intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder); |
4f771f10 | 5164 | |
1c132b44 | 5165 | if (INTEL_INFO(dev)->gen >= 9) |
e435d6e5 | 5166 | skylake_scaler_disable(intel_crtc); |
ff6d9f55 | 5167 | else |
bfd16b2a | 5168 | ironlake_pfit_disable(intel_crtc, false); |
4f771f10 | 5169 | |
a65347ba | 5170 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 5171 | intel_ddi_disable_pipe_clock(intel_crtc); |
4f771f10 | 5172 | |
97b040aa ID |
5173 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5174 | if (encoder->post_disable) | |
5175 | encoder->post_disable(encoder); | |
81b088ca | 5176 | |
92966a37 VS |
5177 | if (intel_crtc->config->has_pch_encoder) { |
5178 | lpt_disable_pch_transcoder(dev_priv); | |
5179 | intel_ddi_fdi_disable(crtc); | |
5180 | ||
81b088ca VS |
5181 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, |
5182 | true); | |
92966a37 | 5183 | } |
d029bcad PZ |
5184 | |
5185 | intel_fbc_disable_crtc(intel_crtc); | |
4f771f10 PZ |
5186 | } |
5187 | ||
2dd24552 JB |
5188 | static void i9xx_pfit_enable(struct intel_crtc *crtc) |
5189 | { | |
5190 | struct drm_device *dev = crtc->base.dev; | |
5191 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 5192 | struct intel_crtc_state *pipe_config = crtc->config; |
2dd24552 | 5193 | |
681a8504 | 5194 | if (!pipe_config->gmch_pfit.control) |
2dd24552 JB |
5195 | return; |
5196 | ||
2dd24552 | 5197 | /* |
c0b03411 DV |
5198 | * The panel fitter should only be adjusted whilst the pipe is disabled, |
5199 | * according to register description and PRM. | |
2dd24552 | 5200 | */ |
c0b03411 DV |
5201 | WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE); |
5202 | assert_pipe_disabled(dev_priv, crtc->pipe); | |
2dd24552 | 5203 | |
b074cec8 JB |
5204 | I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios); |
5205 | I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control); | |
5a80c45c DV |
5206 | |
5207 | /* Border color in case we don't scale up to the full screen. Black by | |
5208 | * default, change to something else for debugging. */ | |
5209 | I915_WRITE(BCLRPAT(crtc->pipe), 0); | |
2dd24552 JB |
5210 | } |
5211 | ||
d05410f9 DA |
5212 | static enum intel_display_power_domain port_to_power_domain(enum port port) |
5213 | { | |
5214 | switch (port) { | |
5215 | case PORT_A: | |
6331a704 | 5216 | return POWER_DOMAIN_PORT_DDI_A_LANES; |
d05410f9 | 5217 | case PORT_B: |
6331a704 | 5218 | return POWER_DOMAIN_PORT_DDI_B_LANES; |
d05410f9 | 5219 | case PORT_C: |
6331a704 | 5220 | return POWER_DOMAIN_PORT_DDI_C_LANES; |
d05410f9 | 5221 | case PORT_D: |
6331a704 | 5222 | return POWER_DOMAIN_PORT_DDI_D_LANES; |
d8e19f99 | 5223 | case PORT_E: |
6331a704 | 5224 | return POWER_DOMAIN_PORT_DDI_E_LANES; |
d05410f9 | 5225 | default: |
b9fec167 | 5226 | MISSING_CASE(port); |
d05410f9 DA |
5227 | return POWER_DOMAIN_PORT_OTHER; |
5228 | } | |
5229 | } | |
5230 | ||
25f78f58 VS |
5231 | static enum intel_display_power_domain port_to_aux_power_domain(enum port port) |
5232 | { | |
5233 | switch (port) { | |
5234 | case PORT_A: | |
5235 | return POWER_DOMAIN_AUX_A; | |
5236 | case PORT_B: | |
5237 | return POWER_DOMAIN_AUX_B; | |
5238 | case PORT_C: | |
5239 | return POWER_DOMAIN_AUX_C; | |
5240 | case PORT_D: | |
5241 | return POWER_DOMAIN_AUX_D; | |
5242 | case PORT_E: | |
5243 | /* FIXME: Check VBT for actual wiring of PORT E */ | |
5244 | return POWER_DOMAIN_AUX_D; | |
5245 | default: | |
b9fec167 | 5246 | MISSING_CASE(port); |
25f78f58 VS |
5247 | return POWER_DOMAIN_AUX_A; |
5248 | } | |
5249 | } | |
5250 | ||
319be8ae ID |
5251 | enum intel_display_power_domain |
5252 | intel_display_port_power_domain(struct intel_encoder *intel_encoder) | |
5253 | { | |
5254 | struct drm_device *dev = intel_encoder->base.dev; | |
5255 | struct intel_digital_port *intel_dig_port; | |
5256 | ||
5257 | switch (intel_encoder->type) { | |
5258 | case INTEL_OUTPUT_UNKNOWN: | |
5259 | /* Only DDI platforms should ever use this output type */ | |
5260 | WARN_ON_ONCE(!HAS_DDI(dev)); | |
5261 | case INTEL_OUTPUT_DISPLAYPORT: | |
5262 | case INTEL_OUTPUT_HDMI: | |
5263 | case INTEL_OUTPUT_EDP: | |
5264 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
d05410f9 | 5265 | return port_to_power_domain(intel_dig_port->port); |
0e32b39c DA |
5266 | case INTEL_OUTPUT_DP_MST: |
5267 | intel_dig_port = enc_to_mst(&intel_encoder->base)->primary; | |
5268 | return port_to_power_domain(intel_dig_port->port); | |
319be8ae ID |
5269 | case INTEL_OUTPUT_ANALOG: |
5270 | return POWER_DOMAIN_PORT_CRT; | |
5271 | case INTEL_OUTPUT_DSI: | |
5272 | return POWER_DOMAIN_PORT_DSI; | |
5273 | default: | |
5274 | return POWER_DOMAIN_PORT_OTHER; | |
5275 | } | |
5276 | } | |
5277 | ||
25f78f58 VS |
5278 | enum intel_display_power_domain |
5279 | intel_display_port_aux_power_domain(struct intel_encoder *intel_encoder) | |
5280 | { | |
5281 | struct drm_device *dev = intel_encoder->base.dev; | |
5282 | struct intel_digital_port *intel_dig_port; | |
5283 | ||
5284 | switch (intel_encoder->type) { | |
5285 | case INTEL_OUTPUT_UNKNOWN: | |
651174a4 ID |
5286 | case INTEL_OUTPUT_HDMI: |
5287 | /* | |
5288 | * Only DDI platforms should ever use these output types. | |
5289 | * We can get here after the HDMI detect code has already set | |
5290 | * the type of the shared encoder. Since we can't be sure | |
5291 | * what's the status of the given connectors, play safe and | |
5292 | * run the DP detection too. | |
5293 | */ | |
25f78f58 VS |
5294 | WARN_ON_ONCE(!HAS_DDI(dev)); |
5295 | case INTEL_OUTPUT_DISPLAYPORT: | |
5296 | case INTEL_OUTPUT_EDP: | |
5297 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
5298 | return port_to_aux_power_domain(intel_dig_port->port); | |
5299 | case INTEL_OUTPUT_DP_MST: | |
5300 | intel_dig_port = enc_to_mst(&intel_encoder->base)->primary; | |
5301 | return port_to_aux_power_domain(intel_dig_port->port); | |
5302 | default: | |
b9fec167 | 5303 | MISSING_CASE(intel_encoder->type); |
25f78f58 VS |
5304 | return POWER_DOMAIN_AUX_A; |
5305 | } | |
5306 | } | |
5307 | ||
319be8ae | 5308 | static unsigned long get_crtc_power_domains(struct drm_crtc *crtc) |
77d22dca | 5309 | { |
319be8ae ID |
5310 | struct drm_device *dev = crtc->dev; |
5311 | struct intel_encoder *intel_encoder; | |
5312 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5313 | enum pipe pipe = intel_crtc->pipe; | |
77d22dca | 5314 | unsigned long mask; |
1a70a728 | 5315 | enum transcoder transcoder = intel_crtc->config->cpu_transcoder; |
77d22dca | 5316 | |
292b990e ML |
5317 | if (!crtc->state->active) |
5318 | return 0; | |
5319 | ||
77d22dca ID |
5320 | mask = BIT(POWER_DOMAIN_PIPE(pipe)); |
5321 | mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder)); | |
6e3c9717 ACO |
5322 | if (intel_crtc->config->pch_pfit.enabled || |
5323 | intel_crtc->config->pch_pfit.force_thru) | |
77d22dca ID |
5324 | mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe)); |
5325 | ||
319be8ae ID |
5326 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) |
5327 | mask |= BIT(intel_display_port_power_domain(intel_encoder)); | |
5328 | ||
77d22dca ID |
5329 | return mask; |
5330 | } | |
5331 | ||
292b990e | 5332 | static unsigned long modeset_get_crtc_power_domains(struct drm_crtc *crtc) |
77d22dca | 5333 | { |
292b990e ML |
5334 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; |
5335 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5336 | enum intel_display_power_domain domain; | |
5337 | unsigned long domains, new_domains, old_domains; | |
77d22dca | 5338 | |
292b990e ML |
5339 | old_domains = intel_crtc->enabled_power_domains; |
5340 | intel_crtc->enabled_power_domains = new_domains = get_crtc_power_domains(crtc); | |
77d22dca | 5341 | |
292b990e ML |
5342 | domains = new_domains & ~old_domains; |
5343 | ||
5344 | for_each_power_domain(domain, domains) | |
5345 | intel_display_power_get(dev_priv, domain); | |
5346 | ||
5347 | return old_domains & ~new_domains; | |
5348 | } | |
5349 | ||
5350 | static void modeset_put_power_domains(struct drm_i915_private *dev_priv, | |
5351 | unsigned long domains) | |
5352 | { | |
5353 | enum intel_display_power_domain domain; | |
5354 | ||
5355 | for_each_power_domain(domain, domains) | |
5356 | intel_display_power_put(dev_priv, domain); | |
5357 | } | |
77d22dca | 5358 | |
292b990e ML |
5359 | static void modeset_update_crtc_power_domains(struct drm_atomic_state *state) |
5360 | { | |
5361 | struct drm_device *dev = state->dev; | |
5362 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5363 | unsigned long put_domains[I915_MAX_PIPES] = {}; | |
5364 | struct drm_crtc_state *crtc_state; | |
5365 | struct drm_crtc *crtc; | |
5366 | int i; | |
77d22dca | 5367 | |
292b990e ML |
5368 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
5369 | if (needs_modeset(crtc->state)) | |
5370 | put_domains[to_intel_crtc(crtc)->pipe] = | |
5371 | modeset_get_crtc_power_domains(crtc); | |
77d22dca ID |
5372 | } |
5373 | ||
27c329ed ML |
5374 | if (dev_priv->display.modeset_commit_cdclk) { |
5375 | unsigned int cdclk = to_intel_atomic_state(state)->cdclk; | |
5376 | ||
5377 | if (cdclk != dev_priv->cdclk_freq && | |
5378 | !WARN_ON(!state->allow_modeset)) | |
5379 | dev_priv->display.modeset_commit_cdclk(state); | |
5380 | } | |
50f6e502 | 5381 | |
292b990e ML |
5382 | for (i = 0; i < I915_MAX_PIPES; i++) |
5383 | if (put_domains[i]) | |
5384 | modeset_put_power_domains(dev_priv, put_domains[i]); | |
77d22dca ID |
5385 | } |
5386 | ||
adafdc6f MK |
5387 | static int intel_compute_max_dotclk(struct drm_i915_private *dev_priv) |
5388 | { | |
5389 | int max_cdclk_freq = dev_priv->max_cdclk_freq; | |
5390 | ||
5391 | if (INTEL_INFO(dev_priv)->gen >= 9 || | |
5392 | IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) | |
5393 | return max_cdclk_freq; | |
5394 | else if (IS_CHERRYVIEW(dev_priv)) | |
5395 | return max_cdclk_freq*95/100; | |
5396 | else if (INTEL_INFO(dev_priv)->gen < 4) | |
5397 | return 2*max_cdclk_freq*90/100; | |
5398 | else | |
5399 | return max_cdclk_freq*90/100; | |
5400 | } | |
5401 | ||
560a7ae4 DL |
5402 | static void intel_update_max_cdclk(struct drm_device *dev) |
5403 | { | |
5404 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5405 | ||
ef11bdb3 | 5406 | if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) { |
560a7ae4 DL |
5407 | u32 limit = I915_READ(SKL_DFSM) & SKL_DFSM_CDCLK_LIMIT_MASK; |
5408 | ||
5409 | if (limit == SKL_DFSM_CDCLK_LIMIT_675) | |
5410 | dev_priv->max_cdclk_freq = 675000; | |
5411 | else if (limit == SKL_DFSM_CDCLK_LIMIT_540) | |
5412 | dev_priv->max_cdclk_freq = 540000; | |
5413 | else if (limit == SKL_DFSM_CDCLK_LIMIT_450) | |
5414 | dev_priv->max_cdclk_freq = 450000; | |
5415 | else | |
5416 | dev_priv->max_cdclk_freq = 337500; | |
5417 | } else if (IS_BROADWELL(dev)) { | |
5418 | /* | |
5419 | * FIXME with extra cooling we can allow | |
5420 | * 540 MHz for ULX and 675 Mhz for ULT. | |
5421 | * How can we know if extra cooling is | |
5422 | * available? PCI ID, VTB, something else? | |
5423 | */ | |
5424 | if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) | |
5425 | dev_priv->max_cdclk_freq = 450000; | |
5426 | else if (IS_BDW_ULX(dev)) | |
5427 | dev_priv->max_cdclk_freq = 450000; | |
5428 | else if (IS_BDW_ULT(dev)) | |
5429 | dev_priv->max_cdclk_freq = 540000; | |
5430 | else | |
5431 | dev_priv->max_cdclk_freq = 675000; | |
0904deaf MK |
5432 | } else if (IS_CHERRYVIEW(dev)) { |
5433 | dev_priv->max_cdclk_freq = 320000; | |
560a7ae4 DL |
5434 | } else if (IS_VALLEYVIEW(dev)) { |
5435 | dev_priv->max_cdclk_freq = 400000; | |
5436 | } else { | |
5437 | /* otherwise assume cdclk is fixed */ | |
5438 | dev_priv->max_cdclk_freq = dev_priv->cdclk_freq; | |
5439 | } | |
5440 | ||
adafdc6f MK |
5441 | dev_priv->max_dotclk_freq = intel_compute_max_dotclk(dev_priv); |
5442 | ||
560a7ae4 DL |
5443 | DRM_DEBUG_DRIVER("Max CD clock rate: %d kHz\n", |
5444 | dev_priv->max_cdclk_freq); | |
adafdc6f MK |
5445 | |
5446 | DRM_DEBUG_DRIVER("Max dotclock rate: %d kHz\n", | |
5447 | dev_priv->max_dotclk_freq); | |
560a7ae4 DL |
5448 | } |
5449 | ||
5450 | static void intel_update_cdclk(struct drm_device *dev) | |
5451 | { | |
5452 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5453 | ||
5454 | dev_priv->cdclk_freq = dev_priv->display.get_display_clock_speed(dev); | |
5455 | DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz\n", | |
5456 | dev_priv->cdclk_freq); | |
5457 | ||
5458 | /* | |
5459 | * Program the gmbus_freq based on the cdclk frequency. | |
5460 | * BSpec erroneously claims we should aim for 4MHz, but | |
5461 | * in fact 1MHz is the correct frequency. | |
5462 | */ | |
5463 | if (IS_VALLEYVIEW(dev)) { | |
5464 | /* | |
5465 | * Program the gmbus_freq based on the cdclk frequency. | |
5466 | * BSpec erroneously claims we should aim for 4MHz, but | |
5467 | * in fact 1MHz is the correct frequency. | |
5468 | */ | |
5469 | I915_WRITE(GMBUSFREQ_VLV, DIV_ROUND_UP(dev_priv->cdclk_freq, 1000)); | |
5470 | } | |
5471 | ||
5472 | if (dev_priv->max_cdclk_freq == 0) | |
5473 | intel_update_max_cdclk(dev); | |
5474 | } | |
5475 | ||
70d0c574 | 5476 | static void broxton_set_cdclk(struct drm_device *dev, int frequency) |
f8437dd1 VK |
5477 | { |
5478 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5479 | uint32_t divider; | |
5480 | uint32_t ratio; | |
5481 | uint32_t current_freq; | |
5482 | int ret; | |
5483 | ||
5484 | /* frequency = 19.2MHz * ratio / 2 / div{1,1.5,2,4} */ | |
5485 | switch (frequency) { | |
5486 | case 144000: | |
5487 | divider = BXT_CDCLK_CD2X_DIV_SEL_4; | |
5488 | ratio = BXT_DE_PLL_RATIO(60); | |
5489 | break; | |
5490 | case 288000: | |
5491 | divider = BXT_CDCLK_CD2X_DIV_SEL_2; | |
5492 | ratio = BXT_DE_PLL_RATIO(60); | |
5493 | break; | |
5494 | case 384000: | |
5495 | divider = BXT_CDCLK_CD2X_DIV_SEL_1_5; | |
5496 | ratio = BXT_DE_PLL_RATIO(60); | |
5497 | break; | |
5498 | case 576000: | |
5499 | divider = BXT_CDCLK_CD2X_DIV_SEL_1; | |
5500 | ratio = BXT_DE_PLL_RATIO(60); | |
5501 | break; | |
5502 | case 624000: | |
5503 | divider = BXT_CDCLK_CD2X_DIV_SEL_1; | |
5504 | ratio = BXT_DE_PLL_RATIO(65); | |
5505 | break; | |
5506 | case 19200: | |
5507 | /* | |
5508 | * Bypass frequency with DE PLL disabled. Init ratio, divider | |
5509 | * to suppress GCC warning. | |
5510 | */ | |
5511 | ratio = 0; | |
5512 | divider = 0; | |
5513 | break; | |
5514 | default: | |
5515 | DRM_ERROR("unsupported CDCLK freq %d", frequency); | |
5516 | ||
5517 | return; | |
5518 | } | |
5519 | ||
5520 | mutex_lock(&dev_priv->rps.hw_lock); | |
5521 | /* Inform power controller of upcoming frequency change */ | |
5522 | ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, | |
5523 | 0x80000000); | |
5524 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5525 | ||
5526 | if (ret) { | |
5527 | DRM_ERROR("PCode CDCLK freq change notify failed (err %d, freq %d)\n", | |
5528 | ret, frequency); | |
5529 | return; | |
5530 | } | |
5531 | ||
5532 | current_freq = I915_READ(CDCLK_CTL) & CDCLK_FREQ_DECIMAL_MASK; | |
5533 | /* convert from .1 fixpoint MHz with -1MHz offset to kHz */ | |
5534 | current_freq = current_freq * 500 + 1000; | |
5535 | ||
5536 | /* | |
5537 | * DE PLL has to be disabled when | |
5538 | * - setting to 19.2MHz (bypass, PLL isn't used) | |
5539 | * - before setting to 624MHz (PLL needs toggling) | |
5540 | * - before setting to any frequency from 624MHz (PLL needs toggling) | |
5541 | */ | |
5542 | if (frequency == 19200 || frequency == 624000 || | |
5543 | current_freq == 624000) { | |
5544 | I915_WRITE(BXT_DE_PLL_ENABLE, ~BXT_DE_PLL_PLL_ENABLE); | |
5545 | /* Timeout 200us */ | |
5546 | if (wait_for(!(I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_LOCK), | |
5547 | 1)) | |
5548 | DRM_ERROR("timout waiting for DE PLL unlock\n"); | |
5549 | } | |
5550 | ||
5551 | if (frequency != 19200) { | |
5552 | uint32_t val; | |
5553 | ||
5554 | val = I915_READ(BXT_DE_PLL_CTL); | |
5555 | val &= ~BXT_DE_PLL_RATIO_MASK; | |
5556 | val |= ratio; | |
5557 | I915_WRITE(BXT_DE_PLL_CTL, val); | |
5558 | ||
5559 | I915_WRITE(BXT_DE_PLL_ENABLE, BXT_DE_PLL_PLL_ENABLE); | |
5560 | /* Timeout 200us */ | |
5561 | if (wait_for(I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_LOCK, 1)) | |
5562 | DRM_ERROR("timeout waiting for DE PLL lock\n"); | |
5563 | ||
5564 | val = I915_READ(CDCLK_CTL); | |
5565 | val &= ~BXT_CDCLK_CD2X_DIV_SEL_MASK; | |
5566 | val |= divider; | |
5567 | /* | |
5568 | * Disable SSA Precharge when CD clock frequency < 500 MHz, | |
5569 | * enable otherwise. | |
5570 | */ | |
5571 | val &= ~BXT_CDCLK_SSA_PRECHARGE_ENABLE; | |
5572 | if (frequency >= 500000) | |
5573 | val |= BXT_CDCLK_SSA_PRECHARGE_ENABLE; | |
5574 | ||
5575 | val &= ~CDCLK_FREQ_DECIMAL_MASK; | |
5576 | /* convert from kHz to .1 fixpoint MHz with -1MHz offset */ | |
5577 | val |= (frequency - 1000) / 500; | |
5578 | I915_WRITE(CDCLK_CTL, val); | |
5579 | } | |
5580 | ||
5581 | mutex_lock(&dev_priv->rps.hw_lock); | |
5582 | ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, | |
5583 | DIV_ROUND_UP(frequency, 25000)); | |
5584 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5585 | ||
5586 | if (ret) { | |
5587 | DRM_ERROR("PCode CDCLK freq set failed, (err %d, freq %d)\n", | |
5588 | ret, frequency); | |
5589 | return; | |
5590 | } | |
5591 | ||
a47871bd | 5592 | intel_update_cdclk(dev); |
f8437dd1 VK |
5593 | } |
5594 | ||
5595 | void broxton_init_cdclk(struct drm_device *dev) | |
5596 | { | |
5597 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5598 | uint32_t val; | |
5599 | ||
5600 | /* | |
5601 | * NDE_RSTWRN_OPT RST PCH Handshake En must always be 0b on BXT | |
5602 | * or else the reset will hang because there is no PCH to respond. | |
5603 | * Move the handshake programming to initialization sequence. | |
5604 | * Previously was left up to BIOS. | |
5605 | */ | |
5606 | val = I915_READ(HSW_NDE_RSTWRN_OPT); | |
5607 | val &= ~RESET_PCH_HANDSHAKE_ENABLE; | |
5608 | I915_WRITE(HSW_NDE_RSTWRN_OPT, val); | |
5609 | ||
5610 | /* Enable PG1 for cdclk */ | |
5611 | intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS); | |
5612 | ||
5613 | /* check if cd clock is enabled */ | |
5614 | if (I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_PLL_ENABLE) { | |
5615 | DRM_DEBUG_KMS("Display already initialized\n"); | |
5616 | return; | |
5617 | } | |
5618 | ||
5619 | /* | |
5620 | * FIXME: | |
5621 | * - The initial CDCLK needs to be read from VBT. | |
5622 | * Need to make this change after VBT has changes for BXT. | |
5623 | * - check if setting the max (or any) cdclk freq is really necessary | |
5624 | * here, it belongs to modeset time | |
5625 | */ | |
5626 | broxton_set_cdclk(dev, 624000); | |
5627 | ||
5628 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) | DBUF_POWER_REQUEST); | |
22e02c0b VS |
5629 | POSTING_READ(DBUF_CTL); |
5630 | ||
f8437dd1 VK |
5631 | udelay(10); |
5632 | ||
5633 | if (!(I915_READ(DBUF_CTL) & DBUF_POWER_STATE)) | |
5634 | DRM_ERROR("DBuf power enable timeout!\n"); | |
5635 | } | |
5636 | ||
5637 | void broxton_uninit_cdclk(struct drm_device *dev) | |
5638 | { | |
5639 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5640 | ||
5641 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) & ~DBUF_POWER_REQUEST); | |
22e02c0b VS |
5642 | POSTING_READ(DBUF_CTL); |
5643 | ||
f8437dd1 VK |
5644 | udelay(10); |
5645 | ||
5646 | if (I915_READ(DBUF_CTL) & DBUF_POWER_STATE) | |
5647 | DRM_ERROR("DBuf power disable timeout!\n"); | |
5648 | ||
5649 | /* Set minimum (bypass) frequency, in effect turning off the DE PLL */ | |
5650 | broxton_set_cdclk(dev, 19200); | |
5651 | ||
5652 | intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS); | |
5653 | } | |
5654 | ||
5d96d8af DL |
5655 | static const struct skl_cdclk_entry { |
5656 | unsigned int freq; | |
5657 | unsigned int vco; | |
5658 | } skl_cdclk_frequencies[] = { | |
5659 | { .freq = 308570, .vco = 8640 }, | |
5660 | { .freq = 337500, .vco = 8100 }, | |
5661 | { .freq = 432000, .vco = 8640 }, | |
5662 | { .freq = 450000, .vco = 8100 }, | |
5663 | { .freq = 540000, .vco = 8100 }, | |
5664 | { .freq = 617140, .vco = 8640 }, | |
5665 | { .freq = 675000, .vco = 8100 }, | |
5666 | }; | |
5667 | ||
5668 | static unsigned int skl_cdclk_decimal(unsigned int freq) | |
5669 | { | |
5670 | return (freq - 1000) / 500; | |
5671 | } | |
5672 | ||
5673 | static unsigned int skl_cdclk_get_vco(unsigned int freq) | |
5674 | { | |
5675 | unsigned int i; | |
5676 | ||
5677 | for (i = 0; i < ARRAY_SIZE(skl_cdclk_frequencies); i++) { | |
5678 | const struct skl_cdclk_entry *e = &skl_cdclk_frequencies[i]; | |
5679 | ||
5680 | if (e->freq == freq) | |
5681 | return e->vco; | |
5682 | } | |
5683 | ||
5684 | return 8100; | |
5685 | } | |
5686 | ||
5687 | static void | |
5688 | skl_dpll0_enable(struct drm_i915_private *dev_priv, unsigned int required_vco) | |
5689 | { | |
5690 | unsigned int min_freq; | |
5691 | u32 val; | |
5692 | ||
5693 | /* select the minimum CDCLK before enabling DPLL 0 */ | |
5694 | val = I915_READ(CDCLK_CTL); | |
5695 | val &= ~CDCLK_FREQ_SEL_MASK | ~CDCLK_FREQ_DECIMAL_MASK; | |
5696 | val |= CDCLK_FREQ_337_308; | |
5697 | ||
5698 | if (required_vco == 8640) | |
5699 | min_freq = 308570; | |
5700 | else | |
5701 | min_freq = 337500; | |
5702 | ||
5703 | val = CDCLK_FREQ_337_308 | skl_cdclk_decimal(min_freq); | |
5704 | ||
5705 | I915_WRITE(CDCLK_CTL, val); | |
5706 | POSTING_READ(CDCLK_CTL); | |
5707 | ||
5708 | /* | |
5709 | * We always enable DPLL0 with the lowest link rate possible, but still | |
5710 | * taking into account the VCO required to operate the eDP panel at the | |
5711 | * desired frequency. The usual DP link rates operate with a VCO of | |
5712 | * 8100 while the eDP 1.4 alternate link rates need a VCO of 8640. | |
5713 | * The modeset code is responsible for the selection of the exact link | |
5714 | * rate later on, with the constraint of choosing a frequency that | |
5715 | * works with required_vco. | |
5716 | */ | |
5717 | val = I915_READ(DPLL_CTRL1); | |
5718 | ||
5719 | val &= ~(DPLL_CTRL1_HDMI_MODE(SKL_DPLL0) | DPLL_CTRL1_SSC(SKL_DPLL0) | | |
5720 | DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)); | |
5721 | val |= DPLL_CTRL1_OVERRIDE(SKL_DPLL0); | |
5722 | if (required_vco == 8640) | |
5723 | val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080, | |
5724 | SKL_DPLL0); | |
5725 | else | |
5726 | val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810, | |
5727 | SKL_DPLL0); | |
5728 | ||
5729 | I915_WRITE(DPLL_CTRL1, val); | |
5730 | POSTING_READ(DPLL_CTRL1); | |
5731 | ||
5732 | I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) | LCPLL_PLL_ENABLE); | |
5733 | ||
5734 | if (wait_for(I915_READ(LCPLL1_CTL) & LCPLL_PLL_LOCK, 5)) | |
5735 | DRM_ERROR("DPLL0 not locked\n"); | |
5736 | } | |
5737 | ||
5738 | static bool skl_cdclk_pcu_ready(struct drm_i915_private *dev_priv) | |
5739 | { | |
5740 | int ret; | |
5741 | u32 val; | |
5742 | ||
5743 | /* inform PCU we want to change CDCLK */ | |
5744 | val = SKL_CDCLK_PREPARE_FOR_CHANGE; | |
5745 | mutex_lock(&dev_priv->rps.hw_lock); | |
5746 | ret = sandybridge_pcode_read(dev_priv, SKL_PCODE_CDCLK_CONTROL, &val); | |
5747 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5748 | ||
5749 | return ret == 0 && (val & SKL_CDCLK_READY_FOR_CHANGE); | |
5750 | } | |
5751 | ||
5752 | static bool skl_cdclk_wait_for_pcu_ready(struct drm_i915_private *dev_priv) | |
5753 | { | |
5754 | unsigned int i; | |
5755 | ||
5756 | for (i = 0; i < 15; i++) { | |
5757 | if (skl_cdclk_pcu_ready(dev_priv)) | |
5758 | return true; | |
5759 | udelay(10); | |
5760 | } | |
5761 | ||
5762 | return false; | |
5763 | } | |
5764 | ||
5765 | static void skl_set_cdclk(struct drm_i915_private *dev_priv, unsigned int freq) | |
5766 | { | |
560a7ae4 | 5767 | struct drm_device *dev = dev_priv->dev; |
5d96d8af DL |
5768 | u32 freq_select, pcu_ack; |
5769 | ||
5770 | DRM_DEBUG_DRIVER("Changing CDCLK to %dKHz\n", freq); | |
5771 | ||
5772 | if (!skl_cdclk_wait_for_pcu_ready(dev_priv)) { | |
5773 | DRM_ERROR("failed to inform PCU about cdclk change\n"); | |
5774 | return; | |
5775 | } | |
5776 | ||
5777 | /* set CDCLK_CTL */ | |
5778 | switch(freq) { | |
5779 | case 450000: | |
5780 | case 432000: | |
5781 | freq_select = CDCLK_FREQ_450_432; | |
5782 | pcu_ack = 1; | |
5783 | break; | |
5784 | case 540000: | |
5785 | freq_select = CDCLK_FREQ_540; | |
5786 | pcu_ack = 2; | |
5787 | break; | |
5788 | case 308570: | |
5789 | case 337500: | |
5790 | default: | |
5791 | freq_select = CDCLK_FREQ_337_308; | |
5792 | pcu_ack = 0; | |
5793 | break; | |
5794 | case 617140: | |
5795 | case 675000: | |
5796 | freq_select = CDCLK_FREQ_675_617; | |
5797 | pcu_ack = 3; | |
5798 | break; | |
5799 | } | |
5800 | ||
5801 | I915_WRITE(CDCLK_CTL, freq_select | skl_cdclk_decimal(freq)); | |
5802 | POSTING_READ(CDCLK_CTL); | |
5803 | ||
5804 | /* inform PCU of the change */ | |
5805 | mutex_lock(&dev_priv->rps.hw_lock); | |
5806 | sandybridge_pcode_write(dev_priv, SKL_PCODE_CDCLK_CONTROL, pcu_ack); | |
5807 | mutex_unlock(&dev_priv->rps.hw_lock); | |
560a7ae4 DL |
5808 | |
5809 | intel_update_cdclk(dev); | |
5d96d8af DL |
5810 | } |
5811 | ||
5812 | void skl_uninit_cdclk(struct drm_i915_private *dev_priv) | |
5813 | { | |
5814 | /* disable DBUF power */ | |
5815 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) & ~DBUF_POWER_REQUEST); | |
5816 | POSTING_READ(DBUF_CTL); | |
5817 | ||
5818 | udelay(10); | |
5819 | ||
5820 | if (I915_READ(DBUF_CTL) & DBUF_POWER_STATE) | |
5821 | DRM_ERROR("DBuf power disable timeout\n"); | |
5822 | ||
ab96c1ee ID |
5823 | /* disable DPLL0 */ |
5824 | I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) & ~LCPLL_PLL_ENABLE); | |
5825 | if (wait_for(!(I915_READ(LCPLL1_CTL) & LCPLL_PLL_LOCK), 1)) | |
5826 | DRM_ERROR("Couldn't disable DPLL0\n"); | |
5d96d8af DL |
5827 | } |
5828 | ||
5829 | void skl_init_cdclk(struct drm_i915_private *dev_priv) | |
5830 | { | |
5d96d8af DL |
5831 | unsigned int required_vco; |
5832 | ||
39d9b85a GW |
5833 | /* DPLL0 not enabled (happens on early BIOS versions) */ |
5834 | if (!(I915_READ(LCPLL1_CTL) & LCPLL_PLL_ENABLE)) { | |
5835 | /* enable DPLL0 */ | |
5836 | required_vco = skl_cdclk_get_vco(dev_priv->skl_boot_cdclk); | |
5837 | skl_dpll0_enable(dev_priv, required_vco); | |
5d96d8af DL |
5838 | } |
5839 | ||
5d96d8af DL |
5840 | /* set CDCLK to the frequency the BIOS chose */ |
5841 | skl_set_cdclk(dev_priv, dev_priv->skl_boot_cdclk); | |
5842 | ||
5843 | /* enable DBUF power */ | |
5844 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) | DBUF_POWER_REQUEST); | |
5845 | POSTING_READ(DBUF_CTL); | |
5846 | ||
5847 | udelay(10); | |
5848 | ||
5849 | if (!(I915_READ(DBUF_CTL) & DBUF_POWER_STATE)) | |
5850 | DRM_ERROR("DBuf power enable timeout\n"); | |
5851 | } | |
5852 | ||
c73666f3 SK |
5853 | int skl_sanitize_cdclk(struct drm_i915_private *dev_priv) |
5854 | { | |
5855 | uint32_t lcpll1 = I915_READ(LCPLL1_CTL); | |
5856 | uint32_t cdctl = I915_READ(CDCLK_CTL); | |
5857 | int freq = dev_priv->skl_boot_cdclk; | |
5858 | ||
f1b391a5 SK |
5859 | /* |
5860 | * check if the pre-os intialized the display | |
5861 | * There is SWF18 scratchpad register defined which is set by the | |
5862 | * pre-os which can be used by the OS drivers to check the status | |
5863 | */ | |
5864 | if ((I915_READ(SWF_ILK(0x18)) & 0x00FFFFFF) == 0) | |
5865 | goto sanitize; | |
5866 | ||
c73666f3 SK |
5867 | /* Is PLL enabled and locked ? */ |
5868 | if (!((lcpll1 & LCPLL_PLL_ENABLE) && (lcpll1 & LCPLL_PLL_LOCK))) | |
5869 | goto sanitize; | |
5870 | ||
5871 | /* DPLL okay; verify the cdclock | |
5872 | * | |
5873 | * Noticed in some instances that the freq selection is correct but | |
5874 | * decimal part is programmed wrong from BIOS where pre-os does not | |
5875 | * enable display. Verify the same as well. | |
5876 | */ | |
5877 | if (cdctl == ((cdctl & CDCLK_FREQ_SEL_MASK) | skl_cdclk_decimal(freq))) | |
5878 | /* All well; nothing to sanitize */ | |
5879 | return false; | |
5880 | sanitize: | |
5881 | /* | |
5882 | * As of now initialize with max cdclk till | |
5883 | * we get dynamic cdclk support | |
5884 | * */ | |
5885 | dev_priv->skl_boot_cdclk = dev_priv->max_cdclk_freq; | |
5886 | skl_init_cdclk(dev_priv); | |
5887 | ||
5888 | /* we did have to sanitize */ | |
5889 | return true; | |
5890 | } | |
5891 | ||
30a970c6 JB |
5892 | /* Adjust CDclk dividers to allow high res or save power if possible */ |
5893 | static void valleyview_set_cdclk(struct drm_device *dev, int cdclk) | |
5894 | { | |
5895 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5896 | u32 val, cmd; | |
5897 | ||
164dfd28 VK |
5898 | WARN_ON(dev_priv->display.get_display_clock_speed(dev) |
5899 | != dev_priv->cdclk_freq); | |
d60c4473 | 5900 | |
dfcab17e | 5901 | if (cdclk >= 320000) /* jump to highest voltage for 400MHz too */ |
30a970c6 | 5902 | cmd = 2; |
dfcab17e | 5903 | else if (cdclk == 266667) |
30a970c6 JB |
5904 | cmd = 1; |
5905 | else | |
5906 | cmd = 0; | |
5907 | ||
5908 | mutex_lock(&dev_priv->rps.hw_lock); | |
5909 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
5910 | val &= ~DSPFREQGUAR_MASK; | |
5911 | val |= (cmd << DSPFREQGUAR_SHIFT); | |
5912 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
5913 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
5914 | DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT), | |
5915 | 50)) { | |
5916 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
5917 | } | |
5918 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5919 | ||
54433e91 VS |
5920 | mutex_lock(&dev_priv->sb_lock); |
5921 | ||
dfcab17e | 5922 | if (cdclk == 400000) { |
6bcda4f0 | 5923 | u32 divider; |
30a970c6 | 5924 | |
6bcda4f0 | 5925 | divider = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1; |
30a970c6 | 5926 | |
30a970c6 JB |
5927 | /* adjust cdclk divider */ |
5928 | val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL); | |
87d5d259 | 5929 | val &= ~CCK_FREQUENCY_VALUES; |
30a970c6 JB |
5930 | val |= divider; |
5931 | vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val); | |
a877e801 VS |
5932 | |
5933 | if (wait_for((vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL) & | |
87d5d259 | 5934 | CCK_FREQUENCY_STATUS) == (divider << CCK_FREQUENCY_STATUS_SHIFT), |
a877e801 VS |
5935 | 50)) |
5936 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
30a970c6 JB |
5937 | } |
5938 | ||
30a970c6 JB |
5939 | /* adjust self-refresh exit latency value */ |
5940 | val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC); | |
5941 | val &= ~0x7f; | |
5942 | ||
5943 | /* | |
5944 | * For high bandwidth configs, we set a higher latency in the bunit | |
5945 | * so that the core display fetch happens in time to avoid underruns. | |
5946 | */ | |
dfcab17e | 5947 | if (cdclk == 400000) |
30a970c6 JB |
5948 | val |= 4500 / 250; /* 4.5 usec */ |
5949 | else | |
5950 | val |= 3000 / 250; /* 3.0 usec */ | |
5951 | vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val); | |
54433e91 | 5952 | |
a580516d | 5953 | mutex_unlock(&dev_priv->sb_lock); |
30a970c6 | 5954 | |
b6283055 | 5955 | intel_update_cdclk(dev); |
30a970c6 JB |
5956 | } |
5957 | ||
383c5a6a VS |
5958 | static void cherryview_set_cdclk(struct drm_device *dev, int cdclk) |
5959 | { | |
5960 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5961 | u32 val, cmd; | |
5962 | ||
164dfd28 VK |
5963 | WARN_ON(dev_priv->display.get_display_clock_speed(dev) |
5964 | != dev_priv->cdclk_freq); | |
383c5a6a VS |
5965 | |
5966 | switch (cdclk) { | |
383c5a6a VS |
5967 | case 333333: |
5968 | case 320000: | |
383c5a6a | 5969 | case 266667: |
383c5a6a | 5970 | case 200000: |
383c5a6a VS |
5971 | break; |
5972 | default: | |
5f77eeb0 | 5973 | MISSING_CASE(cdclk); |
383c5a6a VS |
5974 | return; |
5975 | } | |
5976 | ||
9d0d3fda VS |
5977 | /* |
5978 | * Specs are full of misinformation, but testing on actual | |
5979 | * hardware has shown that we just need to write the desired | |
5980 | * CCK divider into the Punit register. | |
5981 | */ | |
5982 | cmd = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1; | |
5983 | ||
383c5a6a VS |
5984 | mutex_lock(&dev_priv->rps.hw_lock); |
5985 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
5986 | val &= ~DSPFREQGUAR_MASK_CHV; | |
5987 | val |= (cmd << DSPFREQGUAR_SHIFT_CHV); | |
5988 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
5989 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
5990 | DSPFREQSTAT_MASK_CHV) == (cmd << DSPFREQSTAT_SHIFT_CHV), | |
5991 | 50)) { | |
5992 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
5993 | } | |
5994 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5995 | ||
b6283055 | 5996 | intel_update_cdclk(dev); |
383c5a6a VS |
5997 | } |
5998 | ||
30a970c6 JB |
5999 | static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv, |
6000 | int max_pixclk) | |
6001 | { | |
6bcda4f0 | 6002 | int freq_320 = (dev_priv->hpll_freq << 1) % 320000 != 0 ? 333333 : 320000; |
6cca3195 | 6003 | int limit = IS_CHERRYVIEW(dev_priv) ? 95 : 90; |
29dc7ef3 | 6004 | |
30a970c6 JB |
6005 | /* |
6006 | * Really only a few cases to deal with, as only 4 CDclks are supported: | |
6007 | * 200MHz | |
6008 | * 267MHz | |
29dc7ef3 | 6009 | * 320/333MHz (depends on HPLL freq) |
6cca3195 VS |
6010 | * 400MHz (VLV only) |
6011 | * So we check to see whether we're above 90% (VLV) or 95% (CHV) | |
6012 | * of the lower bin and adjust if needed. | |
e37c67a1 VS |
6013 | * |
6014 | * We seem to get an unstable or solid color picture at 200MHz. | |
6015 | * Not sure what's wrong. For now use 200MHz only when all pipes | |
6016 | * are off. | |
30a970c6 | 6017 | */ |
6cca3195 VS |
6018 | if (!IS_CHERRYVIEW(dev_priv) && |
6019 | max_pixclk > freq_320*limit/100) | |
dfcab17e | 6020 | return 400000; |
6cca3195 | 6021 | else if (max_pixclk > 266667*limit/100) |
29dc7ef3 | 6022 | return freq_320; |
e37c67a1 | 6023 | else if (max_pixclk > 0) |
dfcab17e | 6024 | return 266667; |
e37c67a1 VS |
6025 | else |
6026 | return 200000; | |
30a970c6 JB |
6027 | } |
6028 | ||
f8437dd1 VK |
6029 | static int broxton_calc_cdclk(struct drm_i915_private *dev_priv, |
6030 | int max_pixclk) | |
6031 | { | |
6032 | /* | |
6033 | * FIXME: | |
6034 | * - remove the guardband, it's not needed on BXT | |
6035 | * - set 19.2MHz bypass frequency if there are no active pipes | |
6036 | */ | |
6037 | if (max_pixclk > 576000*9/10) | |
6038 | return 624000; | |
6039 | else if (max_pixclk > 384000*9/10) | |
6040 | return 576000; | |
6041 | else if (max_pixclk > 288000*9/10) | |
6042 | return 384000; | |
6043 | else if (max_pixclk > 144000*9/10) | |
6044 | return 288000; | |
6045 | else | |
6046 | return 144000; | |
6047 | } | |
6048 | ||
a821fc46 ACO |
6049 | /* Compute the max pixel clock for new configuration. Uses atomic state if |
6050 | * that's non-NULL, look at current state otherwise. */ | |
6051 | static int intel_mode_max_pixclk(struct drm_device *dev, | |
6052 | struct drm_atomic_state *state) | |
30a970c6 | 6053 | { |
30a970c6 | 6054 | struct intel_crtc *intel_crtc; |
304603f4 | 6055 | struct intel_crtc_state *crtc_state; |
30a970c6 JB |
6056 | int max_pixclk = 0; |
6057 | ||
d3fcc808 | 6058 | for_each_intel_crtc(dev, intel_crtc) { |
27c329ed | 6059 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); |
304603f4 ACO |
6060 | if (IS_ERR(crtc_state)) |
6061 | return PTR_ERR(crtc_state); | |
6062 | ||
6063 | if (!crtc_state->base.enable) | |
6064 | continue; | |
6065 | ||
6066 | max_pixclk = max(max_pixclk, | |
6067 | crtc_state->base.adjusted_mode.crtc_clock); | |
30a970c6 JB |
6068 | } |
6069 | ||
6070 | return max_pixclk; | |
6071 | } | |
6072 | ||
27c329ed | 6073 | static int valleyview_modeset_calc_cdclk(struct drm_atomic_state *state) |
30a970c6 | 6074 | { |
27c329ed ML |
6075 | struct drm_device *dev = state->dev; |
6076 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6077 | int max_pixclk = intel_mode_max_pixclk(dev, state); | |
30a970c6 | 6078 | |
304603f4 ACO |
6079 | if (max_pixclk < 0) |
6080 | return max_pixclk; | |
30a970c6 | 6081 | |
27c329ed ML |
6082 | to_intel_atomic_state(state)->cdclk = |
6083 | valleyview_calc_cdclk(dev_priv, max_pixclk); | |
0a9ab303 | 6084 | |
27c329ed ML |
6085 | return 0; |
6086 | } | |
304603f4 | 6087 | |
27c329ed ML |
6088 | static int broxton_modeset_calc_cdclk(struct drm_atomic_state *state) |
6089 | { | |
6090 | struct drm_device *dev = state->dev; | |
6091 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6092 | int max_pixclk = intel_mode_max_pixclk(dev, state); | |
85a96e7a | 6093 | |
27c329ed ML |
6094 | if (max_pixclk < 0) |
6095 | return max_pixclk; | |
85a96e7a | 6096 | |
27c329ed ML |
6097 | to_intel_atomic_state(state)->cdclk = |
6098 | broxton_calc_cdclk(dev_priv, max_pixclk); | |
85a96e7a | 6099 | |
27c329ed | 6100 | return 0; |
30a970c6 JB |
6101 | } |
6102 | ||
1e69cd74 VS |
6103 | static void vlv_program_pfi_credits(struct drm_i915_private *dev_priv) |
6104 | { | |
6105 | unsigned int credits, default_credits; | |
6106 | ||
6107 | if (IS_CHERRYVIEW(dev_priv)) | |
6108 | default_credits = PFI_CREDIT(12); | |
6109 | else | |
6110 | default_credits = PFI_CREDIT(8); | |
6111 | ||
bfa7df01 | 6112 | if (dev_priv->cdclk_freq >= dev_priv->czclk_freq) { |
1e69cd74 VS |
6113 | /* CHV suggested value is 31 or 63 */ |
6114 | if (IS_CHERRYVIEW(dev_priv)) | |
fcc0008f | 6115 | credits = PFI_CREDIT_63; |
1e69cd74 VS |
6116 | else |
6117 | credits = PFI_CREDIT(15); | |
6118 | } else { | |
6119 | credits = default_credits; | |
6120 | } | |
6121 | ||
6122 | /* | |
6123 | * WA - write default credits before re-programming | |
6124 | * FIXME: should we also set the resend bit here? | |
6125 | */ | |
6126 | I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE | | |
6127 | default_credits); | |
6128 | ||
6129 | I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE | | |
6130 | credits | PFI_CREDIT_RESEND); | |
6131 | ||
6132 | /* | |
6133 | * FIXME is this guaranteed to clear | |
6134 | * immediately or should we poll for it? | |
6135 | */ | |
6136 | WARN_ON(I915_READ(GCI_CONTROL) & PFI_CREDIT_RESEND); | |
6137 | } | |
6138 | ||
27c329ed | 6139 | static void valleyview_modeset_commit_cdclk(struct drm_atomic_state *old_state) |
30a970c6 | 6140 | { |
a821fc46 | 6141 | struct drm_device *dev = old_state->dev; |
27c329ed | 6142 | unsigned int req_cdclk = to_intel_atomic_state(old_state)->cdclk; |
30a970c6 | 6143 | struct drm_i915_private *dev_priv = dev->dev_private; |
30a970c6 | 6144 | |
27c329ed ML |
6145 | /* |
6146 | * FIXME: We can end up here with all power domains off, yet | |
6147 | * with a CDCLK frequency other than the minimum. To account | |
6148 | * for this take the PIPE-A power domain, which covers the HW | |
6149 | * blocks needed for the following programming. This can be | |
6150 | * removed once it's guaranteed that we get here either with | |
6151 | * the minimum CDCLK set, or the required power domains | |
6152 | * enabled. | |
6153 | */ | |
6154 | intel_display_power_get(dev_priv, POWER_DOMAIN_PIPE_A); | |
738c05c0 | 6155 | |
27c329ed ML |
6156 | if (IS_CHERRYVIEW(dev)) |
6157 | cherryview_set_cdclk(dev, req_cdclk); | |
6158 | else | |
6159 | valleyview_set_cdclk(dev, req_cdclk); | |
738c05c0 | 6160 | |
27c329ed | 6161 | vlv_program_pfi_credits(dev_priv); |
1e69cd74 | 6162 | |
27c329ed | 6163 | intel_display_power_put(dev_priv, POWER_DOMAIN_PIPE_A); |
30a970c6 JB |
6164 | } |
6165 | ||
89b667f8 JB |
6166 | static void valleyview_crtc_enable(struct drm_crtc *crtc) |
6167 | { | |
6168 | struct drm_device *dev = crtc->dev; | |
a72e4c9f | 6169 | struct drm_i915_private *dev_priv = to_i915(dev); |
89b667f8 JB |
6170 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6171 | struct intel_encoder *encoder; | |
6172 | int pipe = intel_crtc->pipe; | |
89b667f8 | 6173 | |
53d9f4e9 | 6174 | if (WARN_ON(intel_crtc->active)) |
89b667f8 JB |
6175 | return; |
6176 | ||
6e3c9717 | 6177 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 6178 | intel_dp_set_m_n(intel_crtc, M1_N1); |
5b18e57c DV |
6179 | |
6180 | intel_set_pipe_timings(intel_crtc); | |
6181 | ||
c14b0485 VS |
6182 | if (IS_CHERRYVIEW(dev) && pipe == PIPE_B) { |
6183 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6184 | ||
6185 | I915_WRITE(CHV_BLEND(pipe), CHV_BLEND_LEGACY); | |
6186 | I915_WRITE(CHV_CANVAS(pipe), 0); | |
6187 | } | |
6188 | ||
5b18e57c DV |
6189 | i9xx_set_pipeconf(intel_crtc); |
6190 | ||
89b667f8 | 6191 | intel_crtc->active = true; |
89b667f8 | 6192 | |
a72e4c9f | 6193 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4a3436e8 | 6194 | |
89b667f8 JB |
6195 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6196 | if (encoder->pre_pll_enable) | |
6197 | encoder->pre_pll_enable(encoder); | |
6198 | ||
a65347ba | 6199 | if (!intel_crtc->config->has_dsi_encoder) { |
c0b4c660 VS |
6200 | if (IS_CHERRYVIEW(dev)) { |
6201 | chv_prepare_pll(intel_crtc, intel_crtc->config); | |
6e3c9717 | 6202 | chv_enable_pll(intel_crtc, intel_crtc->config); |
c0b4c660 VS |
6203 | } else { |
6204 | vlv_prepare_pll(intel_crtc, intel_crtc->config); | |
6e3c9717 | 6205 | vlv_enable_pll(intel_crtc, intel_crtc->config); |
c0b4c660 | 6206 | } |
9d556c99 | 6207 | } |
89b667f8 JB |
6208 | |
6209 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
6210 | if (encoder->pre_enable) | |
6211 | encoder->pre_enable(encoder); | |
6212 | ||
2dd24552 JB |
6213 | i9xx_pfit_enable(intel_crtc); |
6214 | ||
63cbb074 VS |
6215 | intel_crtc_load_lut(crtc); |
6216 | ||
e1fdc473 | 6217 | intel_enable_pipe(intel_crtc); |
be6a6f8e | 6218 | |
4b3a9526 VS |
6219 | assert_vblank_disabled(crtc); |
6220 | drm_crtc_vblank_on(crtc); | |
6221 | ||
f9b61ff6 DV |
6222 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6223 | encoder->enable(encoder); | |
89b667f8 JB |
6224 | } |
6225 | ||
f13c2ef3 DV |
6226 | static void i9xx_set_pll_dividers(struct intel_crtc *crtc) |
6227 | { | |
6228 | struct drm_device *dev = crtc->base.dev; | |
6229 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6230 | ||
6e3c9717 ACO |
6231 | I915_WRITE(FP0(crtc->pipe), crtc->config->dpll_hw_state.fp0); |
6232 | I915_WRITE(FP1(crtc->pipe), crtc->config->dpll_hw_state.fp1); | |
f13c2ef3 DV |
6233 | } |
6234 | ||
0b8765c6 | 6235 | static void i9xx_crtc_enable(struct drm_crtc *crtc) |
79e53945 JB |
6236 | { |
6237 | struct drm_device *dev = crtc->dev; | |
a72e4c9f | 6238 | struct drm_i915_private *dev_priv = to_i915(dev); |
79e53945 | 6239 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
ef9c3aee | 6240 | struct intel_encoder *encoder; |
79e53945 | 6241 | int pipe = intel_crtc->pipe; |
79e53945 | 6242 | |
53d9f4e9 | 6243 | if (WARN_ON(intel_crtc->active)) |
f7abfe8b CW |
6244 | return; |
6245 | ||
f13c2ef3 DV |
6246 | i9xx_set_pll_dividers(intel_crtc); |
6247 | ||
6e3c9717 | 6248 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 6249 | intel_dp_set_m_n(intel_crtc, M1_N1); |
5b18e57c DV |
6250 | |
6251 | intel_set_pipe_timings(intel_crtc); | |
6252 | ||
5b18e57c DV |
6253 | i9xx_set_pipeconf(intel_crtc); |
6254 | ||
f7abfe8b | 6255 | intel_crtc->active = true; |
6b383a7f | 6256 | |
4a3436e8 | 6257 | if (!IS_GEN2(dev)) |
a72e4c9f | 6258 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4a3436e8 | 6259 | |
9d6d9f19 MK |
6260 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6261 | if (encoder->pre_enable) | |
6262 | encoder->pre_enable(encoder); | |
6263 | ||
f6736a1a DV |
6264 | i9xx_enable_pll(intel_crtc); |
6265 | ||
2dd24552 JB |
6266 | i9xx_pfit_enable(intel_crtc); |
6267 | ||
63cbb074 VS |
6268 | intel_crtc_load_lut(crtc); |
6269 | ||
f37fcc2a | 6270 | intel_update_watermarks(crtc); |
e1fdc473 | 6271 | intel_enable_pipe(intel_crtc); |
be6a6f8e | 6272 | |
4b3a9526 VS |
6273 | assert_vblank_disabled(crtc); |
6274 | drm_crtc_vblank_on(crtc); | |
6275 | ||
f9b61ff6 DV |
6276 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6277 | encoder->enable(encoder); | |
d029bcad PZ |
6278 | |
6279 | intel_fbc_enable(intel_crtc); | |
0b8765c6 | 6280 | } |
79e53945 | 6281 | |
87476d63 DV |
6282 | static void i9xx_pfit_disable(struct intel_crtc *crtc) |
6283 | { | |
6284 | struct drm_device *dev = crtc->base.dev; | |
6285 | struct drm_i915_private *dev_priv = dev->dev_private; | |
87476d63 | 6286 | |
6e3c9717 | 6287 | if (!crtc->config->gmch_pfit.control) |
328d8e82 | 6288 | return; |
87476d63 | 6289 | |
328d8e82 | 6290 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87476d63 | 6291 | |
328d8e82 DV |
6292 | DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n", |
6293 | I915_READ(PFIT_CONTROL)); | |
6294 | I915_WRITE(PFIT_CONTROL, 0); | |
87476d63 DV |
6295 | } |
6296 | ||
0b8765c6 JB |
6297 | static void i9xx_crtc_disable(struct drm_crtc *crtc) |
6298 | { | |
6299 | struct drm_device *dev = crtc->dev; | |
6300 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6301 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 6302 | struct intel_encoder *encoder; |
0b8765c6 | 6303 | int pipe = intel_crtc->pipe; |
ef9c3aee | 6304 | |
6304cd91 VS |
6305 | /* |
6306 | * On gen2 planes are double buffered but the pipe isn't, so we must | |
6307 | * wait for planes to fully turn off before disabling the pipe. | |
564ed191 ID |
6308 | * We also need to wait on all gmch platforms because of the |
6309 | * self-refresh mode constraint explained above. | |
6304cd91 | 6310 | */ |
564ed191 | 6311 | intel_wait_for_vblank(dev, pipe); |
6304cd91 | 6312 | |
4b3a9526 VS |
6313 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6314 | encoder->disable(encoder); | |
6315 | ||
f9b61ff6 DV |
6316 | drm_crtc_vblank_off(crtc); |
6317 | assert_vblank_disabled(crtc); | |
6318 | ||
575f7ab7 | 6319 | intel_disable_pipe(intel_crtc); |
24a1f16d | 6320 | |
87476d63 | 6321 | i9xx_pfit_disable(intel_crtc); |
24a1f16d | 6322 | |
89b667f8 JB |
6323 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6324 | if (encoder->post_disable) | |
6325 | encoder->post_disable(encoder); | |
6326 | ||
a65347ba | 6327 | if (!intel_crtc->config->has_dsi_encoder) { |
076ed3b2 CML |
6328 | if (IS_CHERRYVIEW(dev)) |
6329 | chv_disable_pll(dev_priv, pipe); | |
6330 | else if (IS_VALLEYVIEW(dev)) | |
6331 | vlv_disable_pll(dev_priv, pipe); | |
6332 | else | |
1c4e0274 | 6333 | i9xx_disable_pll(intel_crtc); |
076ed3b2 | 6334 | } |
0b8765c6 | 6335 | |
d6db995f VS |
6336 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6337 | if (encoder->post_pll_disable) | |
6338 | encoder->post_pll_disable(encoder); | |
6339 | ||
4a3436e8 | 6340 | if (!IS_GEN2(dev)) |
a72e4c9f | 6341 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); |
d029bcad PZ |
6342 | |
6343 | intel_fbc_disable_crtc(intel_crtc); | |
0b8765c6 JB |
6344 | } |
6345 | ||
b17d48e2 ML |
6346 | static void intel_crtc_disable_noatomic(struct drm_crtc *crtc) |
6347 | { | |
6348 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6349 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); | |
6350 | enum intel_display_power_domain domain; | |
6351 | unsigned long domains; | |
6352 | ||
6353 | if (!intel_crtc->active) | |
6354 | return; | |
6355 | ||
a539205a | 6356 | if (to_intel_plane_state(crtc->primary->state)->visible) { |
fc32b1fd ML |
6357 | WARN_ON(intel_crtc->unpin_work); |
6358 | ||
a539205a ML |
6359 | intel_pre_disable_primary(crtc); |
6360 | } | |
6361 | ||
d032ffa0 | 6362 | intel_crtc_disable_planes(crtc, crtc->state->plane_mask); |
b17d48e2 | 6363 | dev_priv->display.crtc_disable(crtc); |
37d9078b MR |
6364 | intel_crtc->active = false; |
6365 | intel_update_watermarks(crtc); | |
1f7457b1 | 6366 | intel_disable_shared_dpll(intel_crtc); |
b17d48e2 ML |
6367 | |
6368 | domains = intel_crtc->enabled_power_domains; | |
6369 | for_each_power_domain(domain, domains) | |
6370 | intel_display_power_put(dev_priv, domain); | |
6371 | intel_crtc->enabled_power_domains = 0; | |
6372 | } | |
6373 | ||
6b72d486 ML |
6374 | /* |
6375 | * turn all crtc's off, but do not adjust state | |
6376 | * This has to be paired with a call to intel_modeset_setup_hw_state. | |
6377 | */ | |
70e0bd74 | 6378 | int intel_display_suspend(struct drm_device *dev) |
ee7b9f93 | 6379 | { |
70e0bd74 ML |
6380 | struct drm_mode_config *config = &dev->mode_config; |
6381 | struct drm_modeset_acquire_ctx *ctx = config->acquire_ctx; | |
6382 | struct drm_atomic_state *state; | |
6b72d486 | 6383 | struct drm_crtc *crtc; |
70e0bd74 ML |
6384 | unsigned crtc_mask = 0; |
6385 | int ret = 0; | |
6386 | ||
6387 | if (WARN_ON(!ctx)) | |
6388 | return 0; | |
6389 | ||
6390 | lockdep_assert_held(&ctx->ww_ctx); | |
6391 | state = drm_atomic_state_alloc(dev); | |
6392 | if (WARN_ON(!state)) | |
6393 | return -ENOMEM; | |
6394 | ||
6395 | state->acquire_ctx = ctx; | |
6396 | state->allow_modeset = true; | |
6397 | ||
6398 | for_each_crtc(dev, crtc) { | |
6399 | struct drm_crtc_state *crtc_state = | |
6400 | drm_atomic_get_crtc_state(state, crtc); | |
6b72d486 | 6401 | |
70e0bd74 ML |
6402 | ret = PTR_ERR_OR_ZERO(crtc_state); |
6403 | if (ret) | |
6404 | goto free; | |
6405 | ||
6406 | if (!crtc_state->active) | |
6407 | continue; | |
6408 | ||
6409 | crtc_state->active = false; | |
6410 | crtc_mask |= 1 << drm_crtc_index(crtc); | |
6411 | } | |
6412 | ||
6413 | if (crtc_mask) { | |
74c090b1 | 6414 | ret = drm_atomic_commit(state); |
70e0bd74 ML |
6415 | |
6416 | if (!ret) { | |
6417 | for_each_crtc(dev, crtc) | |
6418 | if (crtc_mask & (1 << drm_crtc_index(crtc))) | |
6419 | crtc->state->active = true; | |
6420 | ||
6421 | return ret; | |
6422 | } | |
6423 | } | |
6424 | ||
6425 | free: | |
6426 | if (ret) | |
6427 | DRM_ERROR("Suspending crtc's failed with %i\n", ret); | |
6428 | drm_atomic_state_free(state); | |
6429 | return ret; | |
ee7b9f93 JB |
6430 | } |
6431 | ||
ea5b213a | 6432 | void intel_encoder_destroy(struct drm_encoder *encoder) |
7e7d76c3 | 6433 | { |
4ef69c7a | 6434 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); |
ea5b213a | 6435 | |
ea5b213a CW |
6436 | drm_encoder_cleanup(encoder); |
6437 | kfree(intel_encoder); | |
7e7d76c3 JB |
6438 | } |
6439 | ||
0a91ca29 DV |
6440 | /* Cross check the actual hw state with our own modeset state tracking (and it's |
6441 | * internal consistency). */ | |
b980514c | 6442 | static void intel_connector_check_state(struct intel_connector *connector) |
79e53945 | 6443 | { |
35dd3c64 ML |
6444 | struct drm_crtc *crtc = connector->base.state->crtc; |
6445 | ||
6446 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", | |
6447 | connector->base.base.id, | |
6448 | connector->base.name); | |
6449 | ||
0a91ca29 | 6450 | if (connector->get_hw_state(connector)) { |
e85376cb | 6451 | struct intel_encoder *encoder = connector->encoder; |
35dd3c64 | 6452 | struct drm_connector_state *conn_state = connector->base.state; |
0a91ca29 | 6453 | |
35dd3c64 ML |
6454 | I915_STATE_WARN(!crtc, |
6455 | "connector enabled without attached crtc\n"); | |
0a91ca29 | 6456 | |
35dd3c64 ML |
6457 | if (!crtc) |
6458 | return; | |
6459 | ||
6460 | I915_STATE_WARN(!crtc->state->active, | |
6461 | "connector is active, but attached crtc isn't\n"); | |
6462 | ||
e85376cb | 6463 | if (!encoder || encoder->type == INTEL_OUTPUT_DP_MST) |
35dd3c64 ML |
6464 | return; |
6465 | ||
e85376cb | 6466 | I915_STATE_WARN(conn_state->best_encoder != &encoder->base, |
35dd3c64 ML |
6467 | "atomic encoder doesn't match attached encoder\n"); |
6468 | ||
e85376cb | 6469 | I915_STATE_WARN(conn_state->crtc != encoder->base.crtc, |
35dd3c64 ML |
6470 | "attached encoder crtc differs from connector crtc\n"); |
6471 | } else { | |
4d688a2a ML |
6472 | I915_STATE_WARN(crtc && crtc->state->active, |
6473 | "attached crtc is active, but connector isn't\n"); | |
35dd3c64 ML |
6474 | I915_STATE_WARN(!crtc && connector->base.state->best_encoder, |
6475 | "best encoder set without crtc!\n"); | |
0a91ca29 | 6476 | } |
79e53945 JB |
6477 | } |
6478 | ||
08d9bc92 ACO |
6479 | int intel_connector_init(struct intel_connector *connector) |
6480 | { | |
6481 | struct drm_connector_state *connector_state; | |
6482 | ||
6483 | connector_state = kzalloc(sizeof *connector_state, GFP_KERNEL); | |
6484 | if (!connector_state) | |
6485 | return -ENOMEM; | |
6486 | ||
6487 | connector->base.state = connector_state; | |
6488 | return 0; | |
6489 | } | |
6490 | ||
6491 | struct intel_connector *intel_connector_alloc(void) | |
6492 | { | |
6493 | struct intel_connector *connector; | |
6494 | ||
6495 | connector = kzalloc(sizeof *connector, GFP_KERNEL); | |
6496 | if (!connector) | |
6497 | return NULL; | |
6498 | ||
6499 | if (intel_connector_init(connector) < 0) { | |
6500 | kfree(connector); | |
6501 | return NULL; | |
6502 | } | |
6503 | ||
6504 | return connector; | |
6505 | } | |
6506 | ||
f0947c37 DV |
6507 | /* Simple connector->get_hw_state implementation for encoders that support only |
6508 | * one connector and no cloning and hence the encoder state determines the state | |
6509 | * of the connector. */ | |
6510 | bool intel_connector_get_hw_state(struct intel_connector *connector) | |
ea5b213a | 6511 | { |
24929352 | 6512 | enum pipe pipe = 0; |
f0947c37 | 6513 | struct intel_encoder *encoder = connector->encoder; |
ea5b213a | 6514 | |
f0947c37 | 6515 | return encoder->get_hw_state(encoder, &pipe); |
ea5b213a CW |
6516 | } |
6517 | ||
6d293983 | 6518 | static int pipe_required_fdi_lanes(struct intel_crtc_state *crtc_state) |
d272ddfa | 6519 | { |
6d293983 ACO |
6520 | if (crtc_state->base.enable && crtc_state->has_pch_encoder) |
6521 | return crtc_state->fdi_lanes; | |
d272ddfa VS |
6522 | |
6523 | return 0; | |
6524 | } | |
6525 | ||
6d293983 | 6526 | static int ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe, |
5cec258b | 6527 | struct intel_crtc_state *pipe_config) |
1857e1da | 6528 | { |
6d293983 ACO |
6529 | struct drm_atomic_state *state = pipe_config->base.state; |
6530 | struct intel_crtc *other_crtc; | |
6531 | struct intel_crtc_state *other_crtc_state; | |
6532 | ||
1857e1da DV |
6533 | DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n", |
6534 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6535 | if (pipe_config->fdi_lanes > 4) { | |
6536 | DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n", | |
6537 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6538 | return -EINVAL; |
1857e1da DV |
6539 | } |
6540 | ||
bafb6553 | 6541 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
1857e1da DV |
6542 | if (pipe_config->fdi_lanes > 2) { |
6543 | DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n", | |
6544 | pipe_config->fdi_lanes); | |
6d293983 | 6545 | return -EINVAL; |
1857e1da | 6546 | } else { |
6d293983 | 6547 | return 0; |
1857e1da DV |
6548 | } |
6549 | } | |
6550 | ||
6551 | if (INTEL_INFO(dev)->num_pipes == 2) | |
6d293983 | 6552 | return 0; |
1857e1da DV |
6553 | |
6554 | /* Ivybridge 3 pipe is really complicated */ | |
6555 | switch (pipe) { | |
6556 | case PIPE_A: | |
6d293983 | 6557 | return 0; |
1857e1da | 6558 | case PIPE_B: |
6d293983 ACO |
6559 | if (pipe_config->fdi_lanes <= 2) |
6560 | return 0; | |
6561 | ||
6562 | other_crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, PIPE_C)); | |
6563 | other_crtc_state = | |
6564 | intel_atomic_get_crtc_state(state, other_crtc); | |
6565 | if (IS_ERR(other_crtc_state)) | |
6566 | return PTR_ERR(other_crtc_state); | |
6567 | ||
6568 | if (pipe_required_fdi_lanes(other_crtc_state) > 0) { | |
1857e1da DV |
6569 | DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n", |
6570 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6571 | return -EINVAL; |
1857e1da | 6572 | } |
6d293983 | 6573 | return 0; |
1857e1da | 6574 | case PIPE_C: |
251cc67c VS |
6575 | if (pipe_config->fdi_lanes > 2) { |
6576 | DRM_DEBUG_KMS("only 2 lanes on pipe %c: required %i lanes\n", | |
6577 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6578 | return -EINVAL; |
251cc67c | 6579 | } |
6d293983 ACO |
6580 | |
6581 | other_crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, PIPE_B)); | |
6582 | other_crtc_state = | |
6583 | intel_atomic_get_crtc_state(state, other_crtc); | |
6584 | if (IS_ERR(other_crtc_state)) | |
6585 | return PTR_ERR(other_crtc_state); | |
6586 | ||
6587 | if (pipe_required_fdi_lanes(other_crtc_state) > 2) { | |
1857e1da | 6588 | DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n"); |
6d293983 | 6589 | return -EINVAL; |
1857e1da | 6590 | } |
6d293983 | 6591 | return 0; |
1857e1da DV |
6592 | default: |
6593 | BUG(); | |
6594 | } | |
6595 | } | |
6596 | ||
e29c22c0 DV |
6597 | #define RETRY 1 |
6598 | static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc, | |
5cec258b | 6599 | struct intel_crtc_state *pipe_config) |
877d48d5 | 6600 | { |
1857e1da | 6601 | struct drm_device *dev = intel_crtc->base.dev; |
7c5f93b0 | 6602 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
6d293983 ACO |
6603 | int lane, link_bw, fdi_dotclock, ret; |
6604 | bool needs_recompute = false; | |
877d48d5 | 6605 | |
e29c22c0 | 6606 | retry: |
877d48d5 DV |
6607 | /* FDI is a binary signal running at ~2.7GHz, encoding |
6608 | * each output octet as 10 bits. The actual frequency | |
6609 | * is stored as a divider into a 100MHz clock, and the | |
6610 | * mode pixel clock is stored in units of 1KHz. | |
6611 | * Hence the bw of each lane in terms of the mode signal | |
6612 | * is: | |
6613 | */ | |
6614 | link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10; | |
6615 | ||
241bfc38 | 6616 | fdi_dotclock = adjusted_mode->crtc_clock; |
877d48d5 | 6617 | |
2bd89a07 | 6618 | lane = ironlake_get_lanes_required(fdi_dotclock, link_bw, |
877d48d5 DV |
6619 | pipe_config->pipe_bpp); |
6620 | ||
6621 | pipe_config->fdi_lanes = lane; | |
6622 | ||
2bd89a07 | 6623 | intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock, |
877d48d5 | 6624 | link_bw, &pipe_config->fdi_m_n); |
1857e1da | 6625 | |
6d293983 ACO |
6626 | ret = ironlake_check_fdi_lanes(intel_crtc->base.dev, |
6627 | intel_crtc->pipe, pipe_config); | |
6628 | if (ret == -EINVAL && pipe_config->pipe_bpp > 6*3) { | |
e29c22c0 DV |
6629 | pipe_config->pipe_bpp -= 2*3; |
6630 | DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n", | |
6631 | pipe_config->pipe_bpp); | |
6632 | needs_recompute = true; | |
6633 | pipe_config->bw_constrained = true; | |
6634 | ||
6635 | goto retry; | |
6636 | } | |
6637 | ||
6638 | if (needs_recompute) | |
6639 | return RETRY; | |
6640 | ||
6d293983 | 6641 | return ret; |
877d48d5 DV |
6642 | } |
6643 | ||
8cfb3407 VS |
6644 | static bool pipe_config_supports_ips(struct drm_i915_private *dev_priv, |
6645 | struct intel_crtc_state *pipe_config) | |
6646 | { | |
6647 | if (pipe_config->pipe_bpp > 24) | |
6648 | return false; | |
6649 | ||
6650 | /* HSW can handle pixel rate up to cdclk? */ | |
6651 | if (IS_HASWELL(dev_priv->dev)) | |
6652 | return true; | |
6653 | ||
6654 | /* | |
b432e5cf VS |
6655 | * We compare against max which means we must take |
6656 | * the increased cdclk requirement into account when | |
6657 | * calculating the new cdclk. | |
6658 | * | |
6659 | * Should measure whether using a lower cdclk w/o IPS | |
8cfb3407 VS |
6660 | */ |
6661 | return ilk_pipe_pixel_rate(pipe_config) <= | |
6662 | dev_priv->max_cdclk_freq * 95 / 100; | |
6663 | } | |
6664 | ||
42db64ef | 6665 | static void hsw_compute_ips_config(struct intel_crtc *crtc, |
5cec258b | 6666 | struct intel_crtc_state *pipe_config) |
42db64ef | 6667 | { |
8cfb3407 VS |
6668 | struct drm_device *dev = crtc->base.dev; |
6669 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6670 | ||
d330a953 | 6671 | pipe_config->ips_enabled = i915.enable_ips && |
8cfb3407 VS |
6672 | hsw_crtc_supports_ips(crtc) && |
6673 | pipe_config_supports_ips(dev_priv, pipe_config); | |
42db64ef PZ |
6674 | } |
6675 | ||
39acb4aa VS |
6676 | static bool intel_crtc_supports_double_wide(const struct intel_crtc *crtc) |
6677 | { | |
6678 | const struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); | |
6679 | ||
6680 | /* GDG double wide on either pipe, otherwise pipe A only */ | |
6681 | return INTEL_INFO(dev_priv)->gen < 4 && | |
6682 | (crtc->pipe == PIPE_A || IS_I915G(dev_priv)); | |
6683 | } | |
6684 | ||
a43f6e0f | 6685 | static int intel_crtc_compute_config(struct intel_crtc *crtc, |
5cec258b | 6686 | struct intel_crtc_state *pipe_config) |
79e53945 | 6687 | { |
a43f6e0f | 6688 | struct drm_device *dev = crtc->base.dev; |
8bd31e67 | 6689 | struct drm_i915_private *dev_priv = dev->dev_private; |
7c5f93b0 | 6690 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
89749350 | 6691 | |
ad3a4479 | 6692 | /* FIXME should check pixel clock limits on all platforms */ |
cf532bb2 | 6693 | if (INTEL_INFO(dev)->gen < 4) { |
39acb4aa | 6694 | int clock_limit = dev_priv->max_cdclk_freq * 9 / 10; |
cf532bb2 VS |
6695 | |
6696 | /* | |
39acb4aa | 6697 | * Enable double wide mode when the dot clock |
cf532bb2 | 6698 | * is > 90% of the (display) core speed. |
cf532bb2 | 6699 | */ |
39acb4aa VS |
6700 | if (intel_crtc_supports_double_wide(crtc) && |
6701 | adjusted_mode->crtc_clock > clock_limit) { | |
ad3a4479 | 6702 | clock_limit *= 2; |
cf532bb2 | 6703 | pipe_config->double_wide = true; |
ad3a4479 VS |
6704 | } |
6705 | ||
39acb4aa VS |
6706 | if (adjusted_mode->crtc_clock > clock_limit) { |
6707 | DRM_DEBUG_KMS("requested pixel clock (%d kHz) too high (max: %d kHz, double wide: %s)\n", | |
6708 | adjusted_mode->crtc_clock, clock_limit, | |
6709 | yesno(pipe_config->double_wide)); | |
e29c22c0 | 6710 | return -EINVAL; |
39acb4aa | 6711 | } |
2c07245f | 6712 | } |
89749350 | 6713 | |
1d1d0e27 VS |
6714 | /* |
6715 | * Pipe horizontal size must be even in: | |
6716 | * - DVO ganged mode | |
6717 | * - LVDS dual channel mode | |
6718 | * - Double wide pipe | |
6719 | */ | |
a93e255f | 6720 | if ((intel_pipe_will_have_type(pipe_config, INTEL_OUTPUT_LVDS) && |
1d1d0e27 VS |
6721 | intel_is_dual_link_lvds(dev)) || pipe_config->double_wide) |
6722 | pipe_config->pipe_src_w &= ~1; | |
6723 | ||
8693a824 DL |
6724 | /* Cantiga+ cannot handle modes with a hsync front porch of 0. |
6725 | * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw. | |
44f46b42 CW |
6726 | */ |
6727 | if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) && | |
aad941d5 | 6728 | adjusted_mode->crtc_hsync_start == adjusted_mode->crtc_hdisplay) |
e29c22c0 | 6729 | return -EINVAL; |
44f46b42 | 6730 | |
f5adf94e | 6731 | if (HAS_IPS(dev)) |
a43f6e0f DV |
6732 | hsw_compute_ips_config(crtc, pipe_config); |
6733 | ||
877d48d5 | 6734 | if (pipe_config->has_pch_encoder) |
a43f6e0f | 6735 | return ironlake_fdi_compute_config(crtc, pipe_config); |
877d48d5 | 6736 | |
cf5a15be | 6737 | return 0; |
79e53945 JB |
6738 | } |
6739 | ||
1652d19e VS |
6740 | static int skylake_get_display_clock_speed(struct drm_device *dev) |
6741 | { | |
6742 | struct drm_i915_private *dev_priv = to_i915(dev); | |
6743 | uint32_t lcpll1 = I915_READ(LCPLL1_CTL); | |
6744 | uint32_t cdctl = I915_READ(CDCLK_CTL); | |
6745 | uint32_t linkrate; | |
6746 | ||
414355a7 | 6747 | if (!(lcpll1 & LCPLL_PLL_ENABLE)) |
1652d19e | 6748 | return 24000; /* 24MHz is the cd freq with NSSC ref */ |
1652d19e VS |
6749 | |
6750 | if ((cdctl & CDCLK_FREQ_SEL_MASK) == CDCLK_FREQ_540) | |
6751 | return 540000; | |
6752 | ||
6753 | linkrate = (I915_READ(DPLL_CTRL1) & | |
71cd8423 | 6754 | DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)) >> 1; |
1652d19e | 6755 | |
71cd8423 DL |
6756 | if (linkrate == DPLL_CTRL1_LINK_RATE_2160 || |
6757 | linkrate == DPLL_CTRL1_LINK_RATE_1080) { | |
1652d19e VS |
6758 | /* vco 8640 */ |
6759 | switch (cdctl & CDCLK_FREQ_SEL_MASK) { | |
6760 | case CDCLK_FREQ_450_432: | |
6761 | return 432000; | |
6762 | case CDCLK_FREQ_337_308: | |
6763 | return 308570; | |
6764 | case CDCLK_FREQ_675_617: | |
6765 | return 617140; | |
6766 | default: | |
6767 | WARN(1, "Unknown cd freq selection\n"); | |
6768 | } | |
6769 | } else { | |
6770 | /* vco 8100 */ | |
6771 | switch (cdctl & CDCLK_FREQ_SEL_MASK) { | |
6772 | case CDCLK_FREQ_450_432: | |
6773 | return 450000; | |
6774 | case CDCLK_FREQ_337_308: | |
6775 | return 337500; | |
6776 | case CDCLK_FREQ_675_617: | |
6777 | return 675000; | |
6778 | default: | |
6779 | WARN(1, "Unknown cd freq selection\n"); | |
6780 | } | |
6781 | } | |
6782 | ||
6783 | /* error case, do as if DPLL0 isn't enabled */ | |
6784 | return 24000; | |
6785 | } | |
6786 | ||
acd3f3d3 BP |
6787 | static int broxton_get_display_clock_speed(struct drm_device *dev) |
6788 | { | |
6789 | struct drm_i915_private *dev_priv = to_i915(dev); | |
6790 | uint32_t cdctl = I915_READ(CDCLK_CTL); | |
6791 | uint32_t pll_ratio = I915_READ(BXT_DE_PLL_CTL) & BXT_DE_PLL_RATIO_MASK; | |
6792 | uint32_t pll_enab = I915_READ(BXT_DE_PLL_ENABLE); | |
6793 | int cdclk; | |
6794 | ||
6795 | if (!(pll_enab & BXT_DE_PLL_PLL_ENABLE)) | |
6796 | return 19200; | |
6797 | ||
6798 | cdclk = 19200 * pll_ratio / 2; | |
6799 | ||
6800 | switch (cdctl & BXT_CDCLK_CD2X_DIV_SEL_MASK) { | |
6801 | case BXT_CDCLK_CD2X_DIV_SEL_1: | |
6802 | return cdclk; /* 576MHz or 624MHz */ | |
6803 | case BXT_CDCLK_CD2X_DIV_SEL_1_5: | |
6804 | return cdclk * 2 / 3; /* 384MHz */ | |
6805 | case BXT_CDCLK_CD2X_DIV_SEL_2: | |
6806 | return cdclk / 2; /* 288MHz */ | |
6807 | case BXT_CDCLK_CD2X_DIV_SEL_4: | |
6808 | return cdclk / 4; /* 144MHz */ | |
6809 | } | |
6810 | ||
6811 | /* error case, do as if DE PLL isn't enabled */ | |
6812 | return 19200; | |
6813 | } | |
6814 | ||
1652d19e VS |
6815 | static int broadwell_get_display_clock_speed(struct drm_device *dev) |
6816 | { | |
6817 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6818 | uint32_t lcpll = I915_READ(LCPLL_CTL); | |
6819 | uint32_t freq = lcpll & LCPLL_CLK_FREQ_MASK; | |
6820 | ||
6821 | if (lcpll & LCPLL_CD_SOURCE_FCLK) | |
6822 | return 800000; | |
6823 | else if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) | |
6824 | return 450000; | |
6825 | else if (freq == LCPLL_CLK_FREQ_450) | |
6826 | return 450000; | |
6827 | else if (freq == LCPLL_CLK_FREQ_54O_BDW) | |
6828 | return 540000; | |
6829 | else if (freq == LCPLL_CLK_FREQ_337_5_BDW) | |
6830 | return 337500; | |
6831 | else | |
6832 | return 675000; | |
6833 | } | |
6834 | ||
6835 | static int haswell_get_display_clock_speed(struct drm_device *dev) | |
6836 | { | |
6837 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6838 | uint32_t lcpll = I915_READ(LCPLL_CTL); | |
6839 | uint32_t freq = lcpll & LCPLL_CLK_FREQ_MASK; | |
6840 | ||
6841 | if (lcpll & LCPLL_CD_SOURCE_FCLK) | |
6842 | return 800000; | |
6843 | else if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) | |
6844 | return 450000; | |
6845 | else if (freq == LCPLL_CLK_FREQ_450) | |
6846 | return 450000; | |
6847 | else if (IS_HSW_ULT(dev)) | |
6848 | return 337500; | |
6849 | else | |
6850 | return 540000; | |
79e53945 JB |
6851 | } |
6852 | ||
25eb05fc JB |
6853 | static int valleyview_get_display_clock_speed(struct drm_device *dev) |
6854 | { | |
bfa7df01 VS |
6855 | return vlv_get_cck_clock_hpll(to_i915(dev), "cdclk", |
6856 | CCK_DISPLAY_CLOCK_CONTROL); | |
25eb05fc JB |
6857 | } |
6858 | ||
b37a6434 VS |
6859 | static int ilk_get_display_clock_speed(struct drm_device *dev) |
6860 | { | |
6861 | return 450000; | |
6862 | } | |
6863 | ||
e70236a8 JB |
6864 | static int i945_get_display_clock_speed(struct drm_device *dev) |
6865 | { | |
6866 | return 400000; | |
6867 | } | |
79e53945 | 6868 | |
e70236a8 | 6869 | static int i915_get_display_clock_speed(struct drm_device *dev) |
79e53945 | 6870 | { |
e907f170 | 6871 | return 333333; |
e70236a8 | 6872 | } |
79e53945 | 6873 | |
e70236a8 JB |
6874 | static int i9xx_misc_get_display_clock_speed(struct drm_device *dev) |
6875 | { | |
6876 | return 200000; | |
6877 | } | |
79e53945 | 6878 | |
257a7ffc DV |
6879 | static int pnv_get_display_clock_speed(struct drm_device *dev) |
6880 | { | |
6881 | u16 gcfgc = 0; | |
6882 | ||
6883 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); | |
6884 | ||
6885 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
6886 | case GC_DISPLAY_CLOCK_267_MHZ_PNV: | |
e907f170 | 6887 | return 266667; |
257a7ffc | 6888 | case GC_DISPLAY_CLOCK_333_MHZ_PNV: |
e907f170 | 6889 | return 333333; |
257a7ffc | 6890 | case GC_DISPLAY_CLOCK_444_MHZ_PNV: |
e907f170 | 6891 | return 444444; |
257a7ffc DV |
6892 | case GC_DISPLAY_CLOCK_200_MHZ_PNV: |
6893 | return 200000; | |
6894 | default: | |
6895 | DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc); | |
6896 | case GC_DISPLAY_CLOCK_133_MHZ_PNV: | |
e907f170 | 6897 | return 133333; |
257a7ffc | 6898 | case GC_DISPLAY_CLOCK_167_MHZ_PNV: |
e907f170 | 6899 | return 166667; |
257a7ffc DV |
6900 | } |
6901 | } | |
6902 | ||
e70236a8 JB |
6903 | static int i915gm_get_display_clock_speed(struct drm_device *dev) |
6904 | { | |
6905 | u16 gcfgc = 0; | |
79e53945 | 6906 | |
e70236a8 JB |
6907 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); |
6908 | ||
6909 | if (gcfgc & GC_LOW_FREQUENCY_ENABLE) | |
e907f170 | 6910 | return 133333; |
e70236a8 JB |
6911 | else { |
6912 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
6913 | case GC_DISPLAY_CLOCK_333_MHZ: | |
e907f170 | 6914 | return 333333; |
e70236a8 JB |
6915 | default: |
6916 | case GC_DISPLAY_CLOCK_190_200_MHZ: | |
6917 | return 190000; | |
79e53945 | 6918 | } |
e70236a8 JB |
6919 | } |
6920 | } | |
6921 | ||
6922 | static int i865_get_display_clock_speed(struct drm_device *dev) | |
6923 | { | |
e907f170 | 6924 | return 266667; |
e70236a8 JB |
6925 | } |
6926 | ||
1b1d2716 | 6927 | static int i85x_get_display_clock_speed(struct drm_device *dev) |
e70236a8 JB |
6928 | { |
6929 | u16 hpllcc = 0; | |
1b1d2716 | 6930 | |
65cd2b3f VS |
6931 | /* |
6932 | * 852GM/852GMV only supports 133 MHz and the HPLLCC | |
6933 | * encoding is different :( | |
6934 | * FIXME is this the right way to detect 852GM/852GMV? | |
6935 | */ | |
6936 | if (dev->pdev->revision == 0x1) | |
6937 | return 133333; | |
6938 | ||
1b1d2716 VS |
6939 | pci_bus_read_config_word(dev->pdev->bus, |
6940 | PCI_DEVFN(0, 3), HPLLCC, &hpllcc); | |
6941 | ||
e70236a8 JB |
6942 | /* Assume that the hardware is in the high speed state. This |
6943 | * should be the default. | |
6944 | */ | |
6945 | switch (hpllcc & GC_CLOCK_CONTROL_MASK) { | |
6946 | case GC_CLOCK_133_200: | |
1b1d2716 | 6947 | case GC_CLOCK_133_200_2: |
e70236a8 JB |
6948 | case GC_CLOCK_100_200: |
6949 | return 200000; | |
6950 | case GC_CLOCK_166_250: | |
6951 | return 250000; | |
6952 | case GC_CLOCK_100_133: | |
e907f170 | 6953 | return 133333; |
1b1d2716 VS |
6954 | case GC_CLOCK_133_266: |
6955 | case GC_CLOCK_133_266_2: | |
6956 | case GC_CLOCK_166_266: | |
6957 | return 266667; | |
e70236a8 | 6958 | } |
79e53945 | 6959 | |
e70236a8 JB |
6960 | /* Shouldn't happen */ |
6961 | return 0; | |
6962 | } | |
79e53945 | 6963 | |
e70236a8 JB |
6964 | static int i830_get_display_clock_speed(struct drm_device *dev) |
6965 | { | |
e907f170 | 6966 | return 133333; |
79e53945 JB |
6967 | } |
6968 | ||
34edce2f VS |
6969 | static unsigned int intel_hpll_vco(struct drm_device *dev) |
6970 | { | |
6971 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6972 | static const unsigned int blb_vco[8] = { | |
6973 | [0] = 3200000, | |
6974 | [1] = 4000000, | |
6975 | [2] = 5333333, | |
6976 | [3] = 4800000, | |
6977 | [4] = 6400000, | |
6978 | }; | |
6979 | static const unsigned int pnv_vco[8] = { | |
6980 | [0] = 3200000, | |
6981 | [1] = 4000000, | |
6982 | [2] = 5333333, | |
6983 | [3] = 4800000, | |
6984 | [4] = 2666667, | |
6985 | }; | |
6986 | static const unsigned int cl_vco[8] = { | |
6987 | [0] = 3200000, | |
6988 | [1] = 4000000, | |
6989 | [2] = 5333333, | |
6990 | [3] = 6400000, | |
6991 | [4] = 3333333, | |
6992 | [5] = 3566667, | |
6993 | [6] = 4266667, | |
6994 | }; | |
6995 | static const unsigned int elk_vco[8] = { | |
6996 | [0] = 3200000, | |
6997 | [1] = 4000000, | |
6998 | [2] = 5333333, | |
6999 | [3] = 4800000, | |
7000 | }; | |
7001 | static const unsigned int ctg_vco[8] = { | |
7002 | [0] = 3200000, | |
7003 | [1] = 4000000, | |
7004 | [2] = 5333333, | |
7005 | [3] = 6400000, | |
7006 | [4] = 2666667, | |
7007 | [5] = 4266667, | |
7008 | }; | |
7009 | const unsigned int *vco_table; | |
7010 | unsigned int vco; | |
7011 | uint8_t tmp = 0; | |
7012 | ||
7013 | /* FIXME other chipsets? */ | |
7014 | if (IS_GM45(dev)) | |
7015 | vco_table = ctg_vco; | |
7016 | else if (IS_G4X(dev)) | |
7017 | vco_table = elk_vco; | |
7018 | else if (IS_CRESTLINE(dev)) | |
7019 | vco_table = cl_vco; | |
7020 | else if (IS_PINEVIEW(dev)) | |
7021 | vco_table = pnv_vco; | |
7022 | else if (IS_G33(dev)) | |
7023 | vco_table = blb_vco; | |
7024 | else | |
7025 | return 0; | |
7026 | ||
7027 | tmp = I915_READ(IS_MOBILE(dev) ? HPLLVCO_MOBILE : HPLLVCO); | |
7028 | ||
7029 | vco = vco_table[tmp & 0x7]; | |
7030 | if (vco == 0) | |
7031 | DRM_ERROR("Bad HPLL VCO (HPLLVCO=0x%02x)\n", tmp); | |
7032 | else | |
7033 | DRM_DEBUG_KMS("HPLL VCO %u kHz\n", vco); | |
7034 | ||
7035 | return vco; | |
7036 | } | |
7037 | ||
7038 | static int gm45_get_display_clock_speed(struct drm_device *dev) | |
7039 | { | |
7040 | unsigned int cdclk_sel, vco = intel_hpll_vco(dev); | |
7041 | uint16_t tmp = 0; | |
7042 | ||
7043 | pci_read_config_word(dev->pdev, GCFGC, &tmp); | |
7044 | ||
7045 | cdclk_sel = (tmp >> 12) & 0x1; | |
7046 | ||
7047 | switch (vco) { | |
7048 | case 2666667: | |
7049 | case 4000000: | |
7050 | case 5333333: | |
7051 | return cdclk_sel ? 333333 : 222222; | |
7052 | case 3200000: | |
7053 | return cdclk_sel ? 320000 : 228571; | |
7054 | default: | |
7055 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n", vco, tmp); | |
7056 | return 222222; | |
7057 | } | |
7058 | } | |
7059 | ||
7060 | static int i965gm_get_display_clock_speed(struct drm_device *dev) | |
7061 | { | |
7062 | static const uint8_t div_3200[] = { 16, 10, 8 }; | |
7063 | static const uint8_t div_4000[] = { 20, 12, 10 }; | |
7064 | static const uint8_t div_5333[] = { 24, 16, 14 }; | |
7065 | const uint8_t *div_table; | |
7066 | unsigned int cdclk_sel, vco = intel_hpll_vco(dev); | |
7067 | uint16_t tmp = 0; | |
7068 | ||
7069 | pci_read_config_word(dev->pdev, GCFGC, &tmp); | |
7070 | ||
7071 | cdclk_sel = ((tmp >> 8) & 0x1f) - 1; | |
7072 | ||
7073 | if (cdclk_sel >= ARRAY_SIZE(div_3200)) | |
7074 | goto fail; | |
7075 | ||
7076 | switch (vco) { | |
7077 | case 3200000: | |
7078 | div_table = div_3200; | |
7079 | break; | |
7080 | case 4000000: | |
7081 | div_table = div_4000; | |
7082 | break; | |
7083 | case 5333333: | |
7084 | div_table = div_5333; | |
7085 | break; | |
7086 | default: | |
7087 | goto fail; | |
7088 | } | |
7089 | ||
7090 | return DIV_ROUND_CLOSEST(vco, div_table[cdclk_sel]); | |
7091 | ||
caf4e252 | 7092 | fail: |
34edce2f VS |
7093 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n", vco, tmp); |
7094 | return 200000; | |
7095 | } | |
7096 | ||
7097 | static int g33_get_display_clock_speed(struct drm_device *dev) | |
7098 | { | |
7099 | static const uint8_t div_3200[] = { 12, 10, 8, 7, 5, 16 }; | |
7100 | static const uint8_t div_4000[] = { 14, 12, 10, 8, 6, 20 }; | |
7101 | static const uint8_t div_4800[] = { 20, 14, 12, 10, 8, 24 }; | |
7102 | static const uint8_t div_5333[] = { 20, 16, 12, 12, 8, 28 }; | |
7103 | const uint8_t *div_table; | |
7104 | unsigned int cdclk_sel, vco = intel_hpll_vco(dev); | |
7105 | uint16_t tmp = 0; | |
7106 | ||
7107 | pci_read_config_word(dev->pdev, GCFGC, &tmp); | |
7108 | ||
7109 | cdclk_sel = (tmp >> 4) & 0x7; | |
7110 | ||
7111 | if (cdclk_sel >= ARRAY_SIZE(div_3200)) | |
7112 | goto fail; | |
7113 | ||
7114 | switch (vco) { | |
7115 | case 3200000: | |
7116 | div_table = div_3200; | |
7117 | break; | |
7118 | case 4000000: | |
7119 | div_table = div_4000; | |
7120 | break; | |
7121 | case 4800000: | |
7122 | div_table = div_4800; | |
7123 | break; | |
7124 | case 5333333: | |
7125 | div_table = div_5333; | |
7126 | break; | |
7127 | default: | |
7128 | goto fail; | |
7129 | } | |
7130 | ||
7131 | return DIV_ROUND_CLOSEST(vco, div_table[cdclk_sel]); | |
7132 | ||
caf4e252 | 7133 | fail: |
34edce2f VS |
7134 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n", vco, tmp); |
7135 | return 190476; | |
7136 | } | |
7137 | ||
2c07245f | 7138 | static void |
a65851af | 7139 | intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den) |
2c07245f | 7140 | { |
a65851af VS |
7141 | while (*num > DATA_LINK_M_N_MASK || |
7142 | *den > DATA_LINK_M_N_MASK) { | |
2c07245f ZW |
7143 | *num >>= 1; |
7144 | *den >>= 1; | |
7145 | } | |
7146 | } | |
7147 | ||
a65851af VS |
7148 | static void compute_m_n(unsigned int m, unsigned int n, |
7149 | uint32_t *ret_m, uint32_t *ret_n) | |
7150 | { | |
7151 | *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX); | |
7152 | *ret_m = div_u64((uint64_t) m * *ret_n, n); | |
7153 | intel_reduce_m_n_ratio(ret_m, ret_n); | |
7154 | } | |
7155 | ||
e69d0bc1 DV |
7156 | void |
7157 | intel_link_compute_m_n(int bits_per_pixel, int nlanes, | |
7158 | int pixel_clock, int link_clock, | |
7159 | struct intel_link_m_n *m_n) | |
2c07245f | 7160 | { |
e69d0bc1 | 7161 | m_n->tu = 64; |
a65851af VS |
7162 | |
7163 | compute_m_n(bits_per_pixel * pixel_clock, | |
7164 | link_clock * nlanes * 8, | |
7165 | &m_n->gmch_m, &m_n->gmch_n); | |
7166 | ||
7167 | compute_m_n(pixel_clock, link_clock, | |
7168 | &m_n->link_m, &m_n->link_n); | |
2c07245f ZW |
7169 | } |
7170 | ||
a7615030 CW |
7171 | static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv) |
7172 | { | |
d330a953 JN |
7173 | if (i915.panel_use_ssc >= 0) |
7174 | return i915.panel_use_ssc != 0; | |
41aa3448 | 7175 | return dev_priv->vbt.lvds_use_ssc |
435793df | 7176 | && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE); |
a7615030 CW |
7177 | } |
7178 | ||
a93e255f ACO |
7179 | static int i9xx_get_refclk(const struct intel_crtc_state *crtc_state, |
7180 | int num_connectors) | |
c65d77d8 | 7181 | { |
a93e255f | 7182 | struct drm_device *dev = crtc_state->base.crtc->dev; |
c65d77d8 JB |
7183 | struct drm_i915_private *dev_priv = dev->dev_private; |
7184 | int refclk; | |
7185 | ||
a93e255f ACO |
7186 | WARN_ON(!crtc_state->base.state); |
7187 | ||
5ab7b0b7 | 7188 | if (IS_VALLEYVIEW(dev) || IS_BROXTON(dev)) { |
9a0ea498 | 7189 | refclk = 100000; |
a93e255f | 7190 | } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
c65d77d8 | 7191 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) { |
e91e941b VS |
7192 | refclk = dev_priv->vbt.lvds_ssc_freq; |
7193 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
c65d77d8 JB |
7194 | } else if (!IS_GEN2(dev)) { |
7195 | refclk = 96000; | |
7196 | } else { | |
7197 | refclk = 48000; | |
7198 | } | |
7199 | ||
7200 | return refclk; | |
7201 | } | |
7202 | ||
7429e9d4 | 7203 | static uint32_t pnv_dpll_compute_fp(struct dpll *dpll) |
c65d77d8 | 7204 | { |
7df00d7a | 7205 | return (1 << dpll->n) << 16 | dpll->m2; |
7429e9d4 | 7206 | } |
f47709a9 | 7207 | |
7429e9d4 DV |
7208 | static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll) |
7209 | { | |
7210 | return dpll->n << 16 | dpll->m1 << 8 | dpll->m2; | |
c65d77d8 JB |
7211 | } |
7212 | ||
f47709a9 | 7213 | static void i9xx_update_pll_dividers(struct intel_crtc *crtc, |
190f68c5 | 7214 | struct intel_crtc_state *crtc_state, |
a7516a05 JB |
7215 | intel_clock_t *reduced_clock) |
7216 | { | |
f47709a9 | 7217 | struct drm_device *dev = crtc->base.dev; |
a7516a05 JB |
7218 | u32 fp, fp2 = 0; |
7219 | ||
7220 | if (IS_PINEVIEW(dev)) { | |
190f68c5 | 7221 | fp = pnv_dpll_compute_fp(&crtc_state->dpll); |
a7516a05 | 7222 | if (reduced_clock) |
7429e9d4 | 7223 | fp2 = pnv_dpll_compute_fp(reduced_clock); |
a7516a05 | 7224 | } else { |
190f68c5 | 7225 | fp = i9xx_dpll_compute_fp(&crtc_state->dpll); |
a7516a05 | 7226 | if (reduced_clock) |
7429e9d4 | 7227 | fp2 = i9xx_dpll_compute_fp(reduced_clock); |
a7516a05 JB |
7228 | } |
7229 | ||
190f68c5 | 7230 | crtc_state->dpll_hw_state.fp0 = fp; |
a7516a05 | 7231 | |
f47709a9 | 7232 | crtc->lowfreq_avail = false; |
a93e255f | 7233 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
ab585dea | 7234 | reduced_clock) { |
190f68c5 | 7235 | crtc_state->dpll_hw_state.fp1 = fp2; |
f47709a9 | 7236 | crtc->lowfreq_avail = true; |
a7516a05 | 7237 | } else { |
190f68c5 | 7238 | crtc_state->dpll_hw_state.fp1 = fp; |
a7516a05 JB |
7239 | } |
7240 | } | |
7241 | ||
5e69f97f CML |
7242 | static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe |
7243 | pipe) | |
89b667f8 JB |
7244 | { |
7245 | u32 reg_val; | |
7246 | ||
7247 | /* | |
7248 | * PLLB opamp always calibrates to max value of 0x3f, force enable it | |
7249 | * and set it to a reasonable value instead. | |
7250 | */ | |
ab3c759a | 7251 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 JB |
7252 | reg_val &= 0xffffff00; |
7253 | reg_val |= 0x00000030; | |
ab3c759a | 7254 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 7255 | |
ab3c759a | 7256 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
7257 | reg_val &= 0x8cffffff; |
7258 | reg_val = 0x8c000000; | |
ab3c759a | 7259 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 | 7260 | |
ab3c759a | 7261 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 | 7262 | reg_val &= 0xffffff00; |
ab3c759a | 7263 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 7264 | |
ab3c759a | 7265 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
7266 | reg_val &= 0x00ffffff; |
7267 | reg_val |= 0xb0000000; | |
ab3c759a | 7268 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 JB |
7269 | } |
7270 | ||
b551842d DV |
7271 | static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc, |
7272 | struct intel_link_m_n *m_n) | |
7273 | { | |
7274 | struct drm_device *dev = crtc->base.dev; | |
7275 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7276 | int pipe = crtc->pipe; | |
7277 | ||
e3b95f1e DV |
7278 | I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
7279 | I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n); | |
7280 | I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m); | |
7281 | I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n); | |
b551842d DV |
7282 | } |
7283 | ||
7284 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, | |
f769cd24 VK |
7285 | struct intel_link_m_n *m_n, |
7286 | struct intel_link_m_n *m2_n2) | |
b551842d DV |
7287 | { |
7288 | struct drm_device *dev = crtc->base.dev; | |
7289 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7290 | int pipe = crtc->pipe; | |
6e3c9717 | 7291 | enum transcoder transcoder = crtc->config->cpu_transcoder; |
b551842d DV |
7292 | |
7293 | if (INTEL_INFO(dev)->gen >= 5) { | |
7294 | I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m); | |
7295 | I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n); | |
7296 | I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m); | |
7297 | I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n); | |
f769cd24 VK |
7298 | /* M2_N2 registers to be set only for gen < 8 (M2_N2 available |
7299 | * for gen < 8) and if DRRS is supported (to make sure the | |
7300 | * registers are not unnecessarily accessed). | |
7301 | */ | |
44395bfe | 7302 | if (m2_n2 && (IS_CHERRYVIEW(dev) || INTEL_INFO(dev)->gen < 8) && |
6e3c9717 | 7303 | crtc->config->has_drrs) { |
f769cd24 VK |
7304 | I915_WRITE(PIPE_DATA_M2(transcoder), |
7305 | TU_SIZE(m2_n2->tu) | m2_n2->gmch_m); | |
7306 | I915_WRITE(PIPE_DATA_N2(transcoder), m2_n2->gmch_n); | |
7307 | I915_WRITE(PIPE_LINK_M2(transcoder), m2_n2->link_m); | |
7308 | I915_WRITE(PIPE_LINK_N2(transcoder), m2_n2->link_n); | |
7309 | } | |
b551842d | 7310 | } else { |
e3b95f1e DV |
7311 | I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
7312 | I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n); | |
7313 | I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m); | |
7314 | I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n); | |
b551842d DV |
7315 | } |
7316 | } | |
7317 | ||
fe3cd48d | 7318 | void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n) |
03afc4a2 | 7319 | { |
fe3cd48d R |
7320 | struct intel_link_m_n *dp_m_n, *dp_m2_n2 = NULL; |
7321 | ||
7322 | if (m_n == M1_N1) { | |
7323 | dp_m_n = &crtc->config->dp_m_n; | |
7324 | dp_m2_n2 = &crtc->config->dp_m2_n2; | |
7325 | } else if (m_n == M2_N2) { | |
7326 | ||
7327 | /* | |
7328 | * M2_N2 registers are not supported. Hence m2_n2 divider value | |
7329 | * needs to be programmed into M1_N1. | |
7330 | */ | |
7331 | dp_m_n = &crtc->config->dp_m2_n2; | |
7332 | } else { | |
7333 | DRM_ERROR("Unsupported divider value\n"); | |
7334 | return; | |
7335 | } | |
7336 | ||
6e3c9717 ACO |
7337 | if (crtc->config->has_pch_encoder) |
7338 | intel_pch_transcoder_set_m_n(crtc, &crtc->config->dp_m_n); | |
03afc4a2 | 7339 | else |
fe3cd48d | 7340 | intel_cpu_transcoder_set_m_n(crtc, dp_m_n, dp_m2_n2); |
03afc4a2 DV |
7341 | } |
7342 | ||
251ac862 DV |
7343 | static void vlv_compute_dpll(struct intel_crtc *crtc, |
7344 | struct intel_crtc_state *pipe_config) | |
bdd4b6a6 DV |
7345 | { |
7346 | u32 dpll, dpll_md; | |
7347 | ||
7348 | /* | |
7349 | * Enable DPIO clock input. We should never disable the reference | |
7350 | * clock for pipe B, since VGA hotplug / manual detection depends | |
7351 | * on it. | |
7352 | */ | |
60bfe44f VS |
7353 | dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REF_CLK_ENABLE_VLV | |
7354 | DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_REF_CLK_VLV; | |
bdd4b6a6 DV |
7355 | /* We should never disable this, set it here for state tracking */ |
7356 | if (crtc->pipe == PIPE_B) | |
7357 | dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
7358 | dpll |= DPLL_VCO_ENABLE; | |
d288f65f | 7359 | pipe_config->dpll_hw_state.dpll = dpll; |
bdd4b6a6 | 7360 | |
d288f65f | 7361 | dpll_md = (pipe_config->pixel_multiplier - 1) |
bdd4b6a6 | 7362 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; |
d288f65f | 7363 | pipe_config->dpll_hw_state.dpll_md = dpll_md; |
bdd4b6a6 DV |
7364 | } |
7365 | ||
d288f65f | 7366 | static void vlv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 7367 | const struct intel_crtc_state *pipe_config) |
a0c4da24 | 7368 | { |
f47709a9 | 7369 | struct drm_device *dev = crtc->base.dev; |
a0c4da24 | 7370 | struct drm_i915_private *dev_priv = dev->dev_private; |
f47709a9 | 7371 | int pipe = crtc->pipe; |
bdd4b6a6 | 7372 | u32 mdiv; |
a0c4da24 | 7373 | u32 bestn, bestm1, bestm2, bestp1, bestp2; |
bdd4b6a6 | 7374 | u32 coreclk, reg_val; |
a0c4da24 | 7375 | |
a580516d | 7376 | mutex_lock(&dev_priv->sb_lock); |
09153000 | 7377 | |
d288f65f VS |
7378 | bestn = pipe_config->dpll.n; |
7379 | bestm1 = pipe_config->dpll.m1; | |
7380 | bestm2 = pipe_config->dpll.m2; | |
7381 | bestp1 = pipe_config->dpll.p1; | |
7382 | bestp2 = pipe_config->dpll.p2; | |
a0c4da24 | 7383 | |
89b667f8 JB |
7384 | /* See eDP HDMI DPIO driver vbios notes doc */ |
7385 | ||
7386 | /* PLL B needs special handling */ | |
bdd4b6a6 | 7387 | if (pipe == PIPE_B) |
5e69f97f | 7388 | vlv_pllb_recal_opamp(dev_priv, pipe); |
89b667f8 JB |
7389 | |
7390 | /* Set up Tx target for periodic Rcomp update */ | |
ab3c759a | 7391 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f); |
89b667f8 JB |
7392 | |
7393 | /* Disable target IRef on PLL */ | |
ab3c759a | 7394 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe)); |
89b667f8 | 7395 | reg_val &= 0x00ffffff; |
ab3c759a | 7396 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val); |
89b667f8 JB |
7397 | |
7398 | /* Disable fast lock */ | |
ab3c759a | 7399 | vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610); |
89b667f8 JB |
7400 | |
7401 | /* Set idtafcrecal before PLL is enabled */ | |
a0c4da24 JB |
7402 | mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK)); |
7403 | mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT)); | |
7404 | mdiv |= ((bestn << DPIO_N_SHIFT)); | |
a0c4da24 | 7405 | mdiv |= (1 << DPIO_K_SHIFT); |
7df5080b JB |
7406 | |
7407 | /* | |
7408 | * Post divider depends on pixel clock rate, DAC vs digital (and LVDS, | |
7409 | * but we don't support that). | |
7410 | * Note: don't use the DAC post divider as it seems unstable. | |
7411 | */ | |
7412 | mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT); | |
ab3c759a | 7413 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 7414 | |
a0c4da24 | 7415 | mdiv |= DPIO_ENABLE_CALIBRATION; |
ab3c759a | 7416 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 7417 | |
89b667f8 | 7418 | /* Set HBR and RBR LPF coefficients */ |
d288f65f | 7419 | if (pipe_config->port_clock == 162000 || |
409ee761 ACO |
7420 | intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG) || |
7421 | intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) | |
ab3c759a | 7422 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
885b0120 | 7423 | 0x009f0003); |
89b667f8 | 7424 | else |
ab3c759a | 7425 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
89b667f8 JB |
7426 | 0x00d0000f); |
7427 | ||
681a8504 | 7428 | if (pipe_config->has_dp_encoder) { |
89b667f8 | 7429 | /* Use SSC source */ |
bdd4b6a6 | 7430 | if (pipe == PIPE_A) |
ab3c759a | 7431 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7432 | 0x0df40000); |
7433 | else | |
ab3c759a | 7434 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7435 | 0x0df70000); |
7436 | } else { /* HDMI or VGA */ | |
7437 | /* Use bend source */ | |
bdd4b6a6 | 7438 | if (pipe == PIPE_A) |
ab3c759a | 7439 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7440 | 0x0df70000); |
7441 | else | |
ab3c759a | 7442 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7443 | 0x0df40000); |
7444 | } | |
a0c4da24 | 7445 | |
ab3c759a | 7446 | coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe)); |
89b667f8 | 7447 | coreclk = (coreclk & 0x0000ff00) | 0x01c00000; |
409ee761 ACO |
7448 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) || |
7449 | intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) | |
89b667f8 | 7450 | coreclk |= 0x01000000; |
ab3c759a | 7451 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk); |
a0c4da24 | 7452 | |
ab3c759a | 7453 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000); |
a580516d | 7454 | mutex_unlock(&dev_priv->sb_lock); |
a0c4da24 JB |
7455 | } |
7456 | ||
251ac862 DV |
7457 | static void chv_compute_dpll(struct intel_crtc *crtc, |
7458 | struct intel_crtc_state *pipe_config) | |
1ae0d137 | 7459 | { |
60bfe44f VS |
7460 | pipe_config->dpll_hw_state.dpll = DPLL_SSC_REF_CLK_CHV | |
7461 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS | | |
1ae0d137 VS |
7462 | DPLL_VCO_ENABLE; |
7463 | if (crtc->pipe != PIPE_A) | |
d288f65f | 7464 | pipe_config->dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; |
1ae0d137 | 7465 | |
d288f65f VS |
7466 | pipe_config->dpll_hw_state.dpll_md = |
7467 | (pipe_config->pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
1ae0d137 VS |
7468 | } |
7469 | ||
d288f65f | 7470 | static void chv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 7471 | const struct intel_crtc_state *pipe_config) |
9d556c99 CML |
7472 | { |
7473 | struct drm_device *dev = crtc->base.dev; | |
7474 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7475 | int pipe = crtc->pipe; | |
f0f59a00 | 7476 | i915_reg_t dpll_reg = DPLL(crtc->pipe); |
9d556c99 | 7477 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
9cbe40c1 | 7478 | u32 loopfilter, tribuf_calcntr; |
9d556c99 | 7479 | u32 bestn, bestm1, bestm2, bestp1, bestp2, bestm2_frac; |
a945ce7e | 7480 | u32 dpio_val; |
9cbe40c1 | 7481 | int vco; |
9d556c99 | 7482 | |
d288f65f VS |
7483 | bestn = pipe_config->dpll.n; |
7484 | bestm2_frac = pipe_config->dpll.m2 & 0x3fffff; | |
7485 | bestm1 = pipe_config->dpll.m1; | |
7486 | bestm2 = pipe_config->dpll.m2 >> 22; | |
7487 | bestp1 = pipe_config->dpll.p1; | |
7488 | bestp2 = pipe_config->dpll.p2; | |
9cbe40c1 | 7489 | vco = pipe_config->dpll.vco; |
a945ce7e | 7490 | dpio_val = 0; |
9cbe40c1 | 7491 | loopfilter = 0; |
9d556c99 CML |
7492 | |
7493 | /* | |
7494 | * Enable Refclk and SSC | |
7495 | */ | |
a11b0703 | 7496 | I915_WRITE(dpll_reg, |
d288f65f | 7497 | pipe_config->dpll_hw_state.dpll & ~DPLL_VCO_ENABLE); |
a11b0703 | 7498 | |
a580516d | 7499 | mutex_lock(&dev_priv->sb_lock); |
9d556c99 | 7500 | |
9d556c99 CML |
7501 | /* p1 and p2 divider */ |
7502 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW13(port), | |
7503 | 5 << DPIO_CHV_S1_DIV_SHIFT | | |
7504 | bestp1 << DPIO_CHV_P1_DIV_SHIFT | | |
7505 | bestp2 << DPIO_CHV_P2_DIV_SHIFT | | |
7506 | 1 << DPIO_CHV_K_DIV_SHIFT); | |
7507 | ||
7508 | /* Feedback post-divider - m2 */ | |
7509 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2); | |
7510 | ||
7511 | /* Feedback refclk divider - n and m1 */ | |
7512 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW1(port), | |
7513 | DPIO_CHV_M1_DIV_BY_2 | | |
7514 | 1 << DPIO_CHV_N_DIV_SHIFT); | |
7515 | ||
7516 | /* M2 fraction division */ | |
25a25dfc | 7517 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW2(port), bestm2_frac); |
9d556c99 CML |
7518 | |
7519 | /* M2 fraction division enable */ | |
a945ce7e VP |
7520 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port)); |
7521 | dpio_val &= ~(DPIO_CHV_FEEDFWD_GAIN_MASK | DPIO_CHV_FRAC_DIV_EN); | |
7522 | dpio_val |= (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT); | |
7523 | if (bestm2_frac) | |
7524 | dpio_val |= DPIO_CHV_FRAC_DIV_EN; | |
7525 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW3(port), dpio_val); | |
9d556c99 | 7526 | |
de3a0fde VP |
7527 | /* Program digital lock detect threshold */ |
7528 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW9(port)); | |
7529 | dpio_val &= ~(DPIO_CHV_INT_LOCK_THRESHOLD_MASK | | |
7530 | DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE); | |
7531 | dpio_val |= (0x5 << DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT); | |
7532 | if (!bestm2_frac) | |
7533 | dpio_val |= DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE; | |
7534 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW9(port), dpio_val); | |
7535 | ||
9d556c99 | 7536 | /* Loop filter */ |
9cbe40c1 VP |
7537 | if (vco == 5400000) { |
7538 | loopfilter |= (0x3 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7539 | loopfilter |= (0x8 << DPIO_CHV_INT_COEFF_SHIFT); | |
7540 | loopfilter |= (0x1 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7541 | tribuf_calcntr = 0x9; | |
7542 | } else if (vco <= 6200000) { | |
7543 | loopfilter |= (0x5 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7544 | loopfilter |= (0xB << DPIO_CHV_INT_COEFF_SHIFT); | |
7545 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7546 | tribuf_calcntr = 0x9; | |
7547 | } else if (vco <= 6480000) { | |
7548 | loopfilter |= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7549 | loopfilter |= (0x9 << DPIO_CHV_INT_COEFF_SHIFT); | |
7550 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7551 | tribuf_calcntr = 0x8; | |
7552 | } else { | |
7553 | /* Not supported. Apply the same limits as in the max case */ | |
7554 | loopfilter |= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7555 | loopfilter |= (0x9 << DPIO_CHV_INT_COEFF_SHIFT); | |
7556 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7557 | tribuf_calcntr = 0; | |
7558 | } | |
9d556c99 CML |
7559 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter); |
7560 | ||
968040b2 | 7561 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW8(port)); |
9cbe40c1 VP |
7562 | dpio_val &= ~DPIO_CHV_TDC_TARGET_CNT_MASK; |
7563 | dpio_val |= (tribuf_calcntr << DPIO_CHV_TDC_TARGET_CNT_SHIFT); | |
7564 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW8(port), dpio_val); | |
7565 | ||
9d556c99 CML |
7566 | /* AFC Recal */ |
7567 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), | |
7568 | vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)) | | |
7569 | DPIO_AFC_RECAL); | |
7570 | ||
a580516d | 7571 | mutex_unlock(&dev_priv->sb_lock); |
9d556c99 CML |
7572 | } |
7573 | ||
d288f65f VS |
7574 | /** |
7575 | * vlv_force_pll_on - forcibly enable just the PLL | |
7576 | * @dev_priv: i915 private structure | |
7577 | * @pipe: pipe PLL to enable | |
7578 | * @dpll: PLL configuration | |
7579 | * | |
7580 | * Enable the PLL for @pipe using the supplied @dpll config. To be used | |
7581 | * in cases where we need the PLL enabled even when @pipe is not going to | |
7582 | * be enabled. | |
7583 | */ | |
7584 | void vlv_force_pll_on(struct drm_device *dev, enum pipe pipe, | |
7585 | const struct dpll *dpll) | |
7586 | { | |
7587 | struct intel_crtc *crtc = | |
7588 | to_intel_crtc(intel_get_crtc_for_pipe(dev, pipe)); | |
5cec258b | 7589 | struct intel_crtc_state pipe_config = { |
a93e255f | 7590 | .base.crtc = &crtc->base, |
d288f65f VS |
7591 | .pixel_multiplier = 1, |
7592 | .dpll = *dpll, | |
7593 | }; | |
7594 | ||
7595 | if (IS_CHERRYVIEW(dev)) { | |
251ac862 | 7596 | chv_compute_dpll(crtc, &pipe_config); |
d288f65f VS |
7597 | chv_prepare_pll(crtc, &pipe_config); |
7598 | chv_enable_pll(crtc, &pipe_config); | |
7599 | } else { | |
251ac862 | 7600 | vlv_compute_dpll(crtc, &pipe_config); |
d288f65f VS |
7601 | vlv_prepare_pll(crtc, &pipe_config); |
7602 | vlv_enable_pll(crtc, &pipe_config); | |
7603 | } | |
7604 | } | |
7605 | ||
7606 | /** | |
7607 | * vlv_force_pll_off - forcibly disable just the PLL | |
7608 | * @dev_priv: i915 private structure | |
7609 | * @pipe: pipe PLL to disable | |
7610 | * | |
7611 | * Disable the PLL for @pipe. To be used in cases where we need | |
7612 | * the PLL enabled even when @pipe is not going to be enabled. | |
7613 | */ | |
7614 | void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe) | |
7615 | { | |
7616 | if (IS_CHERRYVIEW(dev)) | |
7617 | chv_disable_pll(to_i915(dev), pipe); | |
7618 | else | |
7619 | vlv_disable_pll(to_i915(dev), pipe); | |
7620 | } | |
7621 | ||
251ac862 DV |
7622 | static void i9xx_compute_dpll(struct intel_crtc *crtc, |
7623 | struct intel_crtc_state *crtc_state, | |
7624 | intel_clock_t *reduced_clock, | |
7625 | int num_connectors) | |
eb1cbe48 | 7626 | { |
f47709a9 | 7627 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 7628 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 DV |
7629 | u32 dpll; |
7630 | bool is_sdvo; | |
190f68c5 | 7631 | struct dpll *clock = &crtc_state->dpll; |
eb1cbe48 | 7632 | |
190f68c5 | 7633 | i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock); |
2a8f64ca | 7634 | |
a93e255f ACO |
7635 | is_sdvo = intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_SDVO) || |
7636 | intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_HDMI); | |
eb1cbe48 DV |
7637 | |
7638 | dpll = DPLL_VGA_MODE_DIS; | |
7639 | ||
a93e255f | 7640 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) |
eb1cbe48 DV |
7641 | dpll |= DPLLB_MODE_LVDS; |
7642 | else | |
7643 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
6cc5f341 | 7644 | |
ef1b460d | 7645 | if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
190f68c5 | 7646 | dpll |= (crtc_state->pixel_multiplier - 1) |
198a037f | 7647 | << SDVO_MULTIPLIER_SHIFT_HIRES; |
eb1cbe48 | 7648 | } |
198a037f DV |
7649 | |
7650 | if (is_sdvo) | |
4a33e48d | 7651 | dpll |= DPLL_SDVO_HIGH_SPEED; |
198a037f | 7652 | |
190f68c5 | 7653 | if (crtc_state->has_dp_encoder) |
4a33e48d | 7654 | dpll |= DPLL_SDVO_HIGH_SPEED; |
eb1cbe48 DV |
7655 | |
7656 | /* compute bitmask from p1 value */ | |
7657 | if (IS_PINEVIEW(dev)) | |
7658 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW; | |
7659 | else { | |
7660 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
7661 | if (IS_G4X(dev) && reduced_clock) | |
7662 | dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; | |
7663 | } | |
7664 | switch (clock->p2) { | |
7665 | case 5: | |
7666 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
7667 | break; | |
7668 | case 7: | |
7669 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
7670 | break; | |
7671 | case 10: | |
7672 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
7673 | break; | |
7674 | case 14: | |
7675 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
7676 | break; | |
7677 | } | |
7678 | if (INTEL_INFO(dev)->gen >= 4) | |
7679 | dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT); | |
7680 | ||
190f68c5 | 7681 | if (crtc_state->sdvo_tv_clock) |
eb1cbe48 | 7682 | dpll |= PLL_REF_INPUT_TVCLKINBC; |
a93e255f | 7683 | else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
eb1cbe48 DV |
7684 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
7685 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
7686 | else | |
7687 | dpll |= PLL_REF_INPUT_DREFCLK; | |
7688 | ||
7689 | dpll |= DPLL_VCO_ENABLE; | |
190f68c5 | 7690 | crtc_state->dpll_hw_state.dpll = dpll; |
8bcc2795 | 7691 | |
eb1cbe48 | 7692 | if (INTEL_INFO(dev)->gen >= 4) { |
190f68c5 | 7693 | u32 dpll_md = (crtc_state->pixel_multiplier - 1) |
ef1b460d | 7694 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; |
190f68c5 | 7695 | crtc_state->dpll_hw_state.dpll_md = dpll_md; |
eb1cbe48 DV |
7696 | } |
7697 | } | |
7698 | ||
251ac862 DV |
7699 | static void i8xx_compute_dpll(struct intel_crtc *crtc, |
7700 | struct intel_crtc_state *crtc_state, | |
7701 | intel_clock_t *reduced_clock, | |
7702 | int num_connectors) | |
eb1cbe48 | 7703 | { |
f47709a9 | 7704 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 7705 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 | 7706 | u32 dpll; |
190f68c5 | 7707 | struct dpll *clock = &crtc_state->dpll; |
eb1cbe48 | 7708 | |
190f68c5 | 7709 | i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock); |
2a8f64ca | 7710 | |
eb1cbe48 DV |
7711 | dpll = DPLL_VGA_MODE_DIS; |
7712 | ||
a93e255f | 7713 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
eb1cbe48 DV |
7714 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
7715 | } else { | |
7716 | if (clock->p1 == 2) | |
7717 | dpll |= PLL_P1_DIVIDE_BY_TWO; | |
7718 | else | |
7719 | dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
7720 | if (clock->p2 == 4) | |
7721 | dpll |= PLL_P2_DIVIDE_BY_4; | |
7722 | } | |
7723 | ||
a93e255f | 7724 | if (!IS_I830(dev) && intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_DVO)) |
4a33e48d DV |
7725 | dpll |= DPLL_DVO_2X_MODE; |
7726 | ||
a93e255f | 7727 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
eb1cbe48 DV |
7728 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
7729 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
7730 | else | |
7731 | dpll |= PLL_REF_INPUT_DREFCLK; | |
7732 | ||
7733 | dpll |= DPLL_VCO_ENABLE; | |
190f68c5 | 7734 | crtc_state->dpll_hw_state.dpll = dpll; |
eb1cbe48 DV |
7735 | } |
7736 | ||
8a654f3b | 7737 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc) |
b0e77b9c PZ |
7738 | { |
7739 | struct drm_device *dev = intel_crtc->base.dev; | |
7740 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7741 | enum pipe pipe = intel_crtc->pipe; | |
6e3c9717 | 7742 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
7c5f93b0 | 7743 | const struct drm_display_mode *adjusted_mode = &intel_crtc->config->base.adjusted_mode; |
1caea6e9 VS |
7744 | uint32_t crtc_vtotal, crtc_vblank_end; |
7745 | int vsyncshift = 0; | |
4d8a62ea DV |
7746 | |
7747 | /* We need to be careful not to changed the adjusted mode, for otherwise | |
7748 | * the hw state checker will get angry at the mismatch. */ | |
7749 | crtc_vtotal = adjusted_mode->crtc_vtotal; | |
7750 | crtc_vblank_end = adjusted_mode->crtc_vblank_end; | |
b0e77b9c | 7751 | |
609aeaca | 7752 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { |
b0e77b9c | 7753 | /* the chip adds 2 halflines automatically */ |
4d8a62ea DV |
7754 | crtc_vtotal -= 1; |
7755 | crtc_vblank_end -= 1; | |
609aeaca | 7756 | |
409ee761 | 7757 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
609aeaca VS |
7758 | vsyncshift = (adjusted_mode->crtc_htotal - 1) / 2; |
7759 | else | |
7760 | vsyncshift = adjusted_mode->crtc_hsync_start - | |
7761 | adjusted_mode->crtc_htotal / 2; | |
1caea6e9 VS |
7762 | if (vsyncshift < 0) |
7763 | vsyncshift += adjusted_mode->crtc_htotal; | |
b0e77b9c PZ |
7764 | } |
7765 | ||
7766 | if (INTEL_INFO(dev)->gen > 3) | |
fe2b8f9d | 7767 | I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift); |
b0e77b9c | 7768 | |
fe2b8f9d | 7769 | I915_WRITE(HTOTAL(cpu_transcoder), |
b0e77b9c PZ |
7770 | (adjusted_mode->crtc_hdisplay - 1) | |
7771 | ((adjusted_mode->crtc_htotal - 1) << 16)); | |
fe2b8f9d | 7772 | I915_WRITE(HBLANK(cpu_transcoder), |
b0e77b9c PZ |
7773 | (adjusted_mode->crtc_hblank_start - 1) | |
7774 | ((adjusted_mode->crtc_hblank_end - 1) << 16)); | |
fe2b8f9d | 7775 | I915_WRITE(HSYNC(cpu_transcoder), |
b0e77b9c PZ |
7776 | (adjusted_mode->crtc_hsync_start - 1) | |
7777 | ((adjusted_mode->crtc_hsync_end - 1) << 16)); | |
7778 | ||
fe2b8f9d | 7779 | I915_WRITE(VTOTAL(cpu_transcoder), |
b0e77b9c | 7780 | (adjusted_mode->crtc_vdisplay - 1) | |
4d8a62ea | 7781 | ((crtc_vtotal - 1) << 16)); |
fe2b8f9d | 7782 | I915_WRITE(VBLANK(cpu_transcoder), |
b0e77b9c | 7783 | (adjusted_mode->crtc_vblank_start - 1) | |
4d8a62ea | 7784 | ((crtc_vblank_end - 1) << 16)); |
fe2b8f9d | 7785 | I915_WRITE(VSYNC(cpu_transcoder), |
b0e77b9c PZ |
7786 | (adjusted_mode->crtc_vsync_start - 1) | |
7787 | ((adjusted_mode->crtc_vsync_end - 1) << 16)); | |
7788 | ||
b5e508d4 PZ |
7789 | /* Workaround: when the EDP input selection is B, the VTOTAL_B must be |
7790 | * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is | |
7791 | * documented on the DDI_FUNC_CTL register description, EDP Input Select | |
7792 | * bits. */ | |
7793 | if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP && | |
7794 | (pipe == PIPE_B || pipe == PIPE_C)) | |
7795 | I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder))); | |
7796 | ||
b0e77b9c PZ |
7797 | /* pipesrc controls the size that is scaled from, which should |
7798 | * always be the user's requested size. | |
7799 | */ | |
7800 | I915_WRITE(PIPESRC(pipe), | |
6e3c9717 ACO |
7801 | ((intel_crtc->config->pipe_src_w - 1) << 16) | |
7802 | (intel_crtc->config->pipe_src_h - 1)); | |
b0e77b9c PZ |
7803 | } |
7804 | ||
1bd1bd80 | 7805 | static void intel_get_pipe_timings(struct intel_crtc *crtc, |
5cec258b | 7806 | struct intel_crtc_state *pipe_config) |
1bd1bd80 DV |
7807 | { |
7808 | struct drm_device *dev = crtc->base.dev; | |
7809 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7810 | enum transcoder cpu_transcoder = pipe_config->cpu_transcoder; | |
7811 | uint32_t tmp; | |
7812 | ||
7813 | tmp = I915_READ(HTOTAL(cpu_transcoder)); | |
2d112de7 ACO |
7814 | pipe_config->base.adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1; |
7815 | pipe_config->base.adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7816 | tmp = I915_READ(HBLANK(cpu_transcoder)); |
2d112de7 ACO |
7817 | pipe_config->base.adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1; |
7818 | pipe_config->base.adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7819 | tmp = I915_READ(HSYNC(cpu_transcoder)); |
2d112de7 ACO |
7820 | pipe_config->base.adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1; |
7821 | pipe_config->base.adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 DV |
7822 | |
7823 | tmp = I915_READ(VTOTAL(cpu_transcoder)); | |
2d112de7 ACO |
7824 | pipe_config->base.adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1; |
7825 | pipe_config->base.adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7826 | tmp = I915_READ(VBLANK(cpu_transcoder)); |
2d112de7 ACO |
7827 | pipe_config->base.adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1; |
7828 | pipe_config->base.adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7829 | tmp = I915_READ(VSYNC(cpu_transcoder)); |
2d112de7 ACO |
7830 | pipe_config->base.adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1; |
7831 | pipe_config->base.adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 DV |
7832 | |
7833 | if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) { | |
2d112de7 ACO |
7834 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE; |
7835 | pipe_config->base.adjusted_mode.crtc_vtotal += 1; | |
7836 | pipe_config->base.adjusted_mode.crtc_vblank_end += 1; | |
1bd1bd80 DV |
7837 | } |
7838 | ||
7839 | tmp = I915_READ(PIPESRC(crtc->pipe)); | |
37327abd VS |
7840 | pipe_config->pipe_src_h = (tmp & 0xffff) + 1; |
7841 | pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1; | |
7842 | ||
2d112de7 ACO |
7843 | pipe_config->base.mode.vdisplay = pipe_config->pipe_src_h; |
7844 | pipe_config->base.mode.hdisplay = pipe_config->pipe_src_w; | |
1bd1bd80 DV |
7845 | } |
7846 | ||
f6a83288 | 7847 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5cec258b | 7848 | struct intel_crtc_state *pipe_config) |
babea61d | 7849 | { |
2d112de7 ACO |
7850 | mode->hdisplay = pipe_config->base.adjusted_mode.crtc_hdisplay; |
7851 | mode->htotal = pipe_config->base.adjusted_mode.crtc_htotal; | |
7852 | mode->hsync_start = pipe_config->base.adjusted_mode.crtc_hsync_start; | |
7853 | mode->hsync_end = pipe_config->base.adjusted_mode.crtc_hsync_end; | |
babea61d | 7854 | |
2d112de7 ACO |
7855 | mode->vdisplay = pipe_config->base.adjusted_mode.crtc_vdisplay; |
7856 | mode->vtotal = pipe_config->base.adjusted_mode.crtc_vtotal; | |
7857 | mode->vsync_start = pipe_config->base.adjusted_mode.crtc_vsync_start; | |
7858 | mode->vsync_end = pipe_config->base.adjusted_mode.crtc_vsync_end; | |
babea61d | 7859 | |
2d112de7 | 7860 | mode->flags = pipe_config->base.adjusted_mode.flags; |
cd13f5ab | 7861 | mode->type = DRM_MODE_TYPE_DRIVER; |
babea61d | 7862 | |
2d112de7 ACO |
7863 | mode->clock = pipe_config->base.adjusted_mode.crtc_clock; |
7864 | mode->flags |= pipe_config->base.adjusted_mode.flags; | |
cd13f5ab ML |
7865 | |
7866 | mode->hsync = drm_mode_hsync(mode); | |
7867 | mode->vrefresh = drm_mode_vrefresh(mode); | |
7868 | drm_mode_set_name(mode); | |
babea61d JB |
7869 | } |
7870 | ||
84b046f3 DV |
7871 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc) |
7872 | { | |
7873 | struct drm_device *dev = intel_crtc->base.dev; | |
7874 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7875 | uint32_t pipeconf; | |
7876 | ||
9f11a9e4 | 7877 | pipeconf = 0; |
84b046f3 | 7878 | |
b6b5d049 VS |
7879 | if ((intel_crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || |
7880 | (intel_crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
7881 | pipeconf |= I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE; | |
67c72a12 | 7882 | |
6e3c9717 | 7883 | if (intel_crtc->config->double_wide) |
cf532bb2 | 7884 | pipeconf |= PIPECONF_DOUBLE_WIDE; |
84b046f3 | 7885 | |
ff9ce46e DV |
7886 | /* only g4x and later have fancy bpc/dither controls */ |
7887 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) { | |
ff9ce46e | 7888 | /* Bspec claims that we can't use dithering for 30bpp pipes. */ |
6e3c9717 | 7889 | if (intel_crtc->config->dither && intel_crtc->config->pipe_bpp != 30) |
ff9ce46e | 7890 | pipeconf |= PIPECONF_DITHER_EN | |
84b046f3 | 7891 | PIPECONF_DITHER_TYPE_SP; |
84b046f3 | 7892 | |
6e3c9717 | 7893 | switch (intel_crtc->config->pipe_bpp) { |
ff9ce46e DV |
7894 | case 18: |
7895 | pipeconf |= PIPECONF_6BPC; | |
7896 | break; | |
7897 | case 24: | |
7898 | pipeconf |= PIPECONF_8BPC; | |
7899 | break; | |
7900 | case 30: | |
7901 | pipeconf |= PIPECONF_10BPC; | |
7902 | break; | |
7903 | default: | |
7904 | /* Case prevented by intel_choose_pipe_bpp_dither. */ | |
7905 | BUG(); | |
84b046f3 DV |
7906 | } |
7907 | } | |
7908 | ||
7909 | if (HAS_PIPE_CXSR(dev)) { | |
7910 | if (intel_crtc->lowfreq_avail) { | |
7911 | DRM_DEBUG_KMS("enabling CxSR downclocking\n"); | |
7912 | pipeconf |= PIPECONF_CXSR_DOWNCLOCK; | |
7913 | } else { | |
7914 | DRM_DEBUG_KMS("disabling CxSR downclocking\n"); | |
84b046f3 DV |
7915 | } |
7916 | } | |
7917 | ||
6e3c9717 | 7918 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) { |
efc2cfff | 7919 | if (INTEL_INFO(dev)->gen < 4 || |
409ee761 | 7920 | intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
efc2cfff VS |
7921 | pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION; |
7922 | else | |
7923 | pipeconf |= PIPECONF_INTERLACE_W_SYNC_SHIFT; | |
7924 | } else | |
84b046f3 DV |
7925 | pipeconf |= PIPECONF_PROGRESSIVE; |
7926 | ||
6e3c9717 | 7927 | if (IS_VALLEYVIEW(dev) && intel_crtc->config->limited_color_range) |
9f11a9e4 | 7928 | pipeconf |= PIPECONF_COLOR_RANGE_SELECT; |
9c8e09b7 | 7929 | |
84b046f3 DV |
7930 | I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf); |
7931 | POSTING_READ(PIPECONF(intel_crtc->pipe)); | |
7932 | } | |
7933 | ||
190f68c5 ACO |
7934 | static int i9xx_crtc_compute_clock(struct intel_crtc *crtc, |
7935 | struct intel_crtc_state *crtc_state) | |
79e53945 | 7936 | { |
c7653199 | 7937 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 7938 | struct drm_i915_private *dev_priv = dev->dev_private; |
c751ce4f | 7939 | int refclk, num_connectors = 0; |
c329a4ec DV |
7940 | intel_clock_t clock; |
7941 | bool ok; | |
d4906093 | 7942 | const intel_limit_t *limit; |
55bb9992 | 7943 | struct drm_atomic_state *state = crtc_state->base.state; |
da3ced29 | 7944 | struct drm_connector *connector; |
55bb9992 ACO |
7945 | struct drm_connector_state *connector_state; |
7946 | int i; | |
79e53945 | 7947 | |
dd3cd74a ACO |
7948 | memset(&crtc_state->dpll_hw_state, 0, |
7949 | sizeof(crtc_state->dpll_hw_state)); | |
7950 | ||
a65347ba JN |
7951 | if (crtc_state->has_dsi_encoder) |
7952 | return 0; | |
43565a06 | 7953 | |
a65347ba JN |
7954 | for_each_connector_in_state(state, connector, connector_state, i) { |
7955 | if (connector_state->crtc == &crtc->base) | |
7956 | num_connectors++; | |
79e53945 JB |
7957 | } |
7958 | ||
190f68c5 | 7959 | if (!crtc_state->clock_set) { |
a93e255f | 7960 | refclk = i9xx_get_refclk(crtc_state, num_connectors); |
79e53945 | 7961 | |
e9fd1c02 JN |
7962 | /* |
7963 | * Returns a set of divisors for the desired target clock with | |
7964 | * the given refclk, or FALSE. The returned values represent | |
7965 | * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + | |
7966 | * 2) / p1 / p2. | |
7967 | */ | |
a93e255f ACO |
7968 | limit = intel_limit(crtc_state, refclk); |
7969 | ok = dev_priv->display.find_dpll(limit, crtc_state, | |
190f68c5 | 7970 | crtc_state->port_clock, |
e9fd1c02 | 7971 | refclk, NULL, &clock); |
f2335330 | 7972 | if (!ok) { |
e9fd1c02 JN |
7973 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
7974 | return -EINVAL; | |
7975 | } | |
79e53945 | 7976 | |
f2335330 | 7977 | /* Compat-code for transition, will disappear. */ |
190f68c5 ACO |
7978 | crtc_state->dpll.n = clock.n; |
7979 | crtc_state->dpll.m1 = clock.m1; | |
7980 | crtc_state->dpll.m2 = clock.m2; | |
7981 | crtc_state->dpll.p1 = clock.p1; | |
7982 | crtc_state->dpll.p2 = clock.p2; | |
f47709a9 | 7983 | } |
7026d4ac | 7984 | |
e9fd1c02 | 7985 | if (IS_GEN2(dev)) { |
c329a4ec | 7986 | i8xx_compute_dpll(crtc, crtc_state, NULL, |
251ac862 | 7987 | num_connectors); |
9d556c99 | 7988 | } else if (IS_CHERRYVIEW(dev)) { |
251ac862 | 7989 | chv_compute_dpll(crtc, crtc_state); |
e9fd1c02 | 7990 | } else if (IS_VALLEYVIEW(dev)) { |
251ac862 | 7991 | vlv_compute_dpll(crtc, crtc_state); |
e9fd1c02 | 7992 | } else { |
c329a4ec | 7993 | i9xx_compute_dpll(crtc, crtc_state, NULL, |
251ac862 | 7994 | num_connectors); |
e9fd1c02 | 7995 | } |
79e53945 | 7996 | |
c8f7a0db | 7997 | return 0; |
f564048e EA |
7998 | } |
7999 | ||
2fa2fe9a | 8000 | static void i9xx_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 8001 | struct intel_crtc_state *pipe_config) |
2fa2fe9a DV |
8002 | { |
8003 | struct drm_device *dev = crtc->base.dev; | |
8004 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8005 | uint32_t tmp; | |
8006 | ||
dc9e7dec VS |
8007 | if (INTEL_INFO(dev)->gen <= 3 && (IS_I830(dev) || !IS_MOBILE(dev))) |
8008 | return; | |
8009 | ||
2fa2fe9a | 8010 | tmp = I915_READ(PFIT_CONTROL); |
06922821 DV |
8011 | if (!(tmp & PFIT_ENABLE)) |
8012 | return; | |
2fa2fe9a | 8013 | |
06922821 | 8014 | /* Check whether the pfit is attached to our pipe. */ |
2fa2fe9a DV |
8015 | if (INTEL_INFO(dev)->gen < 4) { |
8016 | if (crtc->pipe != PIPE_B) | |
8017 | return; | |
2fa2fe9a DV |
8018 | } else { |
8019 | if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT)) | |
8020 | return; | |
8021 | } | |
8022 | ||
06922821 | 8023 | pipe_config->gmch_pfit.control = tmp; |
2fa2fe9a DV |
8024 | pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS); |
8025 | if (INTEL_INFO(dev)->gen < 5) | |
8026 | pipe_config->gmch_pfit.lvds_border_bits = | |
8027 | I915_READ(LVDS) & LVDS_BORDER_ENABLE; | |
8028 | } | |
8029 | ||
acbec814 | 8030 | static void vlv_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 8031 | struct intel_crtc_state *pipe_config) |
acbec814 JB |
8032 | { |
8033 | struct drm_device *dev = crtc->base.dev; | |
8034 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8035 | int pipe = pipe_config->cpu_transcoder; | |
8036 | intel_clock_t clock; | |
8037 | u32 mdiv; | |
662c6ecb | 8038 | int refclk = 100000; |
acbec814 | 8039 | |
f573de5a SK |
8040 | /* In case of MIPI DPLL will not even be used */ |
8041 | if (!(pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE)) | |
8042 | return; | |
8043 | ||
a580516d | 8044 | mutex_lock(&dev_priv->sb_lock); |
ab3c759a | 8045 | mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe)); |
a580516d | 8046 | mutex_unlock(&dev_priv->sb_lock); |
acbec814 JB |
8047 | |
8048 | clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7; | |
8049 | clock.m2 = mdiv & DPIO_M2DIV_MASK; | |
8050 | clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf; | |
8051 | clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7; | |
8052 | clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f; | |
8053 | ||
dccbea3b | 8054 | pipe_config->port_clock = vlv_calc_dpll_params(refclk, &clock); |
acbec814 JB |
8055 | } |
8056 | ||
5724dbd1 DL |
8057 | static void |
8058 | i9xx_get_initial_plane_config(struct intel_crtc *crtc, | |
8059 | struct intel_initial_plane_config *plane_config) | |
1ad292b5 JB |
8060 | { |
8061 | struct drm_device *dev = crtc->base.dev; | |
8062 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8063 | u32 val, base, offset; | |
8064 | int pipe = crtc->pipe, plane = crtc->plane; | |
8065 | int fourcc, pixel_format; | |
6761dd31 | 8066 | unsigned int aligned_height; |
b113d5ee | 8067 | struct drm_framebuffer *fb; |
1b842c89 | 8068 | struct intel_framebuffer *intel_fb; |
1ad292b5 | 8069 | |
42a7b088 DL |
8070 | val = I915_READ(DSPCNTR(plane)); |
8071 | if (!(val & DISPLAY_PLANE_ENABLE)) | |
8072 | return; | |
8073 | ||
d9806c9f | 8074 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 8075 | if (!intel_fb) { |
1ad292b5 JB |
8076 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
8077 | return; | |
8078 | } | |
8079 | ||
1b842c89 DL |
8080 | fb = &intel_fb->base; |
8081 | ||
18c5247e DV |
8082 | if (INTEL_INFO(dev)->gen >= 4) { |
8083 | if (val & DISPPLANE_TILED) { | |
49af449b | 8084 | plane_config->tiling = I915_TILING_X; |
18c5247e DV |
8085 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; |
8086 | } | |
8087 | } | |
1ad292b5 JB |
8088 | |
8089 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
b35d63fa | 8090 | fourcc = i9xx_format_to_fourcc(pixel_format); |
b113d5ee DL |
8091 | fb->pixel_format = fourcc; |
8092 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
1ad292b5 JB |
8093 | |
8094 | if (INTEL_INFO(dev)->gen >= 4) { | |
49af449b | 8095 | if (plane_config->tiling) |
1ad292b5 JB |
8096 | offset = I915_READ(DSPTILEOFF(plane)); |
8097 | else | |
8098 | offset = I915_READ(DSPLINOFF(plane)); | |
8099 | base = I915_READ(DSPSURF(plane)) & 0xfffff000; | |
8100 | } else { | |
8101 | base = I915_READ(DSPADDR(plane)); | |
8102 | } | |
8103 | plane_config->base = base; | |
8104 | ||
8105 | val = I915_READ(PIPESRC(pipe)); | |
b113d5ee DL |
8106 | fb->width = ((val >> 16) & 0xfff) + 1; |
8107 | fb->height = ((val >> 0) & 0xfff) + 1; | |
1ad292b5 JB |
8108 | |
8109 | val = I915_READ(DSPSTRIDE(pipe)); | |
b113d5ee | 8110 | fb->pitches[0] = val & 0xffffffc0; |
1ad292b5 | 8111 | |
b113d5ee | 8112 | aligned_height = intel_fb_align_height(dev, fb->height, |
091df6cb DV |
8113 | fb->pixel_format, |
8114 | fb->modifier[0]); | |
1ad292b5 | 8115 | |
f37b5c2b | 8116 | plane_config->size = fb->pitches[0] * aligned_height; |
1ad292b5 | 8117 | |
2844a921 DL |
8118 | DRM_DEBUG_KMS("pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", |
8119 | pipe_name(pipe), plane, fb->width, fb->height, | |
8120 | fb->bits_per_pixel, base, fb->pitches[0], | |
8121 | plane_config->size); | |
1ad292b5 | 8122 | |
2d14030b | 8123 | plane_config->fb = intel_fb; |
1ad292b5 JB |
8124 | } |
8125 | ||
70b23a98 | 8126 | static void chv_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 8127 | struct intel_crtc_state *pipe_config) |
70b23a98 VS |
8128 | { |
8129 | struct drm_device *dev = crtc->base.dev; | |
8130 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8131 | int pipe = pipe_config->cpu_transcoder; | |
8132 | enum dpio_channel port = vlv_pipe_to_channel(pipe); | |
8133 | intel_clock_t clock; | |
0d7b6b11 | 8134 | u32 cmn_dw13, pll_dw0, pll_dw1, pll_dw2, pll_dw3; |
70b23a98 VS |
8135 | int refclk = 100000; |
8136 | ||
a580516d | 8137 | mutex_lock(&dev_priv->sb_lock); |
70b23a98 VS |
8138 | cmn_dw13 = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW13(port)); |
8139 | pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port)); | |
8140 | pll_dw1 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW1(port)); | |
8141 | pll_dw2 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW2(port)); | |
0d7b6b11 | 8142 | pll_dw3 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port)); |
a580516d | 8143 | mutex_unlock(&dev_priv->sb_lock); |
70b23a98 VS |
8144 | |
8145 | clock.m1 = (pll_dw1 & 0x7) == DPIO_CHV_M1_DIV_BY_2 ? 2 : 0; | |
0d7b6b11 ID |
8146 | clock.m2 = (pll_dw0 & 0xff) << 22; |
8147 | if (pll_dw3 & DPIO_CHV_FRAC_DIV_EN) | |
8148 | clock.m2 |= pll_dw2 & 0x3fffff; | |
70b23a98 VS |
8149 | clock.n = (pll_dw1 >> DPIO_CHV_N_DIV_SHIFT) & 0xf; |
8150 | clock.p1 = (cmn_dw13 >> DPIO_CHV_P1_DIV_SHIFT) & 0x7; | |
8151 | clock.p2 = (cmn_dw13 >> DPIO_CHV_P2_DIV_SHIFT) & 0x1f; | |
8152 | ||
dccbea3b | 8153 | pipe_config->port_clock = chv_calc_dpll_params(refclk, &clock); |
70b23a98 VS |
8154 | } |
8155 | ||
0e8ffe1b | 8156 | static bool i9xx_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 8157 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
8158 | { |
8159 | struct drm_device *dev = crtc->base.dev; | |
8160 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8161 | uint32_t tmp; | |
8162 | ||
f458ebbc DV |
8163 | if (!intel_display_power_is_enabled(dev_priv, |
8164 | POWER_DOMAIN_PIPE(crtc->pipe))) | |
b5482bd0 ID |
8165 | return false; |
8166 | ||
e143a21c | 8167 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 | 8168 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
eccb140b | 8169 | |
0e8ffe1b DV |
8170 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
8171 | if (!(tmp & PIPECONF_ENABLE)) | |
8172 | return false; | |
8173 | ||
42571aef VS |
8174 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) { |
8175 | switch (tmp & PIPECONF_BPC_MASK) { | |
8176 | case PIPECONF_6BPC: | |
8177 | pipe_config->pipe_bpp = 18; | |
8178 | break; | |
8179 | case PIPECONF_8BPC: | |
8180 | pipe_config->pipe_bpp = 24; | |
8181 | break; | |
8182 | case PIPECONF_10BPC: | |
8183 | pipe_config->pipe_bpp = 30; | |
8184 | break; | |
8185 | default: | |
8186 | break; | |
8187 | } | |
8188 | } | |
8189 | ||
b5a9fa09 DV |
8190 | if (IS_VALLEYVIEW(dev) && (tmp & PIPECONF_COLOR_RANGE_SELECT)) |
8191 | pipe_config->limited_color_range = true; | |
8192 | ||
282740f7 VS |
8193 | if (INTEL_INFO(dev)->gen < 4) |
8194 | pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE; | |
8195 | ||
1bd1bd80 DV |
8196 | intel_get_pipe_timings(crtc, pipe_config); |
8197 | ||
2fa2fe9a DV |
8198 | i9xx_get_pfit_config(crtc, pipe_config); |
8199 | ||
6c49f241 DV |
8200 | if (INTEL_INFO(dev)->gen >= 4) { |
8201 | tmp = I915_READ(DPLL_MD(crtc->pipe)); | |
8202 | pipe_config->pixel_multiplier = | |
8203 | ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK) | |
8204 | >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1; | |
8bcc2795 | 8205 | pipe_config->dpll_hw_state.dpll_md = tmp; |
6c49f241 DV |
8206 | } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
8207 | tmp = I915_READ(DPLL(crtc->pipe)); | |
8208 | pipe_config->pixel_multiplier = | |
8209 | ((tmp & SDVO_MULTIPLIER_MASK) | |
8210 | >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1; | |
8211 | } else { | |
8212 | /* Note that on i915G/GM the pixel multiplier is in the sdvo | |
8213 | * port and will be fixed up in the encoder->get_config | |
8214 | * function. */ | |
8215 | pipe_config->pixel_multiplier = 1; | |
8216 | } | |
8bcc2795 DV |
8217 | pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe)); |
8218 | if (!IS_VALLEYVIEW(dev)) { | |
1c4e0274 VS |
8219 | /* |
8220 | * DPLL_DVO_2X_MODE must be enabled for both DPLLs | |
8221 | * on 830. Filter it out here so that we don't | |
8222 | * report errors due to that. | |
8223 | */ | |
8224 | if (IS_I830(dev)) | |
8225 | pipe_config->dpll_hw_state.dpll &= ~DPLL_DVO_2X_MODE; | |
8226 | ||
8bcc2795 DV |
8227 | pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe)); |
8228 | pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe)); | |
165e901c VS |
8229 | } else { |
8230 | /* Mask out read-only status bits. */ | |
8231 | pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV | | |
8232 | DPLL_PORTC_READY_MASK | | |
8233 | DPLL_PORTB_READY_MASK); | |
8bcc2795 | 8234 | } |
6c49f241 | 8235 | |
70b23a98 VS |
8236 | if (IS_CHERRYVIEW(dev)) |
8237 | chv_crtc_clock_get(crtc, pipe_config); | |
8238 | else if (IS_VALLEYVIEW(dev)) | |
acbec814 JB |
8239 | vlv_crtc_clock_get(crtc, pipe_config); |
8240 | else | |
8241 | i9xx_crtc_clock_get(crtc, pipe_config); | |
18442d08 | 8242 | |
0f64614d VS |
8243 | /* |
8244 | * Normally the dotclock is filled in by the encoder .get_config() | |
8245 | * but in case the pipe is enabled w/o any ports we need a sane | |
8246 | * default. | |
8247 | */ | |
8248 | pipe_config->base.adjusted_mode.crtc_clock = | |
8249 | pipe_config->port_clock / pipe_config->pixel_multiplier; | |
8250 | ||
0e8ffe1b DV |
8251 | return true; |
8252 | } | |
8253 | ||
dde86e2d | 8254 | static void ironlake_init_pch_refclk(struct drm_device *dev) |
13d83a67 JB |
8255 | { |
8256 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13d83a67 | 8257 | struct intel_encoder *encoder; |
74cfd7ac | 8258 | u32 val, final; |
13d83a67 | 8259 | bool has_lvds = false; |
199e5d79 | 8260 | bool has_cpu_edp = false; |
199e5d79 | 8261 | bool has_panel = false; |
99eb6a01 KP |
8262 | bool has_ck505 = false; |
8263 | bool can_ssc = false; | |
13d83a67 JB |
8264 | |
8265 | /* We need to take the global config into account */ | |
b2784e15 | 8266 | for_each_intel_encoder(dev, encoder) { |
199e5d79 KP |
8267 | switch (encoder->type) { |
8268 | case INTEL_OUTPUT_LVDS: | |
8269 | has_panel = true; | |
8270 | has_lvds = true; | |
8271 | break; | |
8272 | case INTEL_OUTPUT_EDP: | |
8273 | has_panel = true; | |
2de6905f | 8274 | if (enc_to_dig_port(&encoder->base)->port == PORT_A) |
199e5d79 KP |
8275 | has_cpu_edp = true; |
8276 | break; | |
6847d71b PZ |
8277 | default: |
8278 | break; | |
13d83a67 JB |
8279 | } |
8280 | } | |
8281 | ||
99eb6a01 | 8282 | if (HAS_PCH_IBX(dev)) { |
41aa3448 | 8283 | has_ck505 = dev_priv->vbt.display_clock_mode; |
99eb6a01 KP |
8284 | can_ssc = has_ck505; |
8285 | } else { | |
8286 | has_ck505 = false; | |
8287 | can_ssc = true; | |
8288 | } | |
8289 | ||
2de6905f ID |
8290 | DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n", |
8291 | has_panel, has_lvds, has_ck505); | |
13d83a67 JB |
8292 | |
8293 | /* Ironlake: try to setup display ref clock before DPLL | |
8294 | * enabling. This is only under driver's control after | |
8295 | * PCH B stepping, previous chipset stepping should be | |
8296 | * ignoring this setting. | |
8297 | */ | |
74cfd7ac CW |
8298 | val = I915_READ(PCH_DREF_CONTROL); |
8299 | ||
8300 | /* As we must carefully and slowly disable/enable each source in turn, | |
8301 | * compute the final state we want first and check if we need to | |
8302 | * make any changes at all. | |
8303 | */ | |
8304 | final = val; | |
8305 | final &= ~DREF_NONSPREAD_SOURCE_MASK; | |
8306 | if (has_ck505) | |
8307 | final |= DREF_NONSPREAD_CK505_ENABLE; | |
8308 | else | |
8309 | final |= DREF_NONSPREAD_SOURCE_ENABLE; | |
8310 | ||
8311 | final &= ~DREF_SSC_SOURCE_MASK; | |
8312 | final &= ~DREF_CPU_SOURCE_OUTPUT_MASK; | |
8313 | final &= ~DREF_SSC1_ENABLE; | |
8314 | ||
8315 | if (has_panel) { | |
8316 | final |= DREF_SSC_SOURCE_ENABLE; | |
8317 | ||
8318 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
8319 | final |= DREF_SSC1_ENABLE; | |
8320 | ||
8321 | if (has_cpu_edp) { | |
8322 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
8323 | final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; | |
8324 | else | |
8325 | final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; | |
8326 | } else | |
8327 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
8328 | } else { | |
8329 | final |= DREF_SSC_SOURCE_DISABLE; | |
8330 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
8331 | } | |
8332 | ||
8333 | if (final == val) | |
8334 | return; | |
8335 | ||
13d83a67 | 8336 | /* Always enable nonspread source */ |
74cfd7ac | 8337 | val &= ~DREF_NONSPREAD_SOURCE_MASK; |
13d83a67 | 8338 | |
99eb6a01 | 8339 | if (has_ck505) |
74cfd7ac | 8340 | val |= DREF_NONSPREAD_CK505_ENABLE; |
99eb6a01 | 8341 | else |
74cfd7ac | 8342 | val |= DREF_NONSPREAD_SOURCE_ENABLE; |
13d83a67 | 8343 | |
199e5d79 | 8344 | if (has_panel) { |
74cfd7ac CW |
8345 | val &= ~DREF_SSC_SOURCE_MASK; |
8346 | val |= DREF_SSC_SOURCE_ENABLE; | |
13d83a67 | 8347 | |
199e5d79 | 8348 | /* SSC must be turned on before enabling the CPU output */ |
99eb6a01 | 8349 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 8350 | DRM_DEBUG_KMS("Using SSC on panel\n"); |
74cfd7ac | 8351 | val |= DREF_SSC1_ENABLE; |
e77166b5 | 8352 | } else |
74cfd7ac | 8353 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 KP |
8354 | |
8355 | /* Get SSC going before enabling the outputs */ | |
74cfd7ac | 8356 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
8357 | POSTING_READ(PCH_DREF_CONTROL); |
8358 | udelay(200); | |
8359 | ||
74cfd7ac | 8360 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
13d83a67 JB |
8361 | |
8362 | /* Enable CPU source on CPU attached eDP */ | |
199e5d79 | 8363 | if (has_cpu_edp) { |
99eb6a01 | 8364 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 8365 | DRM_DEBUG_KMS("Using SSC on eDP\n"); |
74cfd7ac | 8366 | val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; |
eba905b2 | 8367 | } else |
74cfd7ac | 8368 | val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; |
199e5d79 | 8369 | } else |
74cfd7ac | 8370 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 8371 | |
74cfd7ac | 8372 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
8373 | POSTING_READ(PCH_DREF_CONTROL); |
8374 | udelay(200); | |
8375 | } else { | |
8376 | DRM_DEBUG_KMS("Disabling SSC entirely\n"); | |
8377 | ||
74cfd7ac | 8378 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
199e5d79 KP |
8379 | |
8380 | /* Turn off CPU output */ | |
74cfd7ac | 8381 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 8382 | |
74cfd7ac | 8383 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
8384 | POSTING_READ(PCH_DREF_CONTROL); |
8385 | udelay(200); | |
8386 | ||
8387 | /* Turn off the SSC source */ | |
74cfd7ac CW |
8388 | val &= ~DREF_SSC_SOURCE_MASK; |
8389 | val |= DREF_SSC_SOURCE_DISABLE; | |
199e5d79 KP |
8390 | |
8391 | /* Turn off SSC1 */ | |
74cfd7ac | 8392 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 | 8393 | |
74cfd7ac | 8394 | I915_WRITE(PCH_DREF_CONTROL, val); |
13d83a67 JB |
8395 | POSTING_READ(PCH_DREF_CONTROL); |
8396 | udelay(200); | |
8397 | } | |
74cfd7ac CW |
8398 | |
8399 | BUG_ON(val != final); | |
13d83a67 JB |
8400 | } |
8401 | ||
f31f2d55 | 8402 | static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv) |
dde86e2d | 8403 | { |
f31f2d55 | 8404 | uint32_t tmp; |
dde86e2d | 8405 | |
0ff066a9 PZ |
8406 | tmp = I915_READ(SOUTH_CHICKEN2); |
8407 | tmp |= FDI_MPHY_IOSFSB_RESET_CTL; | |
8408 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 8409 | |
0ff066a9 PZ |
8410 | if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) & |
8411 | FDI_MPHY_IOSFSB_RESET_STATUS, 100)) | |
8412 | DRM_ERROR("FDI mPHY reset assert timeout\n"); | |
dde86e2d | 8413 | |
0ff066a9 PZ |
8414 | tmp = I915_READ(SOUTH_CHICKEN2); |
8415 | tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL; | |
8416 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 8417 | |
0ff066a9 PZ |
8418 | if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) & |
8419 | FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100)) | |
8420 | DRM_ERROR("FDI mPHY reset de-assert timeout\n"); | |
f31f2d55 PZ |
8421 | } |
8422 | ||
8423 | /* WaMPhyProgramming:hsw */ | |
8424 | static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv) | |
8425 | { | |
8426 | uint32_t tmp; | |
dde86e2d PZ |
8427 | |
8428 | tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY); | |
8429 | tmp &= ~(0xFF << 24); | |
8430 | tmp |= (0x12 << 24); | |
8431 | intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY); | |
8432 | ||
dde86e2d PZ |
8433 | tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY); |
8434 | tmp |= (1 << 11); | |
8435 | intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY); | |
8436 | ||
8437 | tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY); | |
8438 | tmp |= (1 << 11); | |
8439 | intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY); | |
8440 | ||
dde86e2d PZ |
8441 | tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY); |
8442 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
8443 | intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY); | |
8444 | ||
8445 | tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY); | |
8446 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
8447 | intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY); | |
8448 | ||
0ff066a9 PZ |
8449 | tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY); |
8450 | tmp &= ~(7 << 13); | |
8451 | tmp |= (5 << 13); | |
8452 | intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY); | |
dde86e2d | 8453 | |
0ff066a9 PZ |
8454 | tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY); |
8455 | tmp &= ~(7 << 13); | |
8456 | tmp |= (5 << 13); | |
8457 | intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY); | |
dde86e2d PZ |
8458 | |
8459 | tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY); | |
8460 | tmp &= ~0xFF; | |
8461 | tmp |= 0x1C; | |
8462 | intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY); | |
8463 | ||
8464 | tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY); | |
8465 | tmp &= ~0xFF; | |
8466 | tmp |= 0x1C; | |
8467 | intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY); | |
8468 | ||
8469 | tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY); | |
8470 | tmp &= ~(0xFF << 16); | |
8471 | tmp |= (0x1C << 16); | |
8472 | intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY); | |
8473 | ||
8474 | tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY); | |
8475 | tmp &= ~(0xFF << 16); | |
8476 | tmp |= (0x1C << 16); | |
8477 | intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY); | |
8478 | ||
0ff066a9 PZ |
8479 | tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY); |
8480 | tmp |= (1 << 27); | |
8481 | intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY); | |
dde86e2d | 8482 | |
0ff066a9 PZ |
8483 | tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY); |
8484 | tmp |= (1 << 27); | |
8485 | intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY); | |
dde86e2d | 8486 | |
0ff066a9 PZ |
8487 | tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY); |
8488 | tmp &= ~(0xF << 28); | |
8489 | tmp |= (4 << 28); | |
8490 | intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY); | |
dde86e2d | 8491 | |
0ff066a9 PZ |
8492 | tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY); |
8493 | tmp &= ~(0xF << 28); | |
8494 | tmp |= (4 << 28); | |
8495 | intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY); | |
f31f2d55 PZ |
8496 | } |
8497 | ||
2fa86a1f PZ |
8498 | /* Implements 3 different sequences from BSpec chapter "Display iCLK |
8499 | * Programming" based on the parameters passed: | |
8500 | * - Sequence to enable CLKOUT_DP | |
8501 | * - Sequence to enable CLKOUT_DP without spread | |
8502 | * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O | |
8503 | */ | |
8504 | static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread, | |
8505 | bool with_fdi) | |
f31f2d55 PZ |
8506 | { |
8507 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa86a1f PZ |
8508 | uint32_t reg, tmp; |
8509 | ||
8510 | if (WARN(with_fdi && !with_spread, "FDI requires downspread\n")) | |
8511 | with_spread = true; | |
c2699524 | 8512 | if (WARN(HAS_PCH_LPT_LP(dev) && with_fdi, "LP PCH doesn't have FDI\n")) |
2fa86a1f | 8513 | with_fdi = false; |
f31f2d55 | 8514 | |
a580516d | 8515 | mutex_lock(&dev_priv->sb_lock); |
f31f2d55 PZ |
8516 | |
8517 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8518 | tmp &= ~SBI_SSCCTL_DISABLE; | |
8519 | tmp |= SBI_SSCCTL_PATHALT; | |
8520 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8521 | ||
8522 | udelay(24); | |
8523 | ||
2fa86a1f PZ |
8524 | if (with_spread) { |
8525 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8526 | tmp &= ~SBI_SSCCTL_PATHALT; | |
8527 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
f31f2d55 | 8528 | |
2fa86a1f PZ |
8529 | if (with_fdi) { |
8530 | lpt_reset_fdi_mphy(dev_priv); | |
8531 | lpt_program_fdi_mphy(dev_priv); | |
8532 | } | |
8533 | } | |
dde86e2d | 8534 | |
c2699524 | 8535 | reg = HAS_PCH_LPT_LP(dev) ? SBI_GEN0 : SBI_DBUFF0; |
2fa86a1f PZ |
8536 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); |
8537 | tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
8538 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
c00db246 | 8539 | |
a580516d | 8540 | mutex_unlock(&dev_priv->sb_lock); |
dde86e2d PZ |
8541 | } |
8542 | ||
47701c3b PZ |
8543 | /* Sequence to disable CLKOUT_DP */ |
8544 | static void lpt_disable_clkout_dp(struct drm_device *dev) | |
8545 | { | |
8546 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8547 | uint32_t reg, tmp; | |
8548 | ||
a580516d | 8549 | mutex_lock(&dev_priv->sb_lock); |
47701c3b | 8550 | |
c2699524 | 8551 | reg = HAS_PCH_LPT_LP(dev) ? SBI_GEN0 : SBI_DBUFF0; |
47701c3b PZ |
8552 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); |
8553 | tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
8554 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
8555 | ||
8556 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8557 | if (!(tmp & SBI_SSCCTL_DISABLE)) { | |
8558 | if (!(tmp & SBI_SSCCTL_PATHALT)) { | |
8559 | tmp |= SBI_SSCCTL_PATHALT; | |
8560 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8561 | udelay(32); | |
8562 | } | |
8563 | tmp |= SBI_SSCCTL_DISABLE; | |
8564 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8565 | } | |
8566 | ||
a580516d | 8567 | mutex_unlock(&dev_priv->sb_lock); |
47701c3b PZ |
8568 | } |
8569 | ||
f7be2c21 VS |
8570 | #define BEND_IDX(steps) ((50 + (steps)) / 5) |
8571 | ||
8572 | static const uint16_t sscdivintphase[] = { | |
8573 | [BEND_IDX( 50)] = 0x3B23, | |
8574 | [BEND_IDX( 45)] = 0x3B23, | |
8575 | [BEND_IDX( 40)] = 0x3C23, | |
8576 | [BEND_IDX( 35)] = 0x3C23, | |
8577 | [BEND_IDX( 30)] = 0x3D23, | |
8578 | [BEND_IDX( 25)] = 0x3D23, | |
8579 | [BEND_IDX( 20)] = 0x3E23, | |
8580 | [BEND_IDX( 15)] = 0x3E23, | |
8581 | [BEND_IDX( 10)] = 0x3F23, | |
8582 | [BEND_IDX( 5)] = 0x3F23, | |
8583 | [BEND_IDX( 0)] = 0x0025, | |
8584 | [BEND_IDX( -5)] = 0x0025, | |
8585 | [BEND_IDX(-10)] = 0x0125, | |
8586 | [BEND_IDX(-15)] = 0x0125, | |
8587 | [BEND_IDX(-20)] = 0x0225, | |
8588 | [BEND_IDX(-25)] = 0x0225, | |
8589 | [BEND_IDX(-30)] = 0x0325, | |
8590 | [BEND_IDX(-35)] = 0x0325, | |
8591 | [BEND_IDX(-40)] = 0x0425, | |
8592 | [BEND_IDX(-45)] = 0x0425, | |
8593 | [BEND_IDX(-50)] = 0x0525, | |
8594 | }; | |
8595 | ||
8596 | /* | |
8597 | * Bend CLKOUT_DP | |
8598 | * steps -50 to 50 inclusive, in steps of 5 | |
8599 | * < 0 slow down the clock, > 0 speed up the clock, 0 == no bend (135MHz) | |
8600 | * change in clock period = -(steps / 10) * 5.787 ps | |
8601 | */ | |
8602 | static void lpt_bend_clkout_dp(struct drm_i915_private *dev_priv, int steps) | |
8603 | { | |
8604 | uint32_t tmp; | |
8605 | int idx = BEND_IDX(steps); | |
8606 | ||
8607 | if (WARN_ON(steps % 5 != 0)) | |
8608 | return; | |
8609 | ||
8610 | if (WARN_ON(idx >= ARRAY_SIZE(sscdivintphase))) | |
8611 | return; | |
8612 | ||
8613 | mutex_lock(&dev_priv->sb_lock); | |
8614 | ||
8615 | if (steps % 10 != 0) | |
8616 | tmp = 0xAAAAAAAB; | |
8617 | else | |
8618 | tmp = 0x00000000; | |
8619 | intel_sbi_write(dev_priv, SBI_SSCDITHPHASE, tmp, SBI_ICLK); | |
8620 | ||
8621 | tmp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE, SBI_ICLK); | |
8622 | tmp &= 0xffff0000; | |
8623 | tmp |= sscdivintphase[idx]; | |
8624 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE, tmp, SBI_ICLK); | |
8625 | ||
8626 | mutex_unlock(&dev_priv->sb_lock); | |
8627 | } | |
8628 | ||
8629 | #undef BEND_IDX | |
8630 | ||
bf8fa3d3 PZ |
8631 | static void lpt_init_pch_refclk(struct drm_device *dev) |
8632 | { | |
bf8fa3d3 PZ |
8633 | struct intel_encoder *encoder; |
8634 | bool has_vga = false; | |
8635 | ||
b2784e15 | 8636 | for_each_intel_encoder(dev, encoder) { |
bf8fa3d3 PZ |
8637 | switch (encoder->type) { |
8638 | case INTEL_OUTPUT_ANALOG: | |
8639 | has_vga = true; | |
8640 | break; | |
6847d71b PZ |
8641 | default: |
8642 | break; | |
bf8fa3d3 PZ |
8643 | } |
8644 | } | |
8645 | ||
f7be2c21 VS |
8646 | if (has_vga) { |
8647 | lpt_bend_clkout_dp(to_i915(dev), 0); | |
47701c3b | 8648 | lpt_enable_clkout_dp(dev, true, true); |
f7be2c21 | 8649 | } else { |
47701c3b | 8650 | lpt_disable_clkout_dp(dev); |
f7be2c21 | 8651 | } |
bf8fa3d3 PZ |
8652 | } |
8653 | ||
dde86e2d PZ |
8654 | /* |
8655 | * Initialize reference clocks when the driver loads | |
8656 | */ | |
8657 | void intel_init_pch_refclk(struct drm_device *dev) | |
8658 | { | |
8659 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
8660 | ironlake_init_pch_refclk(dev); | |
8661 | else if (HAS_PCH_LPT(dev)) | |
8662 | lpt_init_pch_refclk(dev); | |
8663 | } | |
8664 | ||
55bb9992 | 8665 | static int ironlake_get_refclk(struct intel_crtc_state *crtc_state) |
d9d444cb | 8666 | { |
55bb9992 | 8667 | struct drm_device *dev = crtc_state->base.crtc->dev; |
d9d444cb | 8668 | struct drm_i915_private *dev_priv = dev->dev_private; |
55bb9992 | 8669 | struct drm_atomic_state *state = crtc_state->base.state; |
da3ced29 | 8670 | struct drm_connector *connector; |
55bb9992 | 8671 | struct drm_connector_state *connector_state; |
d9d444cb | 8672 | struct intel_encoder *encoder; |
55bb9992 | 8673 | int num_connectors = 0, i; |
d9d444cb JB |
8674 | bool is_lvds = false; |
8675 | ||
da3ced29 | 8676 | for_each_connector_in_state(state, connector, connector_state, i) { |
55bb9992 ACO |
8677 | if (connector_state->crtc != crtc_state->base.crtc) |
8678 | continue; | |
8679 | ||
8680 | encoder = to_intel_encoder(connector_state->best_encoder); | |
8681 | ||
d9d444cb JB |
8682 | switch (encoder->type) { |
8683 | case INTEL_OUTPUT_LVDS: | |
8684 | is_lvds = true; | |
8685 | break; | |
6847d71b PZ |
8686 | default: |
8687 | break; | |
d9d444cb JB |
8688 | } |
8689 | num_connectors++; | |
8690 | } | |
8691 | ||
8692 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) { | |
e91e941b | 8693 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", |
41aa3448 | 8694 | dev_priv->vbt.lvds_ssc_freq); |
e91e941b | 8695 | return dev_priv->vbt.lvds_ssc_freq; |
d9d444cb JB |
8696 | } |
8697 | ||
8698 | return 120000; | |
8699 | } | |
8700 | ||
6ff93609 | 8701 | static void ironlake_set_pipeconf(struct drm_crtc *crtc) |
79e53945 | 8702 | { |
c8203565 | 8703 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; |
79e53945 JB |
8704 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8705 | int pipe = intel_crtc->pipe; | |
c8203565 PZ |
8706 | uint32_t val; |
8707 | ||
78114071 | 8708 | val = 0; |
c8203565 | 8709 | |
6e3c9717 | 8710 | switch (intel_crtc->config->pipe_bpp) { |
c8203565 | 8711 | case 18: |
dfd07d72 | 8712 | val |= PIPECONF_6BPC; |
c8203565 PZ |
8713 | break; |
8714 | case 24: | |
dfd07d72 | 8715 | val |= PIPECONF_8BPC; |
c8203565 PZ |
8716 | break; |
8717 | case 30: | |
dfd07d72 | 8718 | val |= PIPECONF_10BPC; |
c8203565 PZ |
8719 | break; |
8720 | case 36: | |
dfd07d72 | 8721 | val |= PIPECONF_12BPC; |
c8203565 PZ |
8722 | break; |
8723 | default: | |
cc769b62 PZ |
8724 | /* Case prevented by intel_choose_pipe_bpp_dither. */ |
8725 | BUG(); | |
c8203565 PZ |
8726 | } |
8727 | ||
6e3c9717 | 8728 | if (intel_crtc->config->dither) |
c8203565 PZ |
8729 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
8730 | ||
6e3c9717 | 8731 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
c8203565 PZ |
8732 | val |= PIPECONF_INTERLACED_ILK; |
8733 | else | |
8734 | val |= PIPECONF_PROGRESSIVE; | |
8735 | ||
6e3c9717 | 8736 | if (intel_crtc->config->limited_color_range) |
3685a8f3 | 8737 | val |= PIPECONF_COLOR_RANGE_SELECT; |
3685a8f3 | 8738 | |
c8203565 PZ |
8739 | I915_WRITE(PIPECONF(pipe), val); |
8740 | POSTING_READ(PIPECONF(pipe)); | |
8741 | } | |
8742 | ||
86d3efce VS |
8743 | /* |
8744 | * Set up the pipe CSC unit. | |
8745 | * | |
8746 | * Currently only full range RGB to limited range RGB conversion | |
8747 | * is supported, but eventually this should handle various | |
8748 | * RGB<->YCbCr scenarios as well. | |
8749 | */ | |
50f3b016 | 8750 | static void intel_set_pipe_csc(struct drm_crtc *crtc) |
86d3efce VS |
8751 | { |
8752 | struct drm_device *dev = crtc->dev; | |
8753 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8754 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8755 | int pipe = intel_crtc->pipe; | |
8756 | uint16_t coeff = 0x7800; /* 1.0 */ | |
8757 | ||
8758 | /* | |
8759 | * TODO: Check what kind of values actually come out of the pipe | |
8760 | * with these coeff/postoff values and adjust to get the best | |
8761 | * accuracy. Perhaps we even need to take the bpc value into | |
8762 | * consideration. | |
8763 | */ | |
8764 | ||
6e3c9717 | 8765 | if (intel_crtc->config->limited_color_range) |
86d3efce VS |
8766 | coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */ |
8767 | ||
8768 | /* | |
8769 | * GY/GU and RY/RU should be the other way around according | |
8770 | * to BSpec, but reality doesn't agree. Just set them up in | |
8771 | * a way that results in the correct picture. | |
8772 | */ | |
8773 | I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16); | |
8774 | I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0); | |
8775 | ||
8776 | I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff); | |
8777 | I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0); | |
8778 | ||
8779 | I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0); | |
8780 | I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16); | |
8781 | ||
8782 | I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0); | |
8783 | I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0); | |
8784 | I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0); | |
8785 | ||
8786 | if (INTEL_INFO(dev)->gen > 6) { | |
8787 | uint16_t postoff = 0; | |
8788 | ||
6e3c9717 | 8789 | if (intel_crtc->config->limited_color_range) |
32cf0cb0 | 8790 | postoff = (16 * (1 << 12) / 255) & 0x1fff; |
86d3efce VS |
8791 | |
8792 | I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff); | |
8793 | I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff); | |
8794 | I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff); | |
8795 | ||
8796 | I915_WRITE(PIPE_CSC_MODE(pipe), 0); | |
8797 | } else { | |
8798 | uint32_t mode = CSC_MODE_YUV_TO_RGB; | |
8799 | ||
6e3c9717 | 8800 | if (intel_crtc->config->limited_color_range) |
86d3efce VS |
8801 | mode |= CSC_BLACK_SCREEN_OFFSET; |
8802 | ||
8803 | I915_WRITE(PIPE_CSC_MODE(pipe), mode); | |
8804 | } | |
8805 | } | |
8806 | ||
6ff93609 | 8807 | static void haswell_set_pipeconf(struct drm_crtc *crtc) |
ee2b0b38 | 8808 | { |
756f85cf PZ |
8809 | struct drm_device *dev = crtc->dev; |
8810 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee2b0b38 | 8811 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
756f85cf | 8812 | enum pipe pipe = intel_crtc->pipe; |
6e3c9717 | 8813 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
ee2b0b38 PZ |
8814 | uint32_t val; |
8815 | ||
3eff4faa | 8816 | val = 0; |
ee2b0b38 | 8817 | |
6e3c9717 | 8818 | if (IS_HASWELL(dev) && intel_crtc->config->dither) |
ee2b0b38 PZ |
8819 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
8820 | ||
6e3c9717 | 8821 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
ee2b0b38 PZ |
8822 | val |= PIPECONF_INTERLACED_ILK; |
8823 | else | |
8824 | val |= PIPECONF_PROGRESSIVE; | |
8825 | ||
702e7a56 PZ |
8826 | I915_WRITE(PIPECONF(cpu_transcoder), val); |
8827 | POSTING_READ(PIPECONF(cpu_transcoder)); | |
3eff4faa DV |
8828 | |
8829 | I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT); | |
8830 | POSTING_READ(GAMMA_MODE(intel_crtc->pipe)); | |
756f85cf | 8831 | |
3cdf122c | 8832 | if (IS_BROADWELL(dev) || INTEL_INFO(dev)->gen >= 9) { |
756f85cf PZ |
8833 | val = 0; |
8834 | ||
6e3c9717 | 8835 | switch (intel_crtc->config->pipe_bpp) { |
756f85cf PZ |
8836 | case 18: |
8837 | val |= PIPEMISC_DITHER_6_BPC; | |
8838 | break; | |
8839 | case 24: | |
8840 | val |= PIPEMISC_DITHER_8_BPC; | |
8841 | break; | |
8842 | case 30: | |
8843 | val |= PIPEMISC_DITHER_10_BPC; | |
8844 | break; | |
8845 | case 36: | |
8846 | val |= PIPEMISC_DITHER_12_BPC; | |
8847 | break; | |
8848 | default: | |
8849 | /* Case prevented by pipe_config_set_bpp. */ | |
8850 | BUG(); | |
8851 | } | |
8852 | ||
6e3c9717 | 8853 | if (intel_crtc->config->dither) |
756f85cf PZ |
8854 | val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP; |
8855 | ||
8856 | I915_WRITE(PIPEMISC(pipe), val); | |
8857 | } | |
ee2b0b38 PZ |
8858 | } |
8859 | ||
6591c6e4 | 8860 | static bool ironlake_compute_clocks(struct drm_crtc *crtc, |
190f68c5 | 8861 | struct intel_crtc_state *crtc_state, |
6591c6e4 PZ |
8862 | intel_clock_t *clock, |
8863 | bool *has_reduced_clock, | |
8864 | intel_clock_t *reduced_clock) | |
8865 | { | |
8866 | struct drm_device *dev = crtc->dev; | |
8867 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6591c6e4 | 8868 | int refclk; |
d4906093 | 8869 | const intel_limit_t *limit; |
c329a4ec | 8870 | bool ret; |
79e53945 | 8871 | |
55bb9992 | 8872 | refclk = ironlake_get_refclk(crtc_state); |
79e53945 | 8873 | |
d4906093 ML |
8874 | /* |
8875 | * Returns a set of divisors for the desired target clock with the given | |
8876 | * refclk, or FALSE. The returned values represent the clock equation: | |
8877 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
8878 | */ | |
a93e255f ACO |
8879 | limit = intel_limit(crtc_state, refclk); |
8880 | ret = dev_priv->display.find_dpll(limit, crtc_state, | |
190f68c5 | 8881 | crtc_state->port_clock, |
ee9300bb | 8882 | refclk, NULL, clock); |
6591c6e4 PZ |
8883 | if (!ret) |
8884 | return false; | |
cda4b7d3 | 8885 | |
6591c6e4 PZ |
8886 | return true; |
8887 | } | |
8888 | ||
d4b1931c PZ |
8889 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp) |
8890 | { | |
8891 | /* | |
8892 | * Account for spread spectrum to avoid | |
8893 | * oversubscribing the link. Max center spread | |
8894 | * is 2.5%; use 5% for safety's sake. | |
8895 | */ | |
8896 | u32 bps = target_clock * bpp * 21 / 20; | |
619d4d04 | 8897 | return DIV_ROUND_UP(bps, link_bw * 8); |
d4b1931c PZ |
8898 | } |
8899 | ||
7429e9d4 | 8900 | static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor) |
6cf86a5e | 8901 | { |
7429e9d4 | 8902 | return i9xx_dpll_compute_m(dpll) < factor * dpll->n; |
f48d8f23 PZ |
8903 | } |
8904 | ||
de13a2e3 | 8905 | static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc, |
190f68c5 | 8906 | struct intel_crtc_state *crtc_state, |
7429e9d4 | 8907 | u32 *fp, |
9a7c7890 | 8908 | intel_clock_t *reduced_clock, u32 *fp2) |
79e53945 | 8909 | { |
de13a2e3 | 8910 | struct drm_crtc *crtc = &intel_crtc->base; |
79e53945 JB |
8911 | struct drm_device *dev = crtc->dev; |
8912 | struct drm_i915_private *dev_priv = dev->dev_private; | |
55bb9992 | 8913 | struct drm_atomic_state *state = crtc_state->base.state; |
da3ced29 | 8914 | struct drm_connector *connector; |
55bb9992 ACO |
8915 | struct drm_connector_state *connector_state; |
8916 | struct intel_encoder *encoder; | |
de13a2e3 | 8917 | uint32_t dpll; |
55bb9992 | 8918 | int factor, num_connectors = 0, i; |
09ede541 | 8919 | bool is_lvds = false, is_sdvo = false; |
79e53945 | 8920 | |
da3ced29 | 8921 | for_each_connector_in_state(state, connector, connector_state, i) { |
55bb9992 ACO |
8922 | if (connector_state->crtc != crtc_state->base.crtc) |
8923 | continue; | |
8924 | ||
8925 | encoder = to_intel_encoder(connector_state->best_encoder); | |
8926 | ||
8927 | switch (encoder->type) { | |
79e53945 JB |
8928 | case INTEL_OUTPUT_LVDS: |
8929 | is_lvds = true; | |
8930 | break; | |
8931 | case INTEL_OUTPUT_SDVO: | |
7d57382e | 8932 | case INTEL_OUTPUT_HDMI: |
79e53945 | 8933 | is_sdvo = true; |
79e53945 | 8934 | break; |
6847d71b PZ |
8935 | default: |
8936 | break; | |
79e53945 | 8937 | } |
43565a06 | 8938 | |
c751ce4f | 8939 | num_connectors++; |
79e53945 | 8940 | } |
79e53945 | 8941 | |
c1858123 | 8942 | /* Enable autotuning of the PLL clock (if permissible) */ |
8febb297 EA |
8943 | factor = 21; |
8944 | if (is_lvds) { | |
8945 | if ((intel_panel_use_ssc(dev_priv) && | |
e91e941b | 8946 | dev_priv->vbt.lvds_ssc_freq == 100000) || |
f0b44056 | 8947 | (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev))) |
8febb297 | 8948 | factor = 25; |
190f68c5 | 8949 | } else if (crtc_state->sdvo_tv_clock) |
8febb297 | 8950 | factor = 20; |
c1858123 | 8951 | |
190f68c5 | 8952 | if (ironlake_needs_fb_cb_tune(&crtc_state->dpll, factor)) |
7d0ac5b7 | 8953 | *fp |= FP_CB_TUNE; |
2c07245f | 8954 | |
9a7c7890 DV |
8955 | if (fp2 && (reduced_clock->m < factor * reduced_clock->n)) |
8956 | *fp2 |= FP_CB_TUNE; | |
8957 | ||
5eddb70b | 8958 | dpll = 0; |
2c07245f | 8959 | |
a07d6787 EA |
8960 | if (is_lvds) |
8961 | dpll |= DPLLB_MODE_LVDS; | |
8962 | else | |
8963 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
198a037f | 8964 | |
190f68c5 | 8965 | dpll |= (crtc_state->pixel_multiplier - 1) |
ef1b460d | 8966 | << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT; |
198a037f DV |
8967 | |
8968 | if (is_sdvo) | |
4a33e48d | 8969 | dpll |= DPLL_SDVO_HIGH_SPEED; |
190f68c5 | 8970 | if (crtc_state->has_dp_encoder) |
4a33e48d | 8971 | dpll |= DPLL_SDVO_HIGH_SPEED; |
79e53945 | 8972 | |
a07d6787 | 8973 | /* compute bitmask from p1 value */ |
190f68c5 | 8974 | dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
a07d6787 | 8975 | /* also FPA1 */ |
190f68c5 | 8976 | dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; |
a07d6787 | 8977 | |
190f68c5 | 8978 | switch (crtc_state->dpll.p2) { |
a07d6787 EA |
8979 | case 5: |
8980 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
8981 | break; | |
8982 | case 7: | |
8983 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
8984 | break; | |
8985 | case 10: | |
8986 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
8987 | break; | |
8988 | case 14: | |
8989 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
8990 | break; | |
79e53945 JB |
8991 | } |
8992 | ||
b4c09f3b | 8993 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
43565a06 | 8994 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
79e53945 JB |
8995 | else |
8996 | dpll |= PLL_REF_INPUT_DREFCLK; | |
8997 | ||
959e16d6 | 8998 | return dpll | DPLL_VCO_ENABLE; |
de13a2e3 PZ |
8999 | } |
9000 | ||
190f68c5 ACO |
9001 | static int ironlake_crtc_compute_clock(struct intel_crtc *crtc, |
9002 | struct intel_crtc_state *crtc_state) | |
de13a2e3 | 9003 | { |
c7653199 | 9004 | struct drm_device *dev = crtc->base.dev; |
de13a2e3 | 9005 | intel_clock_t clock, reduced_clock; |
cbbab5bd | 9006 | u32 dpll = 0, fp = 0, fp2 = 0; |
e2f12b07 | 9007 | bool ok, has_reduced_clock = false; |
8b47047b | 9008 | bool is_lvds = false; |
e2b78267 | 9009 | struct intel_shared_dpll *pll; |
de13a2e3 | 9010 | |
dd3cd74a ACO |
9011 | memset(&crtc_state->dpll_hw_state, 0, |
9012 | sizeof(crtc_state->dpll_hw_state)); | |
9013 | ||
7905df29 | 9014 | is_lvds = intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS); |
79e53945 | 9015 | |
5dc5298b PZ |
9016 | WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)), |
9017 | "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev)); | |
a07d6787 | 9018 | |
190f68c5 | 9019 | ok = ironlake_compute_clocks(&crtc->base, crtc_state, &clock, |
de13a2e3 | 9020 | &has_reduced_clock, &reduced_clock); |
190f68c5 | 9021 | if (!ok && !crtc_state->clock_set) { |
de13a2e3 PZ |
9022 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
9023 | return -EINVAL; | |
79e53945 | 9024 | } |
f47709a9 | 9025 | /* Compat-code for transition, will disappear. */ |
190f68c5 ACO |
9026 | if (!crtc_state->clock_set) { |
9027 | crtc_state->dpll.n = clock.n; | |
9028 | crtc_state->dpll.m1 = clock.m1; | |
9029 | crtc_state->dpll.m2 = clock.m2; | |
9030 | crtc_state->dpll.p1 = clock.p1; | |
9031 | crtc_state->dpll.p2 = clock.p2; | |
f47709a9 | 9032 | } |
79e53945 | 9033 | |
5dc5298b | 9034 | /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */ |
190f68c5 ACO |
9035 | if (crtc_state->has_pch_encoder) { |
9036 | fp = i9xx_dpll_compute_fp(&crtc_state->dpll); | |
cbbab5bd | 9037 | if (has_reduced_clock) |
7429e9d4 | 9038 | fp2 = i9xx_dpll_compute_fp(&reduced_clock); |
cbbab5bd | 9039 | |
190f68c5 | 9040 | dpll = ironlake_compute_dpll(crtc, crtc_state, |
cbbab5bd DV |
9041 | &fp, &reduced_clock, |
9042 | has_reduced_clock ? &fp2 : NULL); | |
9043 | ||
190f68c5 ACO |
9044 | crtc_state->dpll_hw_state.dpll = dpll; |
9045 | crtc_state->dpll_hw_state.fp0 = fp; | |
66e985c0 | 9046 | if (has_reduced_clock) |
190f68c5 | 9047 | crtc_state->dpll_hw_state.fp1 = fp2; |
66e985c0 | 9048 | else |
190f68c5 | 9049 | crtc_state->dpll_hw_state.fp1 = fp; |
66e985c0 | 9050 | |
190f68c5 | 9051 | pll = intel_get_shared_dpll(crtc, crtc_state); |
ee7b9f93 | 9052 | if (pll == NULL) { |
84f44ce7 | 9053 | DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n", |
c7653199 | 9054 | pipe_name(crtc->pipe)); |
4b645f14 JB |
9055 | return -EINVAL; |
9056 | } | |
3fb37703 | 9057 | } |
79e53945 | 9058 | |
ab585dea | 9059 | if (is_lvds && has_reduced_clock) |
c7653199 | 9060 | crtc->lowfreq_avail = true; |
bcd644e0 | 9061 | else |
c7653199 | 9062 | crtc->lowfreq_avail = false; |
e2b78267 | 9063 | |
c8f7a0db | 9064 | return 0; |
79e53945 JB |
9065 | } |
9066 | ||
eb14cb74 VS |
9067 | static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc, |
9068 | struct intel_link_m_n *m_n) | |
9069 | { | |
9070 | struct drm_device *dev = crtc->base.dev; | |
9071 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9072 | enum pipe pipe = crtc->pipe; | |
9073 | ||
9074 | m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe)); | |
9075 | m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe)); | |
9076 | m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
9077 | & ~TU_SIZE_MASK; | |
9078 | m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe)); | |
9079 | m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
9080 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
9081 | } | |
9082 | ||
9083 | static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc, | |
9084 | enum transcoder transcoder, | |
b95af8be VK |
9085 | struct intel_link_m_n *m_n, |
9086 | struct intel_link_m_n *m2_n2) | |
72419203 DV |
9087 | { |
9088 | struct drm_device *dev = crtc->base.dev; | |
9089 | struct drm_i915_private *dev_priv = dev->dev_private; | |
eb14cb74 | 9090 | enum pipe pipe = crtc->pipe; |
72419203 | 9091 | |
eb14cb74 VS |
9092 | if (INTEL_INFO(dev)->gen >= 5) { |
9093 | m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder)); | |
9094 | m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder)); | |
9095 | m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder)) | |
9096 | & ~TU_SIZE_MASK; | |
9097 | m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder)); | |
9098 | m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder)) | |
9099 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
b95af8be VK |
9100 | /* Read M2_N2 registers only for gen < 8 (M2_N2 available for |
9101 | * gen < 8) and if DRRS is supported (to make sure the | |
9102 | * registers are not unnecessarily read). | |
9103 | */ | |
9104 | if (m2_n2 && INTEL_INFO(dev)->gen < 8 && | |
6e3c9717 | 9105 | crtc->config->has_drrs) { |
b95af8be VK |
9106 | m2_n2->link_m = I915_READ(PIPE_LINK_M2(transcoder)); |
9107 | m2_n2->link_n = I915_READ(PIPE_LINK_N2(transcoder)); | |
9108 | m2_n2->gmch_m = I915_READ(PIPE_DATA_M2(transcoder)) | |
9109 | & ~TU_SIZE_MASK; | |
9110 | m2_n2->gmch_n = I915_READ(PIPE_DATA_N2(transcoder)); | |
9111 | m2_n2->tu = ((I915_READ(PIPE_DATA_M2(transcoder)) | |
9112 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
9113 | } | |
eb14cb74 VS |
9114 | } else { |
9115 | m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe)); | |
9116 | m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe)); | |
9117 | m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe)) | |
9118 | & ~TU_SIZE_MASK; | |
9119 | m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe)); | |
9120 | m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe)) | |
9121 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
9122 | } | |
9123 | } | |
9124 | ||
9125 | void intel_dp_get_m_n(struct intel_crtc *crtc, | |
5cec258b | 9126 | struct intel_crtc_state *pipe_config) |
eb14cb74 | 9127 | { |
681a8504 | 9128 | if (pipe_config->has_pch_encoder) |
eb14cb74 VS |
9129 | intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n); |
9130 | else | |
9131 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
b95af8be VK |
9132 | &pipe_config->dp_m_n, |
9133 | &pipe_config->dp_m2_n2); | |
eb14cb74 | 9134 | } |
72419203 | 9135 | |
eb14cb74 | 9136 | static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc, |
5cec258b | 9137 | struct intel_crtc_state *pipe_config) |
eb14cb74 VS |
9138 | { |
9139 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
b95af8be | 9140 | &pipe_config->fdi_m_n, NULL); |
72419203 DV |
9141 | } |
9142 | ||
bd2e244f | 9143 | static void skylake_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 9144 | struct intel_crtc_state *pipe_config) |
bd2e244f JB |
9145 | { |
9146 | struct drm_device *dev = crtc->base.dev; | |
9147 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a1b2278e CK |
9148 | struct intel_crtc_scaler_state *scaler_state = &pipe_config->scaler_state; |
9149 | uint32_t ps_ctrl = 0; | |
9150 | int id = -1; | |
9151 | int i; | |
bd2e244f | 9152 | |
a1b2278e CK |
9153 | /* find scaler attached to this pipe */ |
9154 | for (i = 0; i < crtc->num_scalers; i++) { | |
9155 | ps_ctrl = I915_READ(SKL_PS_CTRL(crtc->pipe, i)); | |
9156 | if (ps_ctrl & PS_SCALER_EN && !(ps_ctrl & PS_PLANE_SEL_MASK)) { | |
9157 | id = i; | |
9158 | pipe_config->pch_pfit.enabled = true; | |
9159 | pipe_config->pch_pfit.pos = I915_READ(SKL_PS_WIN_POS(crtc->pipe, i)); | |
9160 | pipe_config->pch_pfit.size = I915_READ(SKL_PS_WIN_SZ(crtc->pipe, i)); | |
9161 | break; | |
9162 | } | |
9163 | } | |
bd2e244f | 9164 | |
a1b2278e CK |
9165 | scaler_state->scaler_id = id; |
9166 | if (id >= 0) { | |
9167 | scaler_state->scaler_users |= (1 << SKL_CRTC_INDEX); | |
9168 | } else { | |
9169 | scaler_state->scaler_users &= ~(1 << SKL_CRTC_INDEX); | |
bd2e244f JB |
9170 | } |
9171 | } | |
9172 | ||
5724dbd1 DL |
9173 | static void |
9174 | skylake_get_initial_plane_config(struct intel_crtc *crtc, | |
9175 | struct intel_initial_plane_config *plane_config) | |
bc8d7dff DL |
9176 | { |
9177 | struct drm_device *dev = crtc->base.dev; | |
9178 | struct drm_i915_private *dev_priv = dev->dev_private; | |
40f46283 | 9179 | u32 val, base, offset, stride_mult, tiling; |
bc8d7dff DL |
9180 | int pipe = crtc->pipe; |
9181 | int fourcc, pixel_format; | |
6761dd31 | 9182 | unsigned int aligned_height; |
bc8d7dff | 9183 | struct drm_framebuffer *fb; |
1b842c89 | 9184 | struct intel_framebuffer *intel_fb; |
bc8d7dff | 9185 | |
d9806c9f | 9186 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 9187 | if (!intel_fb) { |
bc8d7dff DL |
9188 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
9189 | return; | |
9190 | } | |
9191 | ||
1b842c89 DL |
9192 | fb = &intel_fb->base; |
9193 | ||
bc8d7dff | 9194 | val = I915_READ(PLANE_CTL(pipe, 0)); |
42a7b088 DL |
9195 | if (!(val & PLANE_CTL_ENABLE)) |
9196 | goto error; | |
9197 | ||
bc8d7dff DL |
9198 | pixel_format = val & PLANE_CTL_FORMAT_MASK; |
9199 | fourcc = skl_format_to_fourcc(pixel_format, | |
9200 | val & PLANE_CTL_ORDER_RGBX, | |
9201 | val & PLANE_CTL_ALPHA_MASK); | |
9202 | fb->pixel_format = fourcc; | |
9203 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
9204 | ||
40f46283 DL |
9205 | tiling = val & PLANE_CTL_TILED_MASK; |
9206 | switch (tiling) { | |
9207 | case PLANE_CTL_TILED_LINEAR: | |
9208 | fb->modifier[0] = DRM_FORMAT_MOD_NONE; | |
9209 | break; | |
9210 | case PLANE_CTL_TILED_X: | |
9211 | plane_config->tiling = I915_TILING_X; | |
9212 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; | |
9213 | break; | |
9214 | case PLANE_CTL_TILED_Y: | |
9215 | fb->modifier[0] = I915_FORMAT_MOD_Y_TILED; | |
9216 | break; | |
9217 | case PLANE_CTL_TILED_YF: | |
9218 | fb->modifier[0] = I915_FORMAT_MOD_Yf_TILED; | |
9219 | break; | |
9220 | default: | |
9221 | MISSING_CASE(tiling); | |
9222 | goto error; | |
9223 | } | |
9224 | ||
bc8d7dff DL |
9225 | base = I915_READ(PLANE_SURF(pipe, 0)) & 0xfffff000; |
9226 | plane_config->base = base; | |
9227 | ||
9228 | offset = I915_READ(PLANE_OFFSET(pipe, 0)); | |
9229 | ||
9230 | val = I915_READ(PLANE_SIZE(pipe, 0)); | |
9231 | fb->height = ((val >> 16) & 0xfff) + 1; | |
9232 | fb->width = ((val >> 0) & 0x1fff) + 1; | |
9233 | ||
9234 | val = I915_READ(PLANE_STRIDE(pipe, 0)); | |
40f46283 DL |
9235 | stride_mult = intel_fb_stride_alignment(dev, fb->modifier[0], |
9236 | fb->pixel_format); | |
bc8d7dff DL |
9237 | fb->pitches[0] = (val & 0x3ff) * stride_mult; |
9238 | ||
9239 | aligned_height = intel_fb_align_height(dev, fb->height, | |
091df6cb DV |
9240 | fb->pixel_format, |
9241 | fb->modifier[0]); | |
bc8d7dff | 9242 | |
f37b5c2b | 9243 | plane_config->size = fb->pitches[0] * aligned_height; |
bc8d7dff DL |
9244 | |
9245 | DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", | |
9246 | pipe_name(pipe), fb->width, fb->height, | |
9247 | fb->bits_per_pixel, base, fb->pitches[0], | |
9248 | plane_config->size); | |
9249 | ||
2d14030b | 9250 | plane_config->fb = intel_fb; |
bc8d7dff DL |
9251 | return; |
9252 | ||
9253 | error: | |
9254 | kfree(fb); | |
9255 | } | |
9256 | ||
2fa2fe9a | 9257 | static void ironlake_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 9258 | struct intel_crtc_state *pipe_config) |
2fa2fe9a DV |
9259 | { |
9260 | struct drm_device *dev = crtc->base.dev; | |
9261 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9262 | uint32_t tmp; | |
9263 | ||
9264 | tmp = I915_READ(PF_CTL(crtc->pipe)); | |
9265 | ||
9266 | if (tmp & PF_ENABLE) { | |
fd4daa9c | 9267 | pipe_config->pch_pfit.enabled = true; |
2fa2fe9a DV |
9268 | pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe)); |
9269 | pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe)); | |
cb8b2a30 DV |
9270 | |
9271 | /* We currently do not free assignements of panel fitters on | |
9272 | * ivb/hsw (since we don't use the higher upscaling modes which | |
9273 | * differentiates them) so just WARN about this case for now. */ | |
9274 | if (IS_GEN7(dev)) { | |
9275 | WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) != | |
9276 | PF_PIPE_SEL_IVB(crtc->pipe)); | |
9277 | } | |
2fa2fe9a | 9278 | } |
79e53945 JB |
9279 | } |
9280 | ||
5724dbd1 DL |
9281 | static void |
9282 | ironlake_get_initial_plane_config(struct intel_crtc *crtc, | |
9283 | struct intel_initial_plane_config *plane_config) | |
4c6baa59 JB |
9284 | { |
9285 | struct drm_device *dev = crtc->base.dev; | |
9286 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9287 | u32 val, base, offset; | |
aeee5a49 | 9288 | int pipe = crtc->pipe; |
4c6baa59 | 9289 | int fourcc, pixel_format; |
6761dd31 | 9290 | unsigned int aligned_height; |
b113d5ee | 9291 | struct drm_framebuffer *fb; |
1b842c89 | 9292 | struct intel_framebuffer *intel_fb; |
4c6baa59 | 9293 | |
42a7b088 DL |
9294 | val = I915_READ(DSPCNTR(pipe)); |
9295 | if (!(val & DISPLAY_PLANE_ENABLE)) | |
9296 | return; | |
9297 | ||
d9806c9f | 9298 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 9299 | if (!intel_fb) { |
4c6baa59 JB |
9300 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
9301 | return; | |
9302 | } | |
9303 | ||
1b842c89 DL |
9304 | fb = &intel_fb->base; |
9305 | ||
18c5247e DV |
9306 | if (INTEL_INFO(dev)->gen >= 4) { |
9307 | if (val & DISPPLANE_TILED) { | |
49af449b | 9308 | plane_config->tiling = I915_TILING_X; |
18c5247e DV |
9309 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; |
9310 | } | |
9311 | } | |
4c6baa59 JB |
9312 | |
9313 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
b35d63fa | 9314 | fourcc = i9xx_format_to_fourcc(pixel_format); |
b113d5ee DL |
9315 | fb->pixel_format = fourcc; |
9316 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
4c6baa59 | 9317 | |
aeee5a49 | 9318 | base = I915_READ(DSPSURF(pipe)) & 0xfffff000; |
4c6baa59 | 9319 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
aeee5a49 | 9320 | offset = I915_READ(DSPOFFSET(pipe)); |
4c6baa59 | 9321 | } else { |
49af449b | 9322 | if (plane_config->tiling) |
aeee5a49 | 9323 | offset = I915_READ(DSPTILEOFF(pipe)); |
4c6baa59 | 9324 | else |
aeee5a49 | 9325 | offset = I915_READ(DSPLINOFF(pipe)); |
4c6baa59 JB |
9326 | } |
9327 | plane_config->base = base; | |
9328 | ||
9329 | val = I915_READ(PIPESRC(pipe)); | |
b113d5ee DL |
9330 | fb->width = ((val >> 16) & 0xfff) + 1; |
9331 | fb->height = ((val >> 0) & 0xfff) + 1; | |
4c6baa59 JB |
9332 | |
9333 | val = I915_READ(DSPSTRIDE(pipe)); | |
b113d5ee | 9334 | fb->pitches[0] = val & 0xffffffc0; |
4c6baa59 | 9335 | |
b113d5ee | 9336 | aligned_height = intel_fb_align_height(dev, fb->height, |
091df6cb DV |
9337 | fb->pixel_format, |
9338 | fb->modifier[0]); | |
4c6baa59 | 9339 | |
f37b5c2b | 9340 | plane_config->size = fb->pitches[0] * aligned_height; |
4c6baa59 | 9341 | |
2844a921 DL |
9342 | DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", |
9343 | pipe_name(pipe), fb->width, fb->height, | |
9344 | fb->bits_per_pixel, base, fb->pitches[0], | |
9345 | plane_config->size); | |
b113d5ee | 9346 | |
2d14030b | 9347 | plane_config->fb = intel_fb; |
4c6baa59 JB |
9348 | } |
9349 | ||
0e8ffe1b | 9350 | static bool ironlake_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 9351 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
9352 | { |
9353 | struct drm_device *dev = crtc->base.dev; | |
9354 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9355 | uint32_t tmp; | |
9356 | ||
f458ebbc DV |
9357 | if (!intel_display_power_is_enabled(dev_priv, |
9358 | POWER_DOMAIN_PIPE(crtc->pipe))) | |
930e8c9e PZ |
9359 | return false; |
9360 | ||
e143a21c | 9361 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 | 9362 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
eccb140b | 9363 | |
0e8ffe1b DV |
9364 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
9365 | if (!(tmp & PIPECONF_ENABLE)) | |
9366 | return false; | |
9367 | ||
42571aef VS |
9368 | switch (tmp & PIPECONF_BPC_MASK) { |
9369 | case PIPECONF_6BPC: | |
9370 | pipe_config->pipe_bpp = 18; | |
9371 | break; | |
9372 | case PIPECONF_8BPC: | |
9373 | pipe_config->pipe_bpp = 24; | |
9374 | break; | |
9375 | case PIPECONF_10BPC: | |
9376 | pipe_config->pipe_bpp = 30; | |
9377 | break; | |
9378 | case PIPECONF_12BPC: | |
9379 | pipe_config->pipe_bpp = 36; | |
9380 | break; | |
9381 | default: | |
9382 | break; | |
9383 | } | |
9384 | ||
b5a9fa09 DV |
9385 | if (tmp & PIPECONF_COLOR_RANGE_SELECT) |
9386 | pipe_config->limited_color_range = true; | |
9387 | ||
ab9412ba | 9388 | if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) { |
66e985c0 DV |
9389 | struct intel_shared_dpll *pll; |
9390 | ||
88adfff1 DV |
9391 | pipe_config->has_pch_encoder = true; |
9392 | ||
627eb5a3 DV |
9393 | tmp = I915_READ(FDI_RX_CTL(crtc->pipe)); |
9394 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
9395 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
72419203 DV |
9396 | |
9397 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
6c49f241 | 9398 | |
c0d43d62 | 9399 | if (HAS_PCH_IBX(dev_priv->dev)) { |
d94ab068 DV |
9400 | pipe_config->shared_dpll = |
9401 | (enum intel_dpll_id) crtc->pipe; | |
c0d43d62 DV |
9402 | } else { |
9403 | tmp = I915_READ(PCH_DPLL_SEL); | |
9404 | if (tmp & TRANS_DPLLB_SEL(crtc->pipe)) | |
9405 | pipe_config->shared_dpll = DPLL_ID_PCH_PLL_B; | |
9406 | else | |
9407 | pipe_config->shared_dpll = DPLL_ID_PCH_PLL_A; | |
9408 | } | |
66e985c0 DV |
9409 | |
9410 | pll = &dev_priv->shared_dplls[pipe_config->shared_dpll]; | |
9411 | ||
9412 | WARN_ON(!pll->get_hw_state(dev_priv, pll, | |
9413 | &pipe_config->dpll_hw_state)); | |
c93f54cf DV |
9414 | |
9415 | tmp = pipe_config->dpll_hw_state.dpll; | |
9416 | pipe_config->pixel_multiplier = | |
9417 | ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK) | |
9418 | >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1; | |
18442d08 VS |
9419 | |
9420 | ironlake_pch_clock_get(crtc, pipe_config); | |
6c49f241 DV |
9421 | } else { |
9422 | pipe_config->pixel_multiplier = 1; | |
627eb5a3 DV |
9423 | } |
9424 | ||
1bd1bd80 DV |
9425 | intel_get_pipe_timings(crtc, pipe_config); |
9426 | ||
2fa2fe9a DV |
9427 | ironlake_get_pfit_config(crtc, pipe_config); |
9428 | ||
0e8ffe1b DV |
9429 | return true; |
9430 | } | |
9431 | ||
be256dc7 PZ |
9432 | static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv) |
9433 | { | |
9434 | struct drm_device *dev = dev_priv->dev; | |
be256dc7 | 9435 | struct intel_crtc *crtc; |
be256dc7 | 9436 | |
d3fcc808 | 9437 | for_each_intel_crtc(dev, crtc) |
e2c719b7 | 9438 | I915_STATE_WARN(crtc->active, "CRTC for pipe %c enabled\n", |
be256dc7 PZ |
9439 | pipe_name(crtc->pipe)); |
9440 | ||
e2c719b7 RC |
9441 | I915_STATE_WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n"); |
9442 | I915_STATE_WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL enabled\n"); | |
01403de3 VS |
9443 | I915_STATE_WARN(I915_READ(WRPLL_CTL(0)) & WRPLL_PLL_ENABLE, "WRPLL1 enabled\n"); |
9444 | I915_STATE_WARN(I915_READ(WRPLL_CTL(1)) & WRPLL_PLL_ENABLE, "WRPLL2 enabled\n"); | |
e2c719b7 RC |
9445 | I915_STATE_WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n"); |
9446 | I915_STATE_WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE, | |
be256dc7 | 9447 | "CPU PWM1 enabled\n"); |
c5107b87 | 9448 | if (IS_HASWELL(dev)) |
e2c719b7 | 9449 | I915_STATE_WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE, |
c5107b87 | 9450 | "CPU PWM2 enabled\n"); |
e2c719b7 | 9451 | I915_STATE_WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE, |
be256dc7 | 9452 | "PCH PWM1 enabled\n"); |
e2c719b7 | 9453 | I915_STATE_WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE, |
be256dc7 | 9454 | "Utility pin enabled\n"); |
e2c719b7 | 9455 | I915_STATE_WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n"); |
be256dc7 | 9456 | |
9926ada1 PZ |
9457 | /* |
9458 | * In theory we can still leave IRQs enabled, as long as only the HPD | |
9459 | * interrupts remain enabled. We used to check for that, but since it's | |
9460 | * gen-specific and since we only disable LCPLL after we fully disable | |
9461 | * the interrupts, the check below should be enough. | |
9462 | */ | |
e2c719b7 | 9463 | I915_STATE_WARN(intel_irqs_enabled(dev_priv), "IRQs enabled\n"); |
be256dc7 PZ |
9464 | } |
9465 | ||
9ccd5aeb PZ |
9466 | static uint32_t hsw_read_dcomp(struct drm_i915_private *dev_priv) |
9467 | { | |
9468 | struct drm_device *dev = dev_priv->dev; | |
9469 | ||
9470 | if (IS_HASWELL(dev)) | |
9471 | return I915_READ(D_COMP_HSW); | |
9472 | else | |
9473 | return I915_READ(D_COMP_BDW); | |
9474 | } | |
9475 | ||
3c4c9b81 PZ |
9476 | static void hsw_write_dcomp(struct drm_i915_private *dev_priv, uint32_t val) |
9477 | { | |
9478 | struct drm_device *dev = dev_priv->dev; | |
9479 | ||
9480 | if (IS_HASWELL(dev)) { | |
9481 | mutex_lock(&dev_priv->rps.hw_lock); | |
9482 | if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP, | |
9483 | val)) | |
f475dadf | 9484 | DRM_ERROR("Failed to write to D_COMP\n"); |
3c4c9b81 PZ |
9485 | mutex_unlock(&dev_priv->rps.hw_lock); |
9486 | } else { | |
9ccd5aeb PZ |
9487 | I915_WRITE(D_COMP_BDW, val); |
9488 | POSTING_READ(D_COMP_BDW); | |
3c4c9b81 | 9489 | } |
be256dc7 PZ |
9490 | } |
9491 | ||
9492 | /* | |
9493 | * This function implements pieces of two sequences from BSpec: | |
9494 | * - Sequence for display software to disable LCPLL | |
9495 | * - Sequence for display software to allow package C8+ | |
9496 | * The steps implemented here are just the steps that actually touch the LCPLL | |
9497 | * register. Callers should take care of disabling all the display engine | |
9498 | * functions, doing the mode unset, fixing interrupts, etc. | |
9499 | */ | |
6ff58d53 PZ |
9500 | static void hsw_disable_lcpll(struct drm_i915_private *dev_priv, |
9501 | bool switch_to_fclk, bool allow_power_down) | |
be256dc7 PZ |
9502 | { |
9503 | uint32_t val; | |
9504 | ||
9505 | assert_can_disable_lcpll(dev_priv); | |
9506 | ||
9507 | val = I915_READ(LCPLL_CTL); | |
9508 | ||
9509 | if (switch_to_fclk) { | |
9510 | val |= LCPLL_CD_SOURCE_FCLK; | |
9511 | I915_WRITE(LCPLL_CTL, val); | |
9512 | ||
9513 | if (wait_for_atomic_us(I915_READ(LCPLL_CTL) & | |
9514 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
9515 | DRM_ERROR("Switching to FCLK failed\n"); | |
9516 | ||
9517 | val = I915_READ(LCPLL_CTL); | |
9518 | } | |
9519 | ||
9520 | val |= LCPLL_PLL_DISABLE; | |
9521 | I915_WRITE(LCPLL_CTL, val); | |
9522 | POSTING_READ(LCPLL_CTL); | |
9523 | ||
9524 | if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1)) | |
9525 | DRM_ERROR("LCPLL still locked\n"); | |
9526 | ||
9ccd5aeb | 9527 | val = hsw_read_dcomp(dev_priv); |
be256dc7 | 9528 | val |= D_COMP_COMP_DISABLE; |
3c4c9b81 | 9529 | hsw_write_dcomp(dev_priv, val); |
be256dc7 PZ |
9530 | ndelay(100); |
9531 | ||
9ccd5aeb PZ |
9532 | if (wait_for((hsw_read_dcomp(dev_priv) & D_COMP_RCOMP_IN_PROGRESS) == 0, |
9533 | 1)) | |
be256dc7 PZ |
9534 | DRM_ERROR("D_COMP RCOMP still in progress\n"); |
9535 | ||
9536 | if (allow_power_down) { | |
9537 | val = I915_READ(LCPLL_CTL); | |
9538 | val |= LCPLL_POWER_DOWN_ALLOW; | |
9539 | I915_WRITE(LCPLL_CTL, val); | |
9540 | POSTING_READ(LCPLL_CTL); | |
9541 | } | |
9542 | } | |
9543 | ||
9544 | /* | |
9545 | * Fully restores LCPLL, disallowing power down and switching back to LCPLL | |
9546 | * source. | |
9547 | */ | |
6ff58d53 | 9548 | static void hsw_restore_lcpll(struct drm_i915_private *dev_priv) |
be256dc7 PZ |
9549 | { |
9550 | uint32_t val; | |
9551 | ||
9552 | val = I915_READ(LCPLL_CTL); | |
9553 | ||
9554 | if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK | | |
9555 | LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK) | |
9556 | return; | |
9557 | ||
a8a8bd54 PZ |
9558 | /* |
9559 | * Make sure we're not on PC8 state before disabling PC8, otherwise | |
9560 | * we'll hang the machine. To prevent PC8 state, just enable force_wake. | |
a8a8bd54 | 9561 | */ |
59bad947 | 9562 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); |
215733fa | 9563 | |
be256dc7 PZ |
9564 | if (val & LCPLL_POWER_DOWN_ALLOW) { |
9565 | val &= ~LCPLL_POWER_DOWN_ALLOW; | |
9566 | I915_WRITE(LCPLL_CTL, val); | |
35d8f2eb | 9567 | POSTING_READ(LCPLL_CTL); |
be256dc7 PZ |
9568 | } |
9569 | ||
9ccd5aeb | 9570 | val = hsw_read_dcomp(dev_priv); |
be256dc7 PZ |
9571 | val |= D_COMP_COMP_FORCE; |
9572 | val &= ~D_COMP_COMP_DISABLE; | |
3c4c9b81 | 9573 | hsw_write_dcomp(dev_priv, val); |
be256dc7 PZ |
9574 | |
9575 | val = I915_READ(LCPLL_CTL); | |
9576 | val &= ~LCPLL_PLL_DISABLE; | |
9577 | I915_WRITE(LCPLL_CTL, val); | |
9578 | ||
9579 | if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5)) | |
9580 | DRM_ERROR("LCPLL not locked yet\n"); | |
9581 | ||
9582 | if (val & LCPLL_CD_SOURCE_FCLK) { | |
9583 | val = I915_READ(LCPLL_CTL); | |
9584 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
9585 | I915_WRITE(LCPLL_CTL, val); | |
9586 | ||
9587 | if (wait_for_atomic_us((I915_READ(LCPLL_CTL) & | |
9588 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
9589 | DRM_ERROR("Switching back to LCPLL failed\n"); | |
9590 | } | |
215733fa | 9591 | |
59bad947 | 9592 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); |
b6283055 | 9593 | intel_update_cdclk(dev_priv->dev); |
be256dc7 PZ |
9594 | } |
9595 | ||
765dab67 PZ |
9596 | /* |
9597 | * Package states C8 and deeper are really deep PC states that can only be | |
9598 | * reached when all the devices on the system allow it, so even if the graphics | |
9599 | * device allows PC8+, it doesn't mean the system will actually get to these | |
9600 | * states. Our driver only allows PC8+ when going into runtime PM. | |
9601 | * | |
9602 | * The requirements for PC8+ are that all the outputs are disabled, the power | |
9603 | * well is disabled and most interrupts are disabled, and these are also | |
9604 | * requirements for runtime PM. When these conditions are met, we manually do | |
9605 | * the other conditions: disable the interrupts, clocks and switch LCPLL refclk | |
9606 | * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard | |
9607 | * hang the machine. | |
9608 | * | |
9609 | * When we really reach PC8 or deeper states (not just when we allow it) we lose | |
9610 | * the state of some registers, so when we come back from PC8+ we need to | |
9611 | * restore this state. We don't get into PC8+ if we're not in RC6, so we don't | |
9612 | * need to take care of the registers kept by RC6. Notice that this happens even | |
9613 | * if we don't put the device in PCI D3 state (which is what currently happens | |
9614 | * because of the runtime PM support). | |
9615 | * | |
9616 | * For more, read "Display Sequences for Package C8" on the hardware | |
9617 | * documentation. | |
9618 | */ | |
a14cb6fc | 9619 | void hsw_enable_pc8(struct drm_i915_private *dev_priv) |
c67a470b | 9620 | { |
c67a470b PZ |
9621 | struct drm_device *dev = dev_priv->dev; |
9622 | uint32_t val; | |
9623 | ||
c67a470b PZ |
9624 | DRM_DEBUG_KMS("Enabling package C8+\n"); |
9625 | ||
c2699524 | 9626 | if (HAS_PCH_LPT_LP(dev)) { |
c67a470b PZ |
9627 | val = I915_READ(SOUTH_DSPCLK_GATE_D); |
9628 | val &= ~PCH_LP_PARTITION_LEVEL_DISABLE; | |
9629 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
9630 | } | |
9631 | ||
9632 | lpt_disable_clkout_dp(dev); | |
c67a470b PZ |
9633 | hsw_disable_lcpll(dev_priv, true, true); |
9634 | } | |
9635 | ||
a14cb6fc | 9636 | void hsw_disable_pc8(struct drm_i915_private *dev_priv) |
c67a470b PZ |
9637 | { |
9638 | struct drm_device *dev = dev_priv->dev; | |
9639 | uint32_t val; | |
9640 | ||
c67a470b PZ |
9641 | DRM_DEBUG_KMS("Disabling package C8+\n"); |
9642 | ||
9643 | hsw_restore_lcpll(dev_priv); | |
c67a470b PZ |
9644 | lpt_init_pch_refclk(dev); |
9645 | ||
c2699524 | 9646 | if (HAS_PCH_LPT_LP(dev)) { |
c67a470b PZ |
9647 | val = I915_READ(SOUTH_DSPCLK_GATE_D); |
9648 | val |= PCH_LP_PARTITION_LEVEL_DISABLE; | |
9649 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
9650 | } | |
9651 | ||
9652 | intel_prepare_ddi(dev); | |
c67a470b PZ |
9653 | } |
9654 | ||
27c329ed | 9655 | static void broxton_modeset_commit_cdclk(struct drm_atomic_state *old_state) |
f8437dd1 | 9656 | { |
a821fc46 | 9657 | struct drm_device *dev = old_state->dev; |
27c329ed | 9658 | unsigned int req_cdclk = to_intel_atomic_state(old_state)->cdclk; |
f8437dd1 | 9659 | |
27c329ed | 9660 | broxton_set_cdclk(dev, req_cdclk); |
f8437dd1 VK |
9661 | } |
9662 | ||
b432e5cf | 9663 | /* compute the max rate for new configuration */ |
27c329ed | 9664 | static int ilk_max_pixel_rate(struct drm_atomic_state *state) |
b432e5cf | 9665 | { |
b432e5cf | 9666 | struct intel_crtc *intel_crtc; |
27c329ed | 9667 | struct intel_crtc_state *crtc_state; |
b432e5cf | 9668 | int max_pixel_rate = 0; |
b432e5cf | 9669 | |
27c329ed ML |
9670 | for_each_intel_crtc(state->dev, intel_crtc) { |
9671 | int pixel_rate; | |
9672 | ||
9673 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); | |
9674 | if (IS_ERR(crtc_state)) | |
9675 | return PTR_ERR(crtc_state); | |
9676 | ||
9677 | if (!crtc_state->base.enable) | |
b432e5cf VS |
9678 | continue; |
9679 | ||
27c329ed | 9680 | pixel_rate = ilk_pipe_pixel_rate(crtc_state); |
b432e5cf VS |
9681 | |
9682 | /* pixel rate mustn't exceed 95% of cdclk with IPS on BDW */ | |
27c329ed | 9683 | if (IS_BROADWELL(state->dev) && crtc_state->ips_enabled) |
b432e5cf VS |
9684 | pixel_rate = DIV_ROUND_UP(pixel_rate * 100, 95); |
9685 | ||
9686 | max_pixel_rate = max(max_pixel_rate, pixel_rate); | |
9687 | } | |
9688 | ||
9689 | return max_pixel_rate; | |
9690 | } | |
9691 | ||
9692 | static void broadwell_set_cdclk(struct drm_device *dev, int cdclk) | |
9693 | { | |
9694 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9695 | uint32_t val, data; | |
9696 | int ret; | |
9697 | ||
9698 | if (WARN((I915_READ(LCPLL_CTL) & | |
9699 | (LCPLL_PLL_DISABLE | LCPLL_PLL_LOCK | | |
9700 | LCPLL_CD_CLOCK_DISABLE | LCPLL_ROOT_CD_CLOCK_DISABLE | | |
9701 | LCPLL_CD2X_CLOCK_DISABLE | LCPLL_POWER_DOWN_ALLOW | | |
9702 | LCPLL_CD_SOURCE_FCLK)) != LCPLL_PLL_LOCK, | |
9703 | "trying to change cdclk frequency with cdclk not enabled\n")) | |
9704 | return; | |
9705 | ||
9706 | mutex_lock(&dev_priv->rps.hw_lock); | |
9707 | ret = sandybridge_pcode_write(dev_priv, | |
9708 | BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ, 0x0); | |
9709 | mutex_unlock(&dev_priv->rps.hw_lock); | |
9710 | if (ret) { | |
9711 | DRM_ERROR("failed to inform pcode about cdclk change\n"); | |
9712 | return; | |
9713 | } | |
9714 | ||
9715 | val = I915_READ(LCPLL_CTL); | |
9716 | val |= LCPLL_CD_SOURCE_FCLK; | |
9717 | I915_WRITE(LCPLL_CTL, val); | |
9718 | ||
9719 | if (wait_for_atomic_us(I915_READ(LCPLL_CTL) & | |
9720 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
9721 | DRM_ERROR("Switching to FCLK failed\n"); | |
9722 | ||
9723 | val = I915_READ(LCPLL_CTL); | |
9724 | val &= ~LCPLL_CLK_FREQ_MASK; | |
9725 | ||
9726 | switch (cdclk) { | |
9727 | case 450000: | |
9728 | val |= LCPLL_CLK_FREQ_450; | |
9729 | data = 0; | |
9730 | break; | |
9731 | case 540000: | |
9732 | val |= LCPLL_CLK_FREQ_54O_BDW; | |
9733 | data = 1; | |
9734 | break; | |
9735 | case 337500: | |
9736 | val |= LCPLL_CLK_FREQ_337_5_BDW; | |
9737 | data = 2; | |
9738 | break; | |
9739 | case 675000: | |
9740 | val |= LCPLL_CLK_FREQ_675_BDW; | |
9741 | data = 3; | |
9742 | break; | |
9743 | default: | |
9744 | WARN(1, "invalid cdclk frequency\n"); | |
9745 | return; | |
9746 | } | |
9747 | ||
9748 | I915_WRITE(LCPLL_CTL, val); | |
9749 | ||
9750 | val = I915_READ(LCPLL_CTL); | |
9751 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
9752 | I915_WRITE(LCPLL_CTL, val); | |
9753 | ||
9754 | if (wait_for_atomic_us((I915_READ(LCPLL_CTL) & | |
9755 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
9756 | DRM_ERROR("Switching back to LCPLL failed\n"); | |
9757 | ||
9758 | mutex_lock(&dev_priv->rps.hw_lock); | |
9759 | sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, data); | |
9760 | mutex_unlock(&dev_priv->rps.hw_lock); | |
9761 | ||
9762 | intel_update_cdclk(dev); | |
9763 | ||
9764 | WARN(cdclk != dev_priv->cdclk_freq, | |
9765 | "cdclk requested %d kHz but got %d kHz\n", | |
9766 | cdclk, dev_priv->cdclk_freq); | |
9767 | } | |
9768 | ||
27c329ed | 9769 | static int broadwell_modeset_calc_cdclk(struct drm_atomic_state *state) |
b432e5cf | 9770 | { |
27c329ed ML |
9771 | struct drm_i915_private *dev_priv = to_i915(state->dev); |
9772 | int max_pixclk = ilk_max_pixel_rate(state); | |
b432e5cf VS |
9773 | int cdclk; |
9774 | ||
9775 | /* | |
9776 | * FIXME should also account for plane ratio | |
9777 | * once 64bpp pixel formats are supported. | |
9778 | */ | |
27c329ed | 9779 | if (max_pixclk > 540000) |
b432e5cf | 9780 | cdclk = 675000; |
27c329ed | 9781 | else if (max_pixclk > 450000) |
b432e5cf | 9782 | cdclk = 540000; |
27c329ed | 9783 | else if (max_pixclk > 337500) |
b432e5cf VS |
9784 | cdclk = 450000; |
9785 | else | |
9786 | cdclk = 337500; | |
9787 | ||
b432e5cf | 9788 | if (cdclk > dev_priv->max_cdclk_freq) { |
63ba534e ML |
9789 | DRM_DEBUG_KMS("requested cdclk (%d kHz) exceeds max (%d kHz)\n", |
9790 | cdclk, dev_priv->max_cdclk_freq); | |
9791 | return -EINVAL; | |
b432e5cf VS |
9792 | } |
9793 | ||
27c329ed | 9794 | to_intel_atomic_state(state)->cdclk = cdclk; |
b432e5cf VS |
9795 | |
9796 | return 0; | |
9797 | } | |
9798 | ||
27c329ed | 9799 | static void broadwell_modeset_commit_cdclk(struct drm_atomic_state *old_state) |
b432e5cf | 9800 | { |
27c329ed ML |
9801 | struct drm_device *dev = old_state->dev; |
9802 | unsigned int req_cdclk = to_intel_atomic_state(old_state)->cdclk; | |
b432e5cf | 9803 | |
27c329ed | 9804 | broadwell_set_cdclk(dev, req_cdclk); |
b432e5cf VS |
9805 | } |
9806 | ||
190f68c5 ACO |
9807 | static int haswell_crtc_compute_clock(struct intel_crtc *crtc, |
9808 | struct intel_crtc_state *crtc_state) | |
09b4ddf9 | 9809 | { |
190f68c5 | 9810 | if (!intel_ddi_pll_select(crtc, crtc_state)) |
6441ab5f | 9811 | return -EINVAL; |
716c2e55 | 9812 | |
c7653199 | 9813 | crtc->lowfreq_avail = false; |
644cef34 | 9814 | |
c8f7a0db | 9815 | return 0; |
79e53945 JB |
9816 | } |
9817 | ||
3760b59c S |
9818 | static void bxt_get_ddi_pll(struct drm_i915_private *dev_priv, |
9819 | enum port port, | |
9820 | struct intel_crtc_state *pipe_config) | |
9821 | { | |
9822 | switch (port) { | |
9823 | case PORT_A: | |
9824 | pipe_config->ddi_pll_sel = SKL_DPLL0; | |
9825 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL1; | |
9826 | break; | |
9827 | case PORT_B: | |
9828 | pipe_config->ddi_pll_sel = SKL_DPLL1; | |
9829 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL2; | |
9830 | break; | |
9831 | case PORT_C: | |
9832 | pipe_config->ddi_pll_sel = SKL_DPLL2; | |
9833 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL3; | |
9834 | break; | |
9835 | default: | |
9836 | DRM_ERROR("Incorrect port type\n"); | |
9837 | } | |
9838 | } | |
9839 | ||
96b7dfb7 S |
9840 | static void skylake_get_ddi_pll(struct drm_i915_private *dev_priv, |
9841 | enum port port, | |
5cec258b | 9842 | struct intel_crtc_state *pipe_config) |
96b7dfb7 | 9843 | { |
3148ade7 | 9844 | u32 temp, dpll_ctl1; |
96b7dfb7 S |
9845 | |
9846 | temp = I915_READ(DPLL_CTRL2) & DPLL_CTRL2_DDI_CLK_SEL_MASK(port); | |
9847 | pipe_config->ddi_pll_sel = temp >> (port * 3 + 1); | |
9848 | ||
9849 | switch (pipe_config->ddi_pll_sel) { | |
3148ade7 DL |
9850 | case SKL_DPLL0: |
9851 | /* | |
9852 | * On SKL the eDP DPLL (DPLL0 as we don't use SSC) is not part | |
9853 | * of the shared DPLL framework and thus needs to be read out | |
9854 | * separately | |
9855 | */ | |
9856 | dpll_ctl1 = I915_READ(DPLL_CTRL1); | |
9857 | pipe_config->dpll_hw_state.ctrl1 = dpll_ctl1 & 0x3f; | |
9858 | break; | |
96b7dfb7 S |
9859 | case SKL_DPLL1: |
9860 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL1; | |
9861 | break; | |
9862 | case SKL_DPLL2: | |
9863 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL2; | |
9864 | break; | |
9865 | case SKL_DPLL3: | |
9866 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL3; | |
9867 | break; | |
96b7dfb7 S |
9868 | } |
9869 | } | |
9870 | ||
7d2c8175 DL |
9871 | static void haswell_get_ddi_pll(struct drm_i915_private *dev_priv, |
9872 | enum port port, | |
5cec258b | 9873 | struct intel_crtc_state *pipe_config) |
7d2c8175 DL |
9874 | { |
9875 | pipe_config->ddi_pll_sel = I915_READ(PORT_CLK_SEL(port)); | |
9876 | ||
9877 | switch (pipe_config->ddi_pll_sel) { | |
9878 | case PORT_CLK_SEL_WRPLL1: | |
9879 | pipe_config->shared_dpll = DPLL_ID_WRPLL1; | |
9880 | break; | |
9881 | case PORT_CLK_SEL_WRPLL2: | |
9882 | pipe_config->shared_dpll = DPLL_ID_WRPLL2; | |
9883 | break; | |
00490c22 ML |
9884 | case PORT_CLK_SEL_SPLL: |
9885 | pipe_config->shared_dpll = DPLL_ID_SPLL; | |
79bd23da | 9886 | break; |
7d2c8175 DL |
9887 | } |
9888 | } | |
9889 | ||
26804afd | 9890 | static void haswell_get_ddi_port_state(struct intel_crtc *crtc, |
5cec258b | 9891 | struct intel_crtc_state *pipe_config) |
26804afd DV |
9892 | { |
9893 | struct drm_device *dev = crtc->base.dev; | |
9894 | struct drm_i915_private *dev_priv = dev->dev_private; | |
d452c5b6 | 9895 | struct intel_shared_dpll *pll; |
26804afd DV |
9896 | enum port port; |
9897 | uint32_t tmp; | |
9898 | ||
9899 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder)); | |
9900 | ||
9901 | port = (tmp & TRANS_DDI_PORT_MASK) >> TRANS_DDI_PORT_SHIFT; | |
9902 | ||
ef11bdb3 | 9903 | if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) |
96b7dfb7 | 9904 | skylake_get_ddi_pll(dev_priv, port, pipe_config); |
3760b59c S |
9905 | else if (IS_BROXTON(dev)) |
9906 | bxt_get_ddi_pll(dev_priv, port, pipe_config); | |
96b7dfb7 S |
9907 | else |
9908 | haswell_get_ddi_pll(dev_priv, port, pipe_config); | |
9cd86933 | 9909 | |
d452c5b6 DV |
9910 | if (pipe_config->shared_dpll >= 0) { |
9911 | pll = &dev_priv->shared_dplls[pipe_config->shared_dpll]; | |
9912 | ||
9913 | WARN_ON(!pll->get_hw_state(dev_priv, pll, | |
9914 | &pipe_config->dpll_hw_state)); | |
9915 | } | |
9916 | ||
26804afd DV |
9917 | /* |
9918 | * Haswell has only FDI/PCH transcoder A. It is which is connected to | |
9919 | * DDI E. So just check whether this pipe is wired to DDI E and whether | |
9920 | * the PCH transcoder is on. | |
9921 | */ | |
ca370455 DL |
9922 | if (INTEL_INFO(dev)->gen < 9 && |
9923 | (port == PORT_E) && I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) { | |
26804afd DV |
9924 | pipe_config->has_pch_encoder = true; |
9925 | ||
9926 | tmp = I915_READ(FDI_RX_CTL(PIPE_A)); | |
9927 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
9928 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
9929 | ||
9930 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
9931 | } | |
9932 | } | |
9933 | ||
0e8ffe1b | 9934 | static bool haswell_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 9935 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
9936 | { |
9937 | struct drm_device *dev = crtc->base.dev; | |
9938 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa2fe9a | 9939 | enum intel_display_power_domain pfit_domain; |
0e8ffe1b DV |
9940 | uint32_t tmp; |
9941 | ||
f458ebbc | 9942 | if (!intel_display_power_is_enabled(dev_priv, |
b5482bd0 ID |
9943 | POWER_DOMAIN_PIPE(crtc->pipe))) |
9944 | return false; | |
9945 | ||
e143a21c | 9946 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 DV |
9947 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
9948 | ||
eccb140b DV |
9949 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP)); |
9950 | if (tmp & TRANS_DDI_FUNC_ENABLE) { | |
9951 | enum pipe trans_edp_pipe; | |
9952 | switch (tmp & TRANS_DDI_EDP_INPUT_MASK) { | |
9953 | default: | |
9954 | WARN(1, "unknown pipe linked to edp transcoder\n"); | |
9955 | case TRANS_DDI_EDP_INPUT_A_ONOFF: | |
9956 | case TRANS_DDI_EDP_INPUT_A_ON: | |
9957 | trans_edp_pipe = PIPE_A; | |
9958 | break; | |
9959 | case TRANS_DDI_EDP_INPUT_B_ONOFF: | |
9960 | trans_edp_pipe = PIPE_B; | |
9961 | break; | |
9962 | case TRANS_DDI_EDP_INPUT_C_ONOFF: | |
9963 | trans_edp_pipe = PIPE_C; | |
9964 | break; | |
9965 | } | |
9966 | ||
9967 | if (trans_edp_pipe == crtc->pipe) | |
9968 | pipe_config->cpu_transcoder = TRANSCODER_EDP; | |
9969 | } | |
9970 | ||
f458ebbc | 9971 | if (!intel_display_power_is_enabled(dev_priv, |
eccb140b | 9972 | POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder))) |
2bfce950 PZ |
9973 | return false; |
9974 | ||
eccb140b | 9975 | tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder)); |
0e8ffe1b DV |
9976 | if (!(tmp & PIPECONF_ENABLE)) |
9977 | return false; | |
9978 | ||
26804afd | 9979 | haswell_get_ddi_port_state(crtc, pipe_config); |
627eb5a3 | 9980 | |
1bd1bd80 DV |
9981 | intel_get_pipe_timings(crtc, pipe_config); |
9982 | ||
a1b2278e CK |
9983 | if (INTEL_INFO(dev)->gen >= 9) { |
9984 | skl_init_scalers(dev, crtc, pipe_config); | |
9985 | } | |
9986 | ||
2fa2fe9a | 9987 | pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe); |
af99ceda CK |
9988 | |
9989 | if (INTEL_INFO(dev)->gen >= 9) { | |
9990 | pipe_config->scaler_state.scaler_id = -1; | |
9991 | pipe_config->scaler_state.scaler_users &= ~(1 << SKL_CRTC_INDEX); | |
9992 | } | |
9993 | ||
bd2e244f | 9994 | if (intel_display_power_is_enabled(dev_priv, pfit_domain)) { |
1c132b44 | 9995 | if (INTEL_INFO(dev)->gen >= 9) |
bd2e244f | 9996 | skylake_get_pfit_config(crtc, pipe_config); |
ff6d9f55 | 9997 | else |
1c132b44 | 9998 | ironlake_get_pfit_config(crtc, pipe_config); |
bd2e244f | 9999 | } |
88adfff1 | 10000 | |
e59150dc JB |
10001 | if (IS_HASWELL(dev)) |
10002 | pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) && | |
10003 | (I915_READ(IPS_CTL) & IPS_ENABLE); | |
42db64ef | 10004 | |
ebb69c95 CT |
10005 | if (pipe_config->cpu_transcoder != TRANSCODER_EDP) { |
10006 | pipe_config->pixel_multiplier = | |
10007 | I915_READ(PIPE_MULT(pipe_config->cpu_transcoder)) + 1; | |
10008 | } else { | |
10009 | pipe_config->pixel_multiplier = 1; | |
10010 | } | |
6c49f241 | 10011 | |
0e8ffe1b DV |
10012 | return true; |
10013 | } | |
10014 | ||
560b85bb CW |
10015 | static void i845_update_cursor(struct drm_crtc *crtc, u32 base) |
10016 | { | |
10017 | struct drm_device *dev = crtc->dev; | |
10018 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10019 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
dc41c154 | 10020 | uint32_t cntl = 0, size = 0; |
560b85bb | 10021 | |
dc41c154 | 10022 | if (base) { |
3dd512fb MR |
10023 | unsigned int width = intel_crtc->base.cursor->state->crtc_w; |
10024 | unsigned int height = intel_crtc->base.cursor->state->crtc_h; | |
dc41c154 VS |
10025 | unsigned int stride = roundup_pow_of_two(width) * 4; |
10026 | ||
10027 | switch (stride) { | |
10028 | default: | |
10029 | WARN_ONCE(1, "Invalid cursor width/stride, width=%u, stride=%u\n", | |
10030 | width, stride); | |
10031 | stride = 256; | |
10032 | /* fallthrough */ | |
10033 | case 256: | |
10034 | case 512: | |
10035 | case 1024: | |
10036 | case 2048: | |
10037 | break; | |
4b0e333e CW |
10038 | } |
10039 | ||
dc41c154 VS |
10040 | cntl |= CURSOR_ENABLE | |
10041 | CURSOR_GAMMA_ENABLE | | |
10042 | CURSOR_FORMAT_ARGB | | |
10043 | CURSOR_STRIDE(stride); | |
10044 | ||
10045 | size = (height << 12) | width; | |
4b0e333e | 10046 | } |
560b85bb | 10047 | |
dc41c154 VS |
10048 | if (intel_crtc->cursor_cntl != 0 && |
10049 | (intel_crtc->cursor_base != base || | |
10050 | intel_crtc->cursor_size != size || | |
10051 | intel_crtc->cursor_cntl != cntl)) { | |
10052 | /* On these chipsets we can only modify the base/size/stride | |
10053 | * whilst the cursor is disabled. | |
10054 | */ | |
0b87c24e VS |
10055 | I915_WRITE(CURCNTR(PIPE_A), 0); |
10056 | POSTING_READ(CURCNTR(PIPE_A)); | |
dc41c154 | 10057 | intel_crtc->cursor_cntl = 0; |
4b0e333e | 10058 | } |
560b85bb | 10059 | |
99d1f387 | 10060 | if (intel_crtc->cursor_base != base) { |
0b87c24e | 10061 | I915_WRITE(CURBASE(PIPE_A), base); |
99d1f387 VS |
10062 | intel_crtc->cursor_base = base; |
10063 | } | |
4726e0b0 | 10064 | |
dc41c154 VS |
10065 | if (intel_crtc->cursor_size != size) { |
10066 | I915_WRITE(CURSIZE, size); | |
10067 | intel_crtc->cursor_size = size; | |
4b0e333e | 10068 | } |
560b85bb | 10069 | |
4b0e333e | 10070 | if (intel_crtc->cursor_cntl != cntl) { |
0b87c24e VS |
10071 | I915_WRITE(CURCNTR(PIPE_A), cntl); |
10072 | POSTING_READ(CURCNTR(PIPE_A)); | |
4b0e333e | 10073 | intel_crtc->cursor_cntl = cntl; |
560b85bb | 10074 | } |
560b85bb CW |
10075 | } |
10076 | ||
560b85bb | 10077 | static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base) |
65a21cd6 JB |
10078 | { |
10079 | struct drm_device *dev = crtc->dev; | |
10080 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10081 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
10082 | int pipe = intel_crtc->pipe; | |
4b0e333e CW |
10083 | uint32_t cntl; |
10084 | ||
10085 | cntl = 0; | |
10086 | if (base) { | |
10087 | cntl = MCURSOR_GAMMA_ENABLE; | |
3dd512fb | 10088 | switch (intel_crtc->base.cursor->state->crtc_w) { |
4726e0b0 SK |
10089 | case 64: |
10090 | cntl |= CURSOR_MODE_64_ARGB_AX; | |
10091 | break; | |
10092 | case 128: | |
10093 | cntl |= CURSOR_MODE_128_ARGB_AX; | |
10094 | break; | |
10095 | case 256: | |
10096 | cntl |= CURSOR_MODE_256_ARGB_AX; | |
10097 | break; | |
10098 | default: | |
3dd512fb | 10099 | MISSING_CASE(intel_crtc->base.cursor->state->crtc_w); |
4726e0b0 | 10100 | return; |
65a21cd6 | 10101 | } |
4b0e333e | 10102 | cntl |= pipe << 28; /* Connect to correct pipe */ |
47bf17a7 | 10103 | |
fc6f93bc | 10104 | if (HAS_DDI(dev)) |
47bf17a7 | 10105 | cntl |= CURSOR_PIPE_CSC_ENABLE; |
4b0e333e | 10106 | } |
65a21cd6 | 10107 | |
8e7d688b | 10108 | if (crtc->cursor->state->rotation == BIT(DRM_ROTATE_180)) |
4398ad45 VS |
10109 | cntl |= CURSOR_ROTATE_180; |
10110 | ||
4b0e333e CW |
10111 | if (intel_crtc->cursor_cntl != cntl) { |
10112 | I915_WRITE(CURCNTR(pipe), cntl); | |
10113 | POSTING_READ(CURCNTR(pipe)); | |
10114 | intel_crtc->cursor_cntl = cntl; | |
65a21cd6 | 10115 | } |
4b0e333e | 10116 | |
65a21cd6 | 10117 | /* and commit changes on next vblank */ |
5efb3e28 VS |
10118 | I915_WRITE(CURBASE(pipe), base); |
10119 | POSTING_READ(CURBASE(pipe)); | |
99d1f387 VS |
10120 | |
10121 | intel_crtc->cursor_base = base; | |
65a21cd6 JB |
10122 | } |
10123 | ||
cda4b7d3 | 10124 | /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */ |
6b383a7f CW |
10125 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, |
10126 | bool on) | |
cda4b7d3 CW |
10127 | { |
10128 | struct drm_device *dev = crtc->dev; | |
10129 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10130 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
10131 | int pipe = intel_crtc->pipe; | |
9b4101be ML |
10132 | struct drm_plane_state *cursor_state = crtc->cursor->state; |
10133 | int x = cursor_state->crtc_x; | |
10134 | int y = cursor_state->crtc_y; | |
d6e4db15 | 10135 | u32 base = 0, pos = 0; |
cda4b7d3 | 10136 | |
d6e4db15 | 10137 | if (on) |
cda4b7d3 | 10138 | base = intel_crtc->cursor_addr; |
cda4b7d3 | 10139 | |
6e3c9717 | 10140 | if (x >= intel_crtc->config->pipe_src_w) |
d6e4db15 VS |
10141 | base = 0; |
10142 | ||
6e3c9717 | 10143 | if (y >= intel_crtc->config->pipe_src_h) |
cda4b7d3 CW |
10144 | base = 0; |
10145 | ||
10146 | if (x < 0) { | |
9b4101be | 10147 | if (x + cursor_state->crtc_w <= 0) |
cda4b7d3 CW |
10148 | base = 0; |
10149 | ||
10150 | pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT; | |
10151 | x = -x; | |
10152 | } | |
10153 | pos |= x << CURSOR_X_SHIFT; | |
10154 | ||
10155 | if (y < 0) { | |
9b4101be | 10156 | if (y + cursor_state->crtc_h <= 0) |
cda4b7d3 CW |
10157 | base = 0; |
10158 | ||
10159 | pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT; | |
10160 | y = -y; | |
10161 | } | |
10162 | pos |= y << CURSOR_Y_SHIFT; | |
10163 | ||
4b0e333e | 10164 | if (base == 0 && intel_crtc->cursor_base == 0) |
cda4b7d3 CW |
10165 | return; |
10166 | ||
5efb3e28 VS |
10167 | I915_WRITE(CURPOS(pipe), pos); |
10168 | ||
4398ad45 VS |
10169 | /* ILK+ do this automagically */ |
10170 | if (HAS_GMCH_DISPLAY(dev) && | |
8e7d688b | 10171 | crtc->cursor->state->rotation == BIT(DRM_ROTATE_180)) { |
9b4101be ML |
10172 | base += (cursor_state->crtc_h * |
10173 | cursor_state->crtc_w - 1) * 4; | |
4398ad45 VS |
10174 | } |
10175 | ||
8ac54669 | 10176 | if (IS_845G(dev) || IS_I865G(dev)) |
5efb3e28 VS |
10177 | i845_update_cursor(crtc, base); |
10178 | else | |
10179 | i9xx_update_cursor(crtc, base); | |
cda4b7d3 CW |
10180 | } |
10181 | ||
dc41c154 VS |
10182 | static bool cursor_size_ok(struct drm_device *dev, |
10183 | uint32_t width, uint32_t height) | |
10184 | { | |
10185 | if (width == 0 || height == 0) | |
10186 | return false; | |
10187 | ||
10188 | /* | |
10189 | * 845g/865g are special in that they are only limited by | |
10190 | * the width of their cursors, the height is arbitrary up to | |
10191 | * the precision of the register. Everything else requires | |
10192 | * square cursors, limited to a few power-of-two sizes. | |
10193 | */ | |
10194 | if (IS_845G(dev) || IS_I865G(dev)) { | |
10195 | if ((width & 63) != 0) | |
10196 | return false; | |
10197 | ||
10198 | if (width > (IS_845G(dev) ? 64 : 512)) | |
10199 | return false; | |
10200 | ||
10201 | if (height > 1023) | |
10202 | return false; | |
10203 | } else { | |
10204 | switch (width | height) { | |
10205 | case 256: | |
10206 | case 128: | |
10207 | if (IS_GEN2(dev)) | |
10208 | return false; | |
10209 | case 64: | |
10210 | break; | |
10211 | default: | |
10212 | return false; | |
10213 | } | |
10214 | } | |
10215 | ||
10216 | return true; | |
10217 | } | |
10218 | ||
79e53945 | 10219 | static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green, |
7203425a | 10220 | u16 *blue, uint32_t start, uint32_t size) |
79e53945 | 10221 | { |
7203425a | 10222 | int end = (start + size > 256) ? 256 : start + size, i; |
79e53945 | 10223 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 10224 | |
7203425a | 10225 | for (i = start; i < end; i++) { |
79e53945 JB |
10226 | intel_crtc->lut_r[i] = red[i] >> 8; |
10227 | intel_crtc->lut_g[i] = green[i] >> 8; | |
10228 | intel_crtc->lut_b[i] = blue[i] >> 8; | |
10229 | } | |
10230 | ||
10231 | intel_crtc_load_lut(crtc); | |
10232 | } | |
10233 | ||
79e53945 JB |
10234 | /* VESA 640x480x72Hz mode to set on the pipe */ |
10235 | static struct drm_display_mode load_detect_mode = { | |
10236 | DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664, | |
10237 | 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), | |
10238 | }; | |
10239 | ||
a8bb6818 DV |
10240 | struct drm_framebuffer * |
10241 | __intel_framebuffer_create(struct drm_device *dev, | |
10242 | struct drm_mode_fb_cmd2 *mode_cmd, | |
10243 | struct drm_i915_gem_object *obj) | |
d2dff872 CW |
10244 | { |
10245 | struct intel_framebuffer *intel_fb; | |
10246 | int ret; | |
10247 | ||
10248 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); | |
dcb1394e | 10249 | if (!intel_fb) |
d2dff872 | 10250 | return ERR_PTR(-ENOMEM); |
d2dff872 CW |
10251 | |
10252 | ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj); | |
dd4916c5 DV |
10253 | if (ret) |
10254 | goto err; | |
d2dff872 CW |
10255 | |
10256 | return &intel_fb->base; | |
dcb1394e | 10257 | |
dd4916c5 | 10258 | err: |
dd4916c5 | 10259 | kfree(intel_fb); |
dd4916c5 | 10260 | return ERR_PTR(ret); |
d2dff872 CW |
10261 | } |
10262 | ||
b5ea642a | 10263 | static struct drm_framebuffer * |
a8bb6818 DV |
10264 | intel_framebuffer_create(struct drm_device *dev, |
10265 | struct drm_mode_fb_cmd2 *mode_cmd, | |
10266 | struct drm_i915_gem_object *obj) | |
10267 | { | |
10268 | struct drm_framebuffer *fb; | |
10269 | int ret; | |
10270 | ||
10271 | ret = i915_mutex_lock_interruptible(dev); | |
10272 | if (ret) | |
10273 | return ERR_PTR(ret); | |
10274 | fb = __intel_framebuffer_create(dev, mode_cmd, obj); | |
10275 | mutex_unlock(&dev->struct_mutex); | |
10276 | ||
10277 | return fb; | |
10278 | } | |
10279 | ||
d2dff872 CW |
10280 | static u32 |
10281 | intel_framebuffer_pitch_for_width(int width, int bpp) | |
10282 | { | |
10283 | u32 pitch = DIV_ROUND_UP(width * bpp, 8); | |
10284 | return ALIGN(pitch, 64); | |
10285 | } | |
10286 | ||
10287 | static u32 | |
10288 | intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp) | |
10289 | { | |
10290 | u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp); | |
1267a26b | 10291 | return PAGE_ALIGN(pitch * mode->vdisplay); |
d2dff872 CW |
10292 | } |
10293 | ||
10294 | static struct drm_framebuffer * | |
10295 | intel_framebuffer_create_for_mode(struct drm_device *dev, | |
10296 | struct drm_display_mode *mode, | |
10297 | int depth, int bpp) | |
10298 | { | |
dcb1394e | 10299 | struct drm_framebuffer *fb; |
d2dff872 | 10300 | struct drm_i915_gem_object *obj; |
0fed39bd | 10301 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; |
d2dff872 CW |
10302 | |
10303 | obj = i915_gem_alloc_object(dev, | |
10304 | intel_framebuffer_size_for_mode(mode, bpp)); | |
10305 | if (obj == NULL) | |
10306 | return ERR_PTR(-ENOMEM); | |
10307 | ||
10308 | mode_cmd.width = mode->hdisplay; | |
10309 | mode_cmd.height = mode->vdisplay; | |
308e5bcb JB |
10310 | mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width, |
10311 | bpp); | |
5ca0c34a | 10312 | mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth); |
d2dff872 | 10313 | |
dcb1394e LW |
10314 | fb = intel_framebuffer_create(dev, &mode_cmd, obj); |
10315 | if (IS_ERR(fb)) | |
10316 | drm_gem_object_unreference_unlocked(&obj->base); | |
10317 | ||
10318 | return fb; | |
d2dff872 CW |
10319 | } |
10320 | ||
10321 | static struct drm_framebuffer * | |
10322 | mode_fits_in_fbdev(struct drm_device *dev, | |
10323 | struct drm_display_mode *mode) | |
10324 | { | |
0695726e | 10325 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
d2dff872 CW |
10326 | struct drm_i915_private *dev_priv = dev->dev_private; |
10327 | struct drm_i915_gem_object *obj; | |
10328 | struct drm_framebuffer *fb; | |
10329 | ||
4c0e5528 | 10330 | if (!dev_priv->fbdev) |
d2dff872 CW |
10331 | return NULL; |
10332 | ||
4c0e5528 | 10333 | if (!dev_priv->fbdev->fb) |
d2dff872 CW |
10334 | return NULL; |
10335 | ||
4c0e5528 DV |
10336 | obj = dev_priv->fbdev->fb->obj; |
10337 | BUG_ON(!obj); | |
10338 | ||
8bcd4553 | 10339 | fb = &dev_priv->fbdev->fb->base; |
01f2c773 VS |
10340 | if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay, |
10341 | fb->bits_per_pixel)) | |
d2dff872 CW |
10342 | return NULL; |
10343 | ||
01f2c773 | 10344 | if (obj->base.size < mode->vdisplay * fb->pitches[0]) |
d2dff872 CW |
10345 | return NULL; |
10346 | ||
10347 | return fb; | |
4520f53a DV |
10348 | #else |
10349 | return NULL; | |
10350 | #endif | |
d2dff872 CW |
10351 | } |
10352 | ||
d3a40d1b ACO |
10353 | static int intel_modeset_setup_plane_state(struct drm_atomic_state *state, |
10354 | struct drm_crtc *crtc, | |
10355 | struct drm_display_mode *mode, | |
10356 | struct drm_framebuffer *fb, | |
10357 | int x, int y) | |
10358 | { | |
10359 | struct drm_plane_state *plane_state; | |
10360 | int hdisplay, vdisplay; | |
10361 | int ret; | |
10362 | ||
10363 | plane_state = drm_atomic_get_plane_state(state, crtc->primary); | |
10364 | if (IS_ERR(plane_state)) | |
10365 | return PTR_ERR(plane_state); | |
10366 | ||
10367 | if (mode) | |
10368 | drm_crtc_get_hv_timing(mode, &hdisplay, &vdisplay); | |
10369 | else | |
10370 | hdisplay = vdisplay = 0; | |
10371 | ||
10372 | ret = drm_atomic_set_crtc_for_plane(plane_state, fb ? crtc : NULL); | |
10373 | if (ret) | |
10374 | return ret; | |
10375 | drm_atomic_set_fb_for_plane(plane_state, fb); | |
10376 | plane_state->crtc_x = 0; | |
10377 | plane_state->crtc_y = 0; | |
10378 | plane_state->crtc_w = hdisplay; | |
10379 | plane_state->crtc_h = vdisplay; | |
10380 | plane_state->src_x = x << 16; | |
10381 | plane_state->src_y = y << 16; | |
10382 | plane_state->src_w = hdisplay << 16; | |
10383 | plane_state->src_h = vdisplay << 16; | |
10384 | ||
10385 | return 0; | |
10386 | } | |
10387 | ||
d2434ab7 | 10388 | bool intel_get_load_detect_pipe(struct drm_connector *connector, |
7173188d | 10389 | struct drm_display_mode *mode, |
51fd371b RC |
10390 | struct intel_load_detect_pipe *old, |
10391 | struct drm_modeset_acquire_ctx *ctx) | |
79e53945 JB |
10392 | { |
10393 | struct intel_crtc *intel_crtc; | |
d2434ab7 DV |
10394 | struct intel_encoder *intel_encoder = |
10395 | intel_attached_encoder(connector); | |
79e53945 | 10396 | struct drm_crtc *possible_crtc; |
4ef69c7a | 10397 | struct drm_encoder *encoder = &intel_encoder->base; |
79e53945 JB |
10398 | struct drm_crtc *crtc = NULL; |
10399 | struct drm_device *dev = encoder->dev; | |
94352cf9 | 10400 | struct drm_framebuffer *fb; |
51fd371b | 10401 | struct drm_mode_config *config = &dev->mode_config; |
83a57153 | 10402 | struct drm_atomic_state *state = NULL; |
944b0c76 | 10403 | struct drm_connector_state *connector_state; |
4be07317 | 10404 | struct intel_crtc_state *crtc_state; |
51fd371b | 10405 | int ret, i = -1; |
79e53945 | 10406 | |
d2dff872 | 10407 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
c23cc417 | 10408 | connector->base.id, connector->name, |
8e329a03 | 10409 | encoder->base.id, encoder->name); |
d2dff872 | 10410 | |
51fd371b RC |
10411 | retry: |
10412 | ret = drm_modeset_lock(&config->connection_mutex, ctx); | |
10413 | if (ret) | |
ad3c558f | 10414 | goto fail; |
6e9f798d | 10415 | |
79e53945 JB |
10416 | /* |
10417 | * Algorithm gets a little messy: | |
7a5e4805 | 10418 | * |
79e53945 JB |
10419 | * - if the connector already has an assigned crtc, use it (but make |
10420 | * sure it's on first) | |
7a5e4805 | 10421 | * |
79e53945 JB |
10422 | * - try to find the first unused crtc that can drive this connector, |
10423 | * and use that if we find one | |
79e53945 JB |
10424 | */ |
10425 | ||
10426 | /* See if we already have a CRTC for this connector */ | |
10427 | if (encoder->crtc) { | |
10428 | crtc = encoder->crtc; | |
8261b191 | 10429 | |
51fd371b | 10430 | ret = drm_modeset_lock(&crtc->mutex, ctx); |
4d02e2de | 10431 | if (ret) |
ad3c558f | 10432 | goto fail; |
4d02e2de | 10433 | ret = drm_modeset_lock(&crtc->primary->mutex, ctx); |
51fd371b | 10434 | if (ret) |
ad3c558f | 10435 | goto fail; |
7b24056b | 10436 | |
24218aac | 10437 | old->dpms_mode = connector->dpms; |
8261b191 CW |
10438 | old->load_detect_temp = false; |
10439 | ||
10440 | /* Make sure the crtc and connector are running */ | |
24218aac DV |
10441 | if (connector->dpms != DRM_MODE_DPMS_ON) |
10442 | connector->funcs->dpms(connector, DRM_MODE_DPMS_ON); | |
8261b191 | 10443 | |
7173188d | 10444 | return true; |
79e53945 JB |
10445 | } |
10446 | ||
10447 | /* Find an unused one (if possible) */ | |
70e1e0ec | 10448 | for_each_crtc(dev, possible_crtc) { |
79e53945 JB |
10449 | i++; |
10450 | if (!(encoder->possible_crtcs & (1 << i))) | |
10451 | continue; | |
83d65738 | 10452 | if (possible_crtc->state->enable) |
a459249c | 10453 | continue; |
a459249c VS |
10454 | |
10455 | crtc = possible_crtc; | |
10456 | break; | |
79e53945 JB |
10457 | } |
10458 | ||
10459 | /* | |
10460 | * If we didn't find an unused CRTC, don't use any. | |
10461 | */ | |
10462 | if (!crtc) { | |
7173188d | 10463 | DRM_DEBUG_KMS("no pipe available for load-detect\n"); |
ad3c558f | 10464 | goto fail; |
79e53945 JB |
10465 | } |
10466 | ||
51fd371b RC |
10467 | ret = drm_modeset_lock(&crtc->mutex, ctx); |
10468 | if (ret) | |
ad3c558f | 10469 | goto fail; |
4d02e2de DV |
10470 | ret = drm_modeset_lock(&crtc->primary->mutex, ctx); |
10471 | if (ret) | |
ad3c558f | 10472 | goto fail; |
79e53945 JB |
10473 | |
10474 | intel_crtc = to_intel_crtc(crtc); | |
24218aac | 10475 | old->dpms_mode = connector->dpms; |
8261b191 | 10476 | old->load_detect_temp = true; |
d2dff872 | 10477 | old->release_fb = NULL; |
79e53945 | 10478 | |
83a57153 ACO |
10479 | state = drm_atomic_state_alloc(dev); |
10480 | if (!state) | |
10481 | return false; | |
10482 | ||
10483 | state->acquire_ctx = ctx; | |
10484 | ||
944b0c76 ACO |
10485 | connector_state = drm_atomic_get_connector_state(state, connector); |
10486 | if (IS_ERR(connector_state)) { | |
10487 | ret = PTR_ERR(connector_state); | |
10488 | goto fail; | |
10489 | } | |
10490 | ||
10491 | connector_state->crtc = crtc; | |
10492 | connector_state->best_encoder = &intel_encoder->base; | |
10493 | ||
4be07317 ACO |
10494 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); |
10495 | if (IS_ERR(crtc_state)) { | |
10496 | ret = PTR_ERR(crtc_state); | |
10497 | goto fail; | |
10498 | } | |
10499 | ||
49d6fa21 | 10500 | crtc_state->base.active = crtc_state->base.enable = true; |
4be07317 | 10501 | |
6492711d CW |
10502 | if (!mode) |
10503 | mode = &load_detect_mode; | |
79e53945 | 10504 | |
d2dff872 CW |
10505 | /* We need a framebuffer large enough to accommodate all accesses |
10506 | * that the plane may generate whilst we perform load detection. | |
10507 | * We can not rely on the fbcon either being present (we get called | |
10508 | * during its initialisation to detect all boot displays, or it may | |
10509 | * not even exist) or that it is large enough to satisfy the | |
10510 | * requested mode. | |
10511 | */ | |
94352cf9 DV |
10512 | fb = mode_fits_in_fbdev(dev, mode); |
10513 | if (fb == NULL) { | |
d2dff872 | 10514 | DRM_DEBUG_KMS("creating tmp fb for load-detection\n"); |
94352cf9 DV |
10515 | fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32); |
10516 | old->release_fb = fb; | |
d2dff872 CW |
10517 | } else |
10518 | DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n"); | |
94352cf9 | 10519 | if (IS_ERR(fb)) { |
d2dff872 | 10520 | DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n"); |
412b61d8 | 10521 | goto fail; |
79e53945 | 10522 | } |
79e53945 | 10523 | |
d3a40d1b ACO |
10524 | ret = intel_modeset_setup_plane_state(state, crtc, mode, fb, 0, 0); |
10525 | if (ret) | |
10526 | goto fail; | |
10527 | ||
8c7b5ccb ACO |
10528 | drm_mode_copy(&crtc_state->base.mode, mode); |
10529 | ||
74c090b1 | 10530 | if (drm_atomic_commit(state)) { |
6492711d | 10531 | DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n"); |
d2dff872 CW |
10532 | if (old->release_fb) |
10533 | old->release_fb->funcs->destroy(old->release_fb); | |
412b61d8 | 10534 | goto fail; |
79e53945 | 10535 | } |
9128b040 | 10536 | crtc->primary->crtc = crtc; |
7173188d | 10537 | |
79e53945 | 10538 | /* let the connector get through one full cycle before testing */ |
9d0498a2 | 10539 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
7173188d | 10540 | return true; |
412b61d8 | 10541 | |
ad3c558f | 10542 | fail: |
e5d958ef ACO |
10543 | drm_atomic_state_free(state); |
10544 | state = NULL; | |
83a57153 | 10545 | |
51fd371b RC |
10546 | if (ret == -EDEADLK) { |
10547 | drm_modeset_backoff(ctx); | |
10548 | goto retry; | |
10549 | } | |
10550 | ||
412b61d8 | 10551 | return false; |
79e53945 JB |
10552 | } |
10553 | ||
d2434ab7 | 10554 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
49172fee ACO |
10555 | struct intel_load_detect_pipe *old, |
10556 | struct drm_modeset_acquire_ctx *ctx) | |
79e53945 | 10557 | { |
83a57153 | 10558 | struct drm_device *dev = connector->dev; |
d2434ab7 DV |
10559 | struct intel_encoder *intel_encoder = |
10560 | intel_attached_encoder(connector); | |
4ef69c7a | 10561 | struct drm_encoder *encoder = &intel_encoder->base; |
7b24056b | 10562 | struct drm_crtc *crtc = encoder->crtc; |
412b61d8 | 10563 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
83a57153 | 10564 | struct drm_atomic_state *state; |
944b0c76 | 10565 | struct drm_connector_state *connector_state; |
4be07317 | 10566 | struct intel_crtc_state *crtc_state; |
d3a40d1b | 10567 | int ret; |
79e53945 | 10568 | |
d2dff872 | 10569 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
c23cc417 | 10570 | connector->base.id, connector->name, |
8e329a03 | 10571 | encoder->base.id, encoder->name); |
d2dff872 | 10572 | |
8261b191 | 10573 | if (old->load_detect_temp) { |
83a57153 | 10574 | state = drm_atomic_state_alloc(dev); |
944b0c76 ACO |
10575 | if (!state) |
10576 | goto fail; | |
83a57153 ACO |
10577 | |
10578 | state->acquire_ctx = ctx; | |
10579 | ||
944b0c76 ACO |
10580 | connector_state = drm_atomic_get_connector_state(state, connector); |
10581 | if (IS_ERR(connector_state)) | |
10582 | goto fail; | |
10583 | ||
4be07317 ACO |
10584 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); |
10585 | if (IS_ERR(crtc_state)) | |
10586 | goto fail; | |
10587 | ||
944b0c76 ACO |
10588 | connector_state->best_encoder = NULL; |
10589 | connector_state->crtc = NULL; | |
10590 | ||
49d6fa21 | 10591 | crtc_state->base.enable = crtc_state->base.active = false; |
4be07317 | 10592 | |
d3a40d1b ACO |
10593 | ret = intel_modeset_setup_plane_state(state, crtc, NULL, NULL, |
10594 | 0, 0); | |
10595 | if (ret) | |
10596 | goto fail; | |
10597 | ||
74c090b1 | 10598 | ret = drm_atomic_commit(state); |
2bfb4627 ACO |
10599 | if (ret) |
10600 | goto fail; | |
d2dff872 | 10601 | |
36206361 DV |
10602 | if (old->release_fb) { |
10603 | drm_framebuffer_unregister_private(old->release_fb); | |
10604 | drm_framebuffer_unreference(old->release_fb); | |
10605 | } | |
d2dff872 | 10606 | |
0622a53c | 10607 | return; |
79e53945 JB |
10608 | } |
10609 | ||
c751ce4f | 10610 | /* Switch crtc and encoder back off if necessary */ |
24218aac DV |
10611 | if (old->dpms_mode != DRM_MODE_DPMS_ON) |
10612 | connector->funcs->dpms(connector, old->dpms_mode); | |
944b0c76 ACO |
10613 | |
10614 | return; | |
10615 | fail: | |
10616 | DRM_DEBUG_KMS("Couldn't release load detect pipe.\n"); | |
10617 | drm_atomic_state_free(state); | |
79e53945 JB |
10618 | } |
10619 | ||
da4a1efa | 10620 | static int i9xx_pll_refclk(struct drm_device *dev, |
5cec258b | 10621 | const struct intel_crtc_state *pipe_config) |
da4a1efa VS |
10622 | { |
10623 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10624 | u32 dpll = pipe_config->dpll_hw_state.dpll; | |
10625 | ||
10626 | if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN) | |
e91e941b | 10627 | return dev_priv->vbt.lvds_ssc_freq; |
da4a1efa VS |
10628 | else if (HAS_PCH_SPLIT(dev)) |
10629 | return 120000; | |
10630 | else if (!IS_GEN2(dev)) | |
10631 | return 96000; | |
10632 | else | |
10633 | return 48000; | |
10634 | } | |
10635 | ||
79e53945 | 10636 | /* Returns the clock of the currently programmed mode of the given pipe. */ |
f1f644dc | 10637 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 10638 | struct intel_crtc_state *pipe_config) |
79e53945 | 10639 | { |
f1f644dc | 10640 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 10641 | struct drm_i915_private *dev_priv = dev->dev_private; |
f1f644dc | 10642 | int pipe = pipe_config->cpu_transcoder; |
293623f7 | 10643 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
79e53945 JB |
10644 | u32 fp; |
10645 | intel_clock_t clock; | |
dccbea3b | 10646 | int port_clock; |
da4a1efa | 10647 | int refclk = i9xx_pll_refclk(dev, pipe_config); |
79e53945 JB |
10648 | |
10649 | if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0) | |
293623f7 | 10650 | fp = pipe_config->dpll_hw_state.fp0; |
79e53945 | 10651 | else |
293623f7 | 10652 | fp = pipe_config->dpll_hw_state.fp1; |
79e53945 JB |
10653 | |
10654 | clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT; | |
f2b115e6 AJ |
10655 | if (IS_PINEVIEW(dev)) { |
10656 | clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1; | |
10657 | clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
2177832f SL |
10658 | } else { |
10659 | clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT; | |
10660 | clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
10661 | } | |
10662 | ||
a6c45cf0 | 10663 | if (!IS_GEN2(dev)) { |
f2b115e6 AJ |
10664 | if (IS_PINEVIEW(dev)) |
10665 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >> | |
10666 | DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW); | |
2177832f SL |
10667 | else |
10668 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >> | |
79e53945 JB |
10669 | DPLL_FPA01_P1_POST_DIV_SHIFT); |
10670 | ||
10671 | switch (dpll & DPLL_MODE_MASK) { | |
10672 | case DPLLB_MODE_DAC_SERIAL: | |
10673 | clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ? | |
10674 | 5 : 10; | |
10675 | break; | |
10676 | case DPLLB_MODE_LVDS: | |
10677 | clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ? | |
10678 | 7 : 14; | |
10679 | break; | |
10680 | default: | |
28c97730 | 10681 | DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed " |
79e53945 | 10682 | "mode\n", (int)(dpll & DPLL_MODE_MASK)); |
f1f644dc | 10683 | return; |
79e53945 JB |
10684 | } |
10685 | ||
ac58c3f0 | 10686 | if (IS_PINEVIEW(dev)) |
dccbea3b | 10687 | port_clock = pnv_calc_dpll_params(refclk, &clock); |
ac58c3f0 | 10688 | else |
dccbea3b | 10689 | port_clock = i9xx_calc_dpll_params(refclk, &clock); |
79e53945 | 10690 | } else { |
0fb58223 | 10691 | u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS); |
b1c560d1 | 10692 | bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN); |
79e53945 JB |
10693 | |
10694 | if (is_lvds) { | |
10695 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >> | |
10696 | DPLL_FPA01_P1_POST_DIV_SHIFT); | |
b1c560d1 VS |
10697 | |
10698 | if (lvds & LVDS_CLKB_POWER_UP) | |
10699 | clock.p2 = 7; | |
10700 | else | |
10701 | clock.p2 = 14; | |
79e53945 JB |
10702 | } else { |
10703 | if (dpll & PLL_P1_DIVIDE_BY_TWO) | |
10704 | clock.p1 = 2; | |
10705 | else { | |
10706 | clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >> | |
10707 | DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; | |
10708 | } | |
10709 | if (dpll & PLL_P2_DIVIDE_BY_4) | |
10710 | clock.p2 = 4; | |
10711 | else | |
10712 | clock.p2 = 2; | |
79e53945 | 10713 | } |
da4a1efa | 10714 | |
dccbea3b | 10715 | port_clock = i9xx_calc_dpll_params(refclk, &clock); |
79e53945 JB |
10716 | } |
10717 | ||
18442d08 VS |
10718 | /* |
10719 | * This value includes pixel_multiplier. We will use | |
241bfc38 | 10720 | * port_clock to compute adjusted_mode.crtc_clock in the |
18442d08 VS |
10721 | * encoder's get_config() function. |
10722 | */ | |
dccbea3b | 10723 | pipe_config->port_clock = port_clock; |
f1f644dc JB |
10724 | } |
10725 | ||
6878da05 VS |
10726 | int intel_dotclock_calculate(int link_freq, |
10727 | const struct intel_link_m_n *m_n) | |
f1f644dc | 10728 | { |
f1f644dc JB |
10729 | /* |
10730 | * The calculation for the data clock is: | |
1041a02f | 10731 | * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp |
f1f644dc | 10732 | * But we want to avoid losing precison if possible, so: |
1041a02f | 10733 | * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp)) |
f1f644dc JB |
10734 | * |
10735 | * and the link clock is simpler: | |
1041a02f | 10736 | * link_clock = (m * link_clock) / n |
f1f644dc JB |
10737 | */ |
10738 | ||
6878da05 VS |
10739 | if (!m_n->link_n) |
10740 | return 0; | |
f1f644dc | 10741 | |
6878da05 VS |
10742 | return div_u64((u64)m_n->link_m * link_freq, m_n->link_n); |
10743 | } | |
f1f644dc | 10744 | |
18442d08 | 10745 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
5cec258b | 10746 | struct intel_crtc_state *pipe_config) |
6878da05 VS |
10747 | { |
10748 | struct drm_device *dev = crtc->base.dev; | |
79e53945 | 10749 | |
18442d08 VS |
10750 | /* read out port_clock from the DPLL */ |
10751 | i9xx_crtc_clock_get(crtc, pipe_config); | |
f1f644dc | 10752 | |
f1f644dc | 10753 | /* |
18442d08 | 10754 | * This value does not include pixel_multiplier. |
241bfc38 | 10755 | * We will check that port_clock and adjusted_mode.crtc_clock |
18442d08 VS |
10756 | * agree once we know their relationship in the encoder's |
10757 | * get_config() function. | |
79e53945 | 10758 | */ |
2d112de7 | 10759 | pipe_config->base.adjusted_mode.crtc_clock = |
18442d08 VS |
10760 | intel_dotclock_calculate(intel_fdi_link_freq(dev) * 10000, |
10761 | &pipe_config->fdi_m_n); | |
79e53945 JB |
10762 | } |
10763 | ||
10764 | /** Returns the currently programmed mode of the given pipe. */ | |
10765 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
10766 | struct drm_crtc *crtc) | |
10767 | { | |
548f245b | 10768 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 10769 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6e3c9717 | 10770 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
79e53945 | 10771 | struct drm_display_mode *mode; |
5cec258b | 10772 | struct intel_crtc_state pipe_config; |
fe2b8f9d PZ |
10773 | int htot = I915_READ(HTOTAL(cpu_transcoder)); |
10774 | int hsync = I915_READ(HSYNC(cpu_transcoder)); | |
10775 | int vtot = I915_READ(VTOTAL(cpu_transcoder)); | |
10776 | int vsync = I915_READ(VSYNC(cpu_transcoder)); | |
293623f7 | 10777 | enum pipe pipe = intel_crtc->pipe; |
79e53945 JB |
10778 | |
10779 | mode = kzalloc(sizeof(*mode), GFP_KERNEL); | |
10780 | if (!mode) | |
10781 | return NULL; | |
10782 | ||
f1f644dc JB |
10783 | /* |
10784 | * Construct a pipe_config sufficient for getting the clock info | |
10785 | * back out of crtc_clock_get. | |
10786 | * | |
10787 | * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need | |
10788 | * to use a real value here instead. | |
10789 | */ | |
293623f7 | 10790 | pipe_config.cpu_transcoder = (enum transcoder) pipe; |
f1f644dc | 10791 | pipe_config.pixel_multiplier = 1; |
293623f7 VS |
10792 | pipe_config.dpll_hw_state.dpll = I915_READ(DPLL(pipe)); |
10793 | pipe_config.dpll_hw_state.fp0 = I915_READ(FP0(pipe)); | |
10794 | pipe_config.dpll_hw_state.fp1 = I915_READ(FP1(pipe)); | |
f1f644dc JB |
10795 | i9xx_crtc_clock_get(intel_crtc, &pipe_config); |
10796 | ||
773ae034 | 10797 | mode->clock = pipe_config.port_clock / pipe_config.pixel_multiplier; |
79e53945 JB |
10798 | mode->hdisplay = (htot & 0xffff) + 1; |
10799 | mode->htotal = ((htot & 0xffff0000) >> 16) + 1; | |
10800 | mode->hsync_start = (hsync & 0xffff) + 1; | |
10801 | mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; | |
10802 | mode->vdisplay = (vtot & 0xffff) + 1; | |
10803 | mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1; | |
10804 | mode->vsync_start = (vsync & 0xffff) + 1; | |
10805 | mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1; | |
10806 | ||
10807 | drm_mode_set_name(mode); | |
79e53945 JB |
10808 | |
10809 | return mode; | |
10810 | } | |
10811 | ||
f047e395 CW |
10812 | void intel_mark_busy(struct drm_device *dev) |
10813 | { | |
c67a470b PZ |
10814 | struct drm_i915_private *dev_priv = dev->dev_private; |
10815 | ||
f62a0076 CW |
10816 | if (dev_priv->mm.busy) |
10817 | return; | |
10818 | ||
43694d69 | 10819 | intel_runtime_pm_get(dev_priv); |
c67a470b | 10820 | i915_update_gfx_val(dev_priv); |
43cf3bf0 CW |
10821 | if (INTEL_INFO(dev)->gen >= 6) |
10822 | gen6_rps_busy(dev_priv); | |
f62a0076 | 10823 | dev_priv->mm.busy = true; |
f047e395 CW |
10824 | } |
10825 | ||
10826 | void intel_mark_idle(struct drm_device *dev) | |
652c393a | 10827 | { |
c67a470b | 10828 | struct drm_i915_private *dev_priv = dev->dev_private; |
652c393a | 10829 | |
f62a0076 CW |
10830 | if (!dev_priv->mm.busy) |
10831 | return; | |
10832 | ||
10833 | dev_priv->mm.busy = false; | |
10834 | ||
3d13ef2e | 10835 | if (INTEL_INFO(dev)->gen >= 6) |
b29c19b6 | 10836 | gen6_rps_idle(dev->dev_private); |
bb4cdd53 | 10837 | |
43694d69 | 10838 | intel_runtime_pm_put(dev_priv); |
652c393a JB |
10839 | } |
10840 | ||
79e53945 JB |
10841 | static void intel_crtc_destroy(struct drm_crtc *crtc) |
10842 | { | |
10843 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
67e77c5a DV |
10844 | struct drm_device *dev = crtc->dev; |
10845 | struct intel_unpin_work *work; | |
67e77c5a | 10846 | |
5e2d7afc | 10847 | spin_lock_irq(&dev->event_lock); |
67e77c5a DV |
10848 | work = intel_crtc->unpin_work; |
10849 | intel_crtc->unpin_work = NULL; | |
5e2d7afc | 10850 | spin_unlock_irq(&dev->event_lock); |
67e77c5a DV |
10851 | |
10852 | if (work) { | |
10853 | cancel_work_sync(&work->work); | |
10854 | kfree(work); | |
10855 | } | |
79e53945 JB |
10856 | |
10857 | drm_crtc_cleanup(crtc); | |
67e77c5a | 10858 | |
79e53945 JB |
10859 | kfree(intel_crtc); |
10860 | } | |
10861 | ||
6b95a207 KH |
10862 | static void intel_unpin_work_fn(struct work_struct *__work) |
10863 | { | |
10864 | struct intel_unpin_work *work = | |
10865 | container_of(__work, struct intel_unpin_work, work); | |
a9ff8714 VS |
10866 | struct intel_crtc *crtc = to_intel_crtc(work->crtc); |
10867 | struct drm_device *dev = crtc->base.dev; | |
10868 | struct drm_plane *primary = crtc->base.primary; | |
6b95a207 | 10869 | |
b4a98e57 | 10870 | mutex_lock(&dev->struct_mutex); |
a9ff8714 | 10871 | intel_unpin_fb_obj(work->old_fb, primary->state); |
05394f39 | 10872 | drm_gem_object_unreference(&work->pending_flip_obj->base); |
d9e86c0e | 10873 | |
f06cc1b9 | 10874 | if (work->flip_queued_req) |
146d84f0 | 10875 | i915_gem_request_assign(&work->flip_queued_req, NULL); |
b4a98e57 CW |
10876 | mutex_unlock(&dev->struct_mutex); |
10877 | ||
a9ff8714 | 10878 | intel_frontbuffer_flip_complete(dev, to_intel_plane(primary)->frontbuffer_bit); |
89ed88ba | 10879 | drm_framebuffer_unreference(work->old_fb); |
f99d7069 | 10880 | |
a9ff8714 VS |
10881 | BUG_ON(atomic_read(&crtc->unpin_work_count) == 0); |
10882 | atomic_dec(&crtc->unpin_work_count); | |
b4a98e57 | 10883 | |
6b95a207 KH |
10884 | kfree(work); |
10885 | } | |
10886 | ||
1afe3e9d | 10887 | static void do_intel_finish_page_flip(struct drm_device *dev, |
49b14a5c | 10888 | struct drm_crtc *crtc) |
6b95a207 | 10889 | { |
6b95a207 KH |
10890 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
10891 | struct intel_unpin_work *work; | |
6b95a207 KH |
10892 | unsigned long flags; |
10893 | ||
10894 | /* Ignore early vblank irqs */ | |
10895 | if (intel_crtc == NULL) | |
10896 | return; | |
10897 | ||
f326038a DV |
10898 | /* |
10899 | * This is called both by irq handlers and the reset code (to complete | |
10900 | * lost pageflips) so needs the full irqsave spinlocks. | |
10901 | */ | |
6b95a207 KH |
10902 | spin_lock_irqsave(&dev->event_lock, flags); |
10903 | work = intel_crtc->unpin_work; | |
e7d841ca CW |
10904 | |
10905 | /* Ensure we don't miss a work->pending update ... */ | |
10906 | smp_rmb(); | |
10907 | ||
10908 | if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) { | |
6b95a207 KH |
10909 | spin_unlock_irqrestore(&dev->event_lock, flags); |
10910 | return; | |
10911 | } | |
10912 | ||
d6bbafa1 | 10913 | page_flip_completed(intel_crtc); |
0af7e4df | 10914 | |
6b95a207 | 10915 | spin_unlock_irqrestore(&dev->event_lock, flags); |
6b95a207 KH |
10916 | } |
10917 | ||
1afe3e9d JB |
10918 | void intel_finish_page_flip(struct drm_device *dev, int pipe) |
10919 | { | |
fbee40df | 10920 | struct drm_i915_private *dev_priv = dev->dev_private; |
1afe3e9d JB |
10921 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
10922 | ||
49b14a5c | 10923 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
10924 | } |
10925 | ||
10926 | void intel_finish_page_flip_plane(struct drm_device *dev, int plane) | |
10927 | { | |
fbee40df | 10928 | struct drm_i915_private *dev_priv = dev->dev_private; |
1afe3e9d JB |
10929 | struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane]; |
10930 | ||
49b14a5c | 10931 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
10932 | } |
10933 | ||
75f7f3ec VS |
10934 | /* Is 'a' after or equal to 'b'? */ |
10935 | static bool g4x_flip_count_after_eq(u32 a, u32 b) | |
10936 | { | |
10937 | return !((a - b) & 0x80000000); | |
10938 | } | |
10939 | ||
10940 | static bool page_flip_finished(struct intel_crtc *crtc) | |
10941 | { | |
10942 | struct drm_device *dev = crtc->base.dev; | |
10943 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10944 | ||
bdfa7542 VS |
10945 | if (i915_reset_in_progress(&dev_priv->gpu_error) || |
10946 | crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter)) | |
10947 | return true; | |
10948 | ||
75f7f3ec VS |
10949 | /* |
10950 | * The relevant registers doen't exist on pre-ctg. | |
10951 | * As the flip done interrupt doesn't trigger for mmio | |
10952 | * flips on gmch platforms, a flip count check isn't | |
10953 | * really needed there. But since ctg has the registers, | |
10954 | * include it in the check anyway. | |
10955 | */ | |
10956 | if (INTEL_INFO(dev)->gen < 5 && !IS_G4X(dev)) | |
10957 | return true; | |
10958 | ||
10959 | /* | |
10960 | * A DSPSURFLIVE check isn't enough in case the mmio and CS flips | |
10961 | * used the same base address. In that case the mmio flip might | |
10962 | * have completed, but the CS hasn't even executed the flip yet. | |
10963 | * | |
10964 | * A flip count check isn't enough as the CS might have updated | |
10965 | * the base address just after start of vblank, but before we | |
10966 | * managed to process the interrupt. This means we'd complete the | |
10967 | * CS flip too soon. | |
10968 | * | |
10969 | * Combining both checks should get us a good enough result. It may | |
10970 | * still happen that the CS flip has been executed, but has not | |
10971 | * yet actually completed. But in case the base address is the same | |
10972 | * anyway, we don't really care. | |
10973 | */ | |
10974 | return (I915_READ(DSPSURFLIVE(crtc->plane)) & ~0xfff) == | |
10975 | crtc->unpin_work->gtt_offset && | |
fd8f507c | 10976 | g4x_flip_count_after_eq(I915_READ(PIPE_FLIPCOUNT_G4X(crtc->pipe)), |
75f7f3ec VS |
10977 | crtc->unpin_work->flip_count); |
10978 | } | |
10979 | ||
6b95a207 KH |
10980 | void intel_prepare_page_flip(struct drm_device *dev, int plane) |
10981 | { | |
fbee40df | 10982 | struct drm_i915_private *dev_priv = dev->dev_private; |
6b95a207 KH |
10983 | struct intel_crtc *intel_crtc = |
10984 | to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]); | |
10985 | unsigned long flags; | |
10986 | ||
f326038a DV |
10987 | |
10988 | /* | |
10989 | * This is called both by irq handlers and the reset code (to complete | |
10990 | * lost pageflips) so needs the full irqsave spinlocks. | |
10991 | * | |
10992 | * NB: An MMIO update of the plane base pointer will also | |
e7d841ca CW |
10993 | * generate a page-flip completion irq, i.e. every modeset |
10994 | * is also accompanied by a spurious intel_prepare_page_flip(). | |
10995 | */ | |
6b95a207 | 10996 | spin_lock_irqsave(&dev->event_lock, flags); |
75f7f3ec | 10997 | if (intel_crtc->unpin_work && page_flip_finished(intel_crtc)) |
e7d841ca | 10998 | atomic_inc_not_zero(&intel_crtc->unpin_work->pending); |
6b95a207 KH |
10999 | spin_unlock_irqrestore(&dev->event_lock, flags); |
11000 | } | |
11001 | ||
6042639c | 11002 | static inline void intel_mark_page_flip_active(struct intel_unpin_work *work) |
e7d841ca CW |
11003 | { |
11004 | /* Ensure that the work item is consistent when activating it ... */ | |
11005 | smp_wmb(); | |
6042639c | 11006 | atomic_set(&work->pending, INTEL_FLIP_PENDING); |
e7d841ca CW |
11007 | /* and that it is marked active as soon as the irq could fire. */ |
11008 | smp_wmb(); | |
11009 | } | |
11010 | ||
8c9f3aaf JB |
11011 | static int intel_gen2_queue_flip(struct drm_device *dev, |
11012 | struct drm_crtc *crtc, | |
11013 | struct drm_framebuffer *fb, | |
ed8d1975 | 11014 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11015 | struct drm_i915_gem_request *req, |
ed8d1975 | 11016 | uint32_t flags) |
8c9f3aaf | 11017 | { |
6258fbe2 | 11018 | struct intel_engine_cs *ring = req->ring; |
8c9f3aaf | 11019 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8c9f3aaf JB |
11020 | u32 flip_mask; |
11021 | int ret; | |
11022 | ||
5fb9de1a | 11023 | ret = intel_ring_begin(req, 6); |
8c9f3aaf | 11024 | if (ret) |
4fa62c89 | 11025 | return ret; |
8c9f3aaf JB |
11026 | |
11027 | /* Can't queue multiple flips, so wait for the previous | |
11028 | * one to finish before executing the next. | |
11029 | */ | |
11030 | if (intel_crtc->plane) | |
11031 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
11032 | else | |
11033 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
11034 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
11035 | intel_ring_emit(ring, MI_NOOP); | |
11036 | intel_ring_emit(ring, MI_DISPLAY_FLIP | | |
11037 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
11038 | intel_ring_emit(ring, fb->pitches[0]); | |
75f7f3ec | 11039 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
6d90c952 | 11040 | intel_ring_emit(ring, 0); /* aux display base address, unused */ |
e7d841ca | 11041 | |
6042639c | 11042 | intel_mark_page_flip_active(intel_crtc->unpin_work); |
83d4092b | 11043 | return 0; |
8c9f3aaf JB |
11044 | } |
11045 | ||
11046 | static int intel_gen3_queue_flip(struct drm_device *dev, | |
11047 | struct drm_crtc *crtc, | |
11048 | struct drm_framebuffer *fb, | |
ed8d1975 | 11049 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11050 | struct drm_i915_gem_request *req, |
ed8d1975 | 11051 | uint32_t flags) |
8c9f3aaf | 11052 | { |
6258fbe2 | 11053 | struct intel_engine_cs *ring = req->ring; |
8c9f3aaf | 11054 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8c9f3aaf JB |
11055 | u32 flip_mask; |
11056 | int ret; | |
11057 | ||
5fb9de1a | 11058 | ret = intel_ring_begin(req, 6); |
8c9f3aaf | 11059 | if (ret) |
4fa62c89 | 11060 | return ret; |
8c9f3aaf JB |
11061 | |
11062 | if (intel_crtc->plane) | |
11063 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
11064 | else | |
11065 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
11066 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
11067 | intel_ring_emit(ring, MI_NOOP); | |
11068 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | | |
11069 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
11070 | intel_ring_emit(ring, fb->pitches[0]); | |
75f7f3ec | 11071 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
6d90c952 DV |
11072 | intel_ring_emit(ring, MI_NOOP); |
11073 | ||
6042639c | 11074 | intel_mark_page_flip_active(intel_crtc->unpin_work); |
83d4092b | 11075 | return 0; |
8c9f3aaf JB |
11076 | } |
11077 | ||
11078 | static int intel_gen4_queue_flip(struct drm_device *dev, | |
11079 | struct drm_crtc *crtc, | |
11080 | struct drm_framebuffer *fb, | |
ed8d1975 | 11081 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11082 | struct drm_i915_gem_request *req, |
ed8d1975 | 11083 | uint32_t flags) |
8c9f3aaf | 11084 | { |
6258fbe2 | 11085 | struct intel_engine_cs *ring = req->ring; |
8c9f3aaf JB |
11086 | struct drm_i915_private *dev_priv = dev->dev_private; |
11087 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
11088 | uint32_t pf, pipesrc; | |
11089 | int ret; | |
11090 | ||
5fb9de1a | 11091 | ret = intel_ring_begin(req, 4); |
8c9f3aaf | 11092 | if (ret) |
4fa62c89 | 11093 | return ret; |
8c9f3aaf JB |
11094 | |
11095 | /* i965+ uses the linear or tiled offsets from the | |
11096 | * Display Registers (which do not change across a page-flip) | |
11097 | * so we need only reprogram the base address. | |
11098 | */ | |
6d90c952 DV |
11099 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
11100 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
11101 | intel_ring_emit(ring, fb->pitches[0]); | |
75f7f3ec | 11102 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset | |
c2c75131 | 11103 | obj->tiling_mode); |
8c9f3aaf JB |
11104 | |
11105 | /* XXX Enabling the panel-fitter across page-flip is so far | |
11106 | * untested on non-native modes, so ignore it for now. | |
11107 | * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE; | |
11108 | */ | |
11109 | pf = 0; | |
11110 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; | |
6d90c952 | 11111 | intel_ring_emit(ring, pf | pipesrc); |
e7d841ca | 11112 | |
6042639c | 11113 | intel_mark_page_flip_active(intel_crtc->unpin_work); |
83d4092b | 11114 | return 0; |
8c9f3aaf JB |
11115 | } |
11116 | ||
11117 | static int intel_gen6_queue_flip(struct drm_device *dev, | |
11118 | struct drm_crtc *crtc, | |
11119 | struct drm_framebuffer *fb, | |
ed8d1975 | 11120 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11121 | struct drm_i915_gem_request *req, |
ed8d1975 | 11122 | uint32_t flags) |
8c9f3aaf | 11123 | { |
6258fbe2 | 11124 | struct intel_engine_cs *ring = req->ring; |
8c9f3aaf JB |
11125 | struct drm_i915_private *dev_priv = dev->dev_private; |
11126 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
11127 | uint32_t pf, pipesrc; | |
11128 | int ret; | |
11129 | ||
5fb9de1a | 11130 | ret = intel_ring_begin(req, 4); |
8c9f3aaf | 11131 | if (ret) |
4fa62c89 | 11132 | return ret; |
8c9f3aaf | 11133 | |
6d90c952 DV |
11134 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
11135 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
11136 | intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode); | |
75f7f3ec | 11137 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
8c9f3aaf | 11138 | |
dc257cf1 DV |
11139 | /* Contrary to the suggestions in the documentation, |
11140 | * "Enable Panel Fitter" does not seem to be required when page | |
11141 | * flipping with a non-native mode, and worse causes a normal | |
11142 | * modeset to fail. | |
11143 | * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE; | |
11144 | */ | |
11145 | pf = 0; | |
8c9f3aaf | 11146 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; |
6d90c952 | 11147 | intel_ring_emit(ring, pf | pipesrc); |
e7d841ca | 11148 | |
6042639c | 11149 | intel_mark_page_flip_active(intel_crtc->unpin_work); |
83d4092b | 11150 | return 0; |
8c9f3aaf JB |
11151 | } |
11152 | ||
7c9017e5 JB |
11153 | static int intel_gen7_queue_flip(struct drm_device *dev, |
11154 | struct drm_crtc *crtc, | |
11155 | struct drm_framebuffer *fb, | |
ed8d1975 | 11156 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11157 | struct drm_i915_gem_request *req, |
ed8d1975 | 11158 | uint32_t flags) |
7c9017e5 | 11159 | { |
6258fbe2 | 11160 | struct intel_engine_cs *ring = req->ring; |
7c9017e5 | 11161 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
cb05d8de | 11162 | uint32_t plane_bit = 0; |
ffe74d75 CW |
11163 | int len, ret; |
11164 | ||
eba905b2 | 11165 | switch (intel_crtc->plane) { |
cb05d8de DV |
11166 | case PLANE_A: |
11167 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A; | |
11168 | break; | |
11169 | case PLANE_B: | |
11170 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B; | |
11171 | break; | |
11172 | case PLANE_C: | |
11173 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C; | |
11174 | break; | |
11175 | default: | |
11176 | WARN_ONCE(1, "unknown plane in flip command\n"); | |
4fa62c89 | 11177 | return -ENODEV; |
cb05d8de DV |
11178 | } |
11179 | ||
ffe74d75 | 11180 | len = 4; |
f476828a | 11181 | if (ring->id == RCS) { |
ffe74d75 | 11182 | len += 6; |
f476828a DL |
11183 | /* |
11184 | * On Gen 8, SRM is now taking an extra dword to accommodate | |
11185 | * 48bits addresses, and we need a NOOP for the batch size to | |
11186 | * stay even. | |
11187 | */ | |
11188 | if (IS_GEN8(dev)) | |
11189 | len += 2; | |
11190 | } | |
ffe74d75 | 11191 | |
f66fab8e VS |
11192 | /* |
11193 | * BSpec MI_DISPLAY_FLIP for IVB: | |
11194 | * "The full packet must be contained within the same cache line." | |
11195 | * | |
11196 | * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same | |
11197 | * cacheline, if we ever start emitting more commands before | |
11198 | * the MI_DISPLAY_FLIP we may need to first emit everything else, | |
11199 | * then do the cacheline alignment, and finally emit the | |
11200 | * MI_DISPLAY_FLIP. | |
11201 | */ | |
bba09b12 | 11202 | ret = intel_ring_cacheline_align(req); |
f66fab8e | 11203 | if (ret) |
4fa62c89 | 11204 | return ret; |
f66fab8e | 11205 | |
5fb9de1a | 11206 | ret = intel_ring_begin(req, len); |
7c9017e5 | 11207 | if (ret) |
4fa62c89 | 11208 | return ret; |
7c9017e5 | 11209 | |
ffe74d75 CW |
11210 | /* Unmask the flip-done completion message. Note that the bspec says that |
11211 | * we should do this for both the BCS and RCS, and that we must not unmask | |
11212 | * more than one flip event at any time (or ensure that one flip message | |
11213 | * can be sent by waiting for flip-done prior to queueing new flips). | |
11214 | * Experimentation says that BCS works despite DERRMR masking all | |
11215 | * flip-done completion events and that unmasking all planes at once | |
11216 | * for the RCS also doesn't appear to drop events. Setting the DERRMR | |
11217 | * to zero does lead to lockups within MI_DISPLAY_FLIP. | |
11218 | */ | |
11219 | if (ring->id == RCS) { | |
11220 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1)); | |
f92a9162 | 11221 | intel_ring_emit_reg(ring, DERRMR); |
ffe74d75 CW |
11222 | intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE | |
11223 | DERRMR_PIPEB_PRI_FLIP_DONE | | |
11224 | DERRMR_PIPEC_PRI_FLIP_DONE)); | |
f476828a | 11225 | if (IS_GEN8(dev)) |
f1afe24f | 11226 | intel_ring_emit(ring, MI_STORE_REGISTER_MEM_GEN8 | |
f476828a DL |
11227 | MI_SRM_LRM_GLOBAL_GTT); |
11228 | else | |
f1afe24f | 11229 | intel_ring_emit(ring, MI_STORE_REGISTER_MEM | |
f476828a | 11230 | MI_SRM_LRM_GLOBAL_GTT); |
f92a9162 | 11231 | intel_ring_emit_reg(ring, DERRMR); |
ffe74d75 | 11232 | intel_ring_emit(ring, ring->scratch.gtt_offset + 256); |
f476828a DL |
11233 | if (IS_GEN8(dev)) { |
11234 | intel_ring_emit(ring, 0); | |
11235 | intel_ring_emit(ring, MI_NOOP); | |
11236 | } | |
ffe74d75 CW |
11237 | } |
11238 | ||
cb05d8de | 11239 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit); |
01f2c773 | 11240 | intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode)); |
75f7f3ec | 11241 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
7c9017e5 | 11242 | intel_ring_emit(ring, (MI_NOOP)); |
e7d841ca | 11243 | |
6042639c | 11244 | intel_mark_page_flip_active(intel_crtc->unpin_work); |
83d4092b | 11245 | return 0; |
7c9017e5 JB |
11246 | } |
11247 | ||
84c33a64 SG |
11248 | static bool use_mmio_flip(struct intel_engine_cs *ring, |
11249 | struct drm_i915_gem_object *obj) | |
11250 | { | |
11251 | /* | |
11252 | * This is not being used for older platforms, because | |
11253 | * non-availability of flip done interrupt forces us to use | |
11254 | * CS flips. Older platforms derive flip done using some clever | |
11255 | * tricks involving the flip_pending status bits and vblank irqs. | |
11256 | * So using MMIO flips there would disrupt this mechanism. | |
11257 | */ | |
11258 | ||
8e09bf83 CW |
11259 | if (ring == NULL) |
11260 | return true; | |
11261 | ||
84c33a64 SG |
11262 | if (INTEL_INFO(ring->dev)->gen < 5) |
11263 | return false; | |
11264 | ||
11265 | if (i915.use_mmio_flip < 0) | |
11266 | return false; | |
11267 | else if (i915.use_mmio_flip > 0) | |
11268 | return true; | |
14bf993e OM |
11269 | else if (i915.enable_execlists) |
11270 | return true; | |
fd8e058a AG |
11271 | else if (obj->base.dma_buf && |
11272 | !reservation_object_test_signaled_rcu(obj->base.dma_buf->resv, | |
11273 | false)) | |
11274 | return true; | |
84c33a64 | 11275 | else |
b4716185 | 11276 | return ring != i915_gem_request_get_ring(obj->last_write_req); |
84c33a64 SG |
11277 | } |
11278 | ||
6042639c | 11279 | static void skl_do_mmio_flip(struct intel_crtc *intel_crtc, |
86efe24a | 11280 | unsigned int rotation, |
6042639c | 11281 | struct intel_unpin_work *work) |
ff944564 DL |
11282 | { |
11283 | struct drm_device *dev = intel_crtc->base.dev; | |
11284 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11285 | struct drm_framebuffer *fb = intel_crtc->base.primary->fb; | |
ff944564 | 11286 | const enum pipe pipe = intel_crtc->pipe; |
86efe24a | 11287 | u32 ctl, stride, tile_height; |
ff944564 DL |
11288 | |
11289 | ctl = I915_READ(PLANE_CTL(pipe, 0)); | |
11290 | ctl &= ~PLANE_CTL_TILED_MASK; | |
2ebef630 TU |
11291 | switch (fb->modifier[0]) { |
11292 | case DRM_FORMAT_MOD_NONE: | |
11293 | break; | |
11294 | case I915_FORMAT_MOD_X_TILED: | |
ff944564 | 11295 | ctl |= PLANE_CTL_TILED_X; |
2ebef630 TU |
11296 | break; |
11297 | case I915_FORMAT_MOD_Y_TILED: | |
11298 | ctl |= PLANE_CTL_TILED_Y; | |
11299 | break; | |
11300 | case I915_FORMAT_MOD_Yf_TILED: | |
11301 | ctl |= PLANE_CTL_TILED_YF; | |
11302 | break; | |
11303 | default: | |
11304 | MISSING_CASE(fb->modifier[0]); | |
11305 | } | |
ff944564 DL |
11306 | |
11307 | /* | |
11308 | * The stride is either expressed as a multiple of 64 bytes chunks for | |
11309 | * linear buffers or in number of tiles for tiled buffers. | |
11310 | */ | |
86efe24a TU |
11311 | if (intel_rotation_90_or_270(rotation)) { |
11312 | /* stride = Surface height in tiles */ | |
11313 | tile_height = intel_tile_height(dev, fb->pixel_format, | |
11314 | fb->modifier[0], 0); | |
11315 | stride = DIV_ROUND_UP(fb->height, tile_height); | |
11316 | } else { | |
11317 | stride = fb->pitches[0] / | |
11318 | intel_fb_stride_alignment(dev, fb->modifier[0], | |
11319 | fb->pixel_format); | |
11320 | } | |
ff944564 DL |
11321 | |
11322 | /* | |
11323 | * Both PLANE_CTL and PLANE_STRIDE are not updated on vblank but on | |
11324 | * PLANE_SURF updates, the update is then guaranteed to be atomic. | |
11325 | */ | |
11326 | I915_WRITE(PLANE_CTL(pipe, 0), ctl); | |
11327 | I915_WRITE(PLANE_STRIDE(pipe, 0), stride); | |
11328 | ||
6042639c | 11329 | I915_WRITE(PLANE_SURF(pipe, 0), work->gtt_offset); |
ff944564 DL |
11330 | POSTING_READ(PLANE_SURF(pipe, 0)); |
11331 | } | |
11332 | ||
6042639c CW |
11333 | static void ilk_do_mmio_flip(struct intel_crtc *intel_crtc, |
11334 | struct intel_unpin_work *work) | |
84c33a64 SG |
11335 | { |
11336 | struct drm_device *dev = intel_crtc->base.dev; | |
11337 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11338 | struct intel_framebuffer *intel_fb = | |
11339 | to_intel_framebuffer(intel_crtc->base.primary->fb); | |
11340 | struct drm_i915_gem_object *obj = intel_fb->obj; | |
f0f59a00 | 11341 | i915_reg_t reg = DSPCNTR(intel_crtc->plane); |
84c33a64 | 11342 | u32 dspcntr; |
84c33a64 | 11343 | |
84c33a64 SG |
11344 | dspcntr = I915_READ(reg); |
11345 | ||
c5d97472 DL |
11346 | if (obj->tiling_mode != I915_TILING_NONE) |
11347 | dspcntr |= DISPPLANE_TILED; | |
11348 | else | |
11349 | dspcntr &= ~DISPPLANE_TILED; | |
11350 | ||
84c33a64 SG |
11351 | I915_WRITE(reg, dspcntr); |
11352 | ||
6042639c | 11353 | I915_WRITE(DSPSURF(intel_crtc->plane), work->gtt_offset); |
84c33a64 | 11354 | POSTING_READ(DSPSURF(intel_crtc->plane)); |
ff944564 DL |
11355 | } |
11356 | ||
11357 | /* | |
11358 | * XXX: This is the temporary way to update the plane registers until we get | |
11359 | * around to using the usual plane update functions for MMIO flips | |
11360 | */ | |
6042639c | 11361 | static void intel_do_mmio_flip(struct intel_mmio_flip *mmio_flip) |
ff944564 | 11362 | { |
6042639c CW |
11363 | struct intel_crtc *crtc = mmio_flip->crtc; |
11364 | struct intel_unpin_work *work; | |
11365 | ||
11366 | spin_lock_irq(&crtc->base.dev->event_lock); | |
11367 | work = crtc->unpin_work; | |
11368 | spin_unlock_irq(&crtc->base.dev->event_lock); | |
11369 | if (work == NULL) | |
11370 | return; | |
ff944564 | 11371 | |
6042639c | 11372 | intel_mark_page_flip_active(work); |
ff944564 | 11373 | |
6042639c | 11374 | intel_pipe_update_start(crtc); |
ff944564 | 11375 | |
6042639c | 11376 | if (INTEL_INFO(mmio_flip->i915)->gen >= 9) |
86efe24a | 11377 | skl_do_mmio_flip(crtc, mmio_flip->rotation, work); |
ff944564 DL |
11378 | else |
11379 | /* use_mmio_flip() retricts MMIO flips to ilk+ */ | |
6042639c | 11380 | ilk_do_mmio_flip(crtc, work); |
ff944564 | 11381 | |
6042639c | 11382 | intel_pipe_update_end(crtc); |
84c33a64 SG |
11383 | } |
11384 | ||
9362c7c5 | 11385 | static void intel_mmio_flip_work_func(struct work_struct *work) |
84c33a64 | 11386 | { |
b2cfe0ab CW |
11387 | struct intel_mmio_flip *mmio_flip = |
11388 | container_of(work, struct intel_mmio_flip, work); | |
fd8e058a AG |
11389 | struct intel_framebuffer *intel_fb = |
11390 | to_intel_framebuffer(mmio_flip->crtc->base.primary->fb); | |
11391 | struct drm_i915_gem_object *obj = intel_fb->obj; | |
84c33a64 | 11392 | |
6042639c | 11393 | if (mmio_flip->req) { |
eed29a5b | 11394 | WARN_ON(__i915_wait_request(mmio_flip->req, |
b2cfe0ab | 11395 | mmio_flip->crtc->reset_counter, |
bcafc4e3 CW |
11396 | false, NULL, |
11397 | &mmio_flip->i915->rps.mmioflips)); | |
6042639c CW |
11398 | i915_gem_request_unreference__unlocked(mmio_flip->req); |
11399 | } | |
84c33a64 | 11400 | |
fd8e058a AG |
11401 | /* For framebuffer backed by dmabuf, wait for fence */ |
11402 | if (obj->base.dma_buf) | |
11403 | WARN_ON(reservation_object_wait_timeout_rcu(obj->base.dma_buf->resv, | |
11404 | false, false, | |
11405 | MAX_SCHEDULE_TIMEOUT) < 0); | |
11406 | ||
6042639c | 11407 | intel_do_mmio_flip(mmio_flip); |
b2cfe0ab | 11408 | kfree(mmio_flip); |
84c33a64 SG |
11409 | } |
11410 | ||
11411 | static int intel_queue_mmio_flip(struct drm_device *dev, | |
11412 | struct drm_crtc *crtc, | |
86efe24a | 11413 | struct drm_i915_gem_object *obj) |
84c33a64 | 11414 | { |
b2cfe0ab CW |
11415 | struct intel_mmio_flip *mmio_flip; |
11416 | ||
11417 | mmio_flip = kmalloc(sizeof(*mmio_flip), GFP_KERNEL); | |
11418 | if (mmio_flip == NULL) | |
11419 | return -ENOMEM; | |
84c33a64 | 11420 | |
bcafc4e3 | 11421 | mmio_flip->i915 = to_i915(dev); |
eed29a5b | 11422 | mmio_flip->req = i915_gem_request_reference(obj->last_write_req); |
b2cfe0ab | 11423 | mmio_flip->crtc = to_intel_crtc(crtc); |
86efe24a | 11424 | mmio_flip->rotation = crtc->primary->state->rotation; |
536f5b5e | 11425 | |
b2cfe0ab CW |
11426 | INIT_WORK(&mmio_flip->work, intel_mmio_flip_work_func); |
11427 | schedule_work(&mmio_flip->work); | |
84c33a64 | 11428 | |
84c33a64 SG |
11429 | return 0; |
11430 | } | |
11431 | ||
8c9f3aaf JB |
11432 | static int intel_default_queue_flip(struct drm_device *dev, |
11433 | struct drm_crtc *crtc, | |
11434 | struct drm_framebuffer *fb, | |
ed8d1975 | 11435 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11436 | struct drm_i915_gem_request *req, |
ed8d1975 | 11437 | uint32_t flags) |
8c9f3aaf JB |
11438 | { |
11439 | return -ENODEV; | |
11440 | } | |
11441 | ||
d6bbafa1 CW |
11442 | static bool __intel_pageflip_stall_check(struct drm_device *dev, |
11443 | struct drm_crtc *crtc) | |
11444 | { | |
11445 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11446 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
11447 | struct intel_unpin_work *work = intel_crtc->unpin_work; | |
11448 | u32 addr; | |
11449 | ||
11450 | if (atomic_read(&work->pending) >= INTEL_FLIP_COMPLETE) | |
11451 | return true; | |
11452 | ||
908565c2 CW |
11453 | if (atomic_read(&work->pending) < INTEL_FLIP_PENDING) |
11454 | return false; | |
11455 | ||
d6bbafa1 CW |
11456 | if (!work->enable_stall_check) |
11457 | return false; | |
11458 | ||
11459 | if (work->flip_ready_vblank == 0) { | |
3a8a946e DV |
11460 | if (work->flip_queued_req && |
11461 | !i915_gem_request_completed(work->flip_queued_req, true)) | |
d6bbafa1 CW |
11462 | return false; |
11463 | ||
1e3feefd | 11464 | work->flip_ready_vblank = drm_crtc_vblank_count(crtc); |
d6bbafa1 CW |
11465 | } |
11466 | ||
1e3feefd | 11467 | if (drm_crtc_vblank_count(crtc) - work->flip_ready_vblank < 3) |
d6bbafa1 CW |
11468 | return false; |
11469 | ||
11470 | /* Potential stall - if we see that the flip has happened, | |
11471 | * assume a missed interrupt. */ | |
11472 | if (INTEL_INFO(dev)->gen >= 4) | |
11473 | addr = I915_HI_DISPBASE(I915_READ(DSPSURF(intel_crtc->plane))); | |
11474 | else | |
11475 | addr = I915_READ(DSPADDR(intel_crtc->plane)); | |
11476 | ||
11477 | /* There is a potential issue here with a false positive after a flip | |
11478 | * to the same address. We could address this by checking for a | |
11479 | * non-incrementing frame counter. | |
11480 | */ | |
11481 | return addr == work->gtt_offset; | |
11482 | } | |
11483 | ||
11484 | void intel_check_page_flip(struct drm_device *dev, int pipe) | |
11485 | { | |
11486 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11487 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
11488 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6ad790c0 | 11489 | struct intel_unpin_work *work; |
f326038a | 11490 | |
6c51d46f | 11491 | WARN_ON(!in_interrupt()); |
d6bbafa1 CW |
11492 | |
11493 | if (crtc == NULL) | |
11494 | return; | |
11495 | ||
f326038a | 11496 | spin_lock(&dev->event_lock); |
6ad790c0 CW |
11497 | work = intel_crtc->unpin_work; |
11498 | if (work != NULL && __intel_pageflip_stall_check(dev, crtc)) { | |
d6bbafa1 | 11499 | WARN_ONCE(1, "Kicking stuck page flip: queued at %d, now %d\n", |
6ad790c0 | 11500 | work->flip_queued_vblank, drm_vblank_count(dev, pipe)); |
d6bbafa1 | 11501 | page_flip_completed(intel_crtc); |
6ad790c0 | 11502 | work = NULL; |
d6bbafa1 | 11503 | } |
6ad790c0 CW |
11504 | if (work != NULL && |
11505 | drm_vblank_count(dev, pipe) - work->flip_queued_vblank > 1) | |
11506 | intel_queue_rps_boost_for_request(dev, work->flip_queued_req); | |
f326038a | 11507 | spin_unlock(&dev->event_lock); |
d6bbafa1 CW |
11508 | } |
11509 | ||
6b95a207 KH |
11510 | static int intel_crtc_page_flip(struct drm_crtc *crtc, |
11511 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
11512 | struct drm_pending_vblank_event *event, |
11513 | uint32_t page_flip_flags) | |
6b95a207 KH |
11514 | { |
11515 | struct drm_device *dev = crtc->dev; | |
11516 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f4510a27 | 11517 | struct drm_framebuffer *old_fb = crtc->primary->fb; |
2ff8fde1 | 11518 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
6b95a207 | 11519 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
455a6808 | 11520 | struct drm_plane *primary = crtc->primary; |
a071fa00 | 11521 | enum pipe pipe = intel_crtc->pipe; |
6b95a207 | 11522 | struct intel_unpin_work *work; |
a4872ba6 | 11523 | struct intel_engine_cs *ring; |
cf5d8a46 | 11524 | bool mmio_flip; |
91af127f | 11525 | struct drm_i915_gem_request *request = NULL; |
52e68630 | 11526 | int ret; |
6b95a207 | 11527 | |
2ff8fde1 MR |
11528 | /* |
11529 | * drm_mode_page_flip_ioctl() should already catch this, but double | |
11530 | * check to be safe. In the future we may enable pageflipping from | |
11531 | * a disabled primary plane. | |
11532 | */ | |
11533 | if (WARN_ON(intel_fb_obj(old_fb) == NULL)) | |
11534 | return -EBUSY; | |
11535 | ||
e6a595d2 | 11536 | /* Can't change pixel format via MI display flips. */ |
f4510a27 | 11537 | if (fb->pixel_format != crtc->primary->fb->pixel_format) |
e6a595d2 VS |
11538 | return -EINVAL; |
11539 | ||
11540 | /* | |
11541 | * TILEOFF/LINOFF registers can't be changed via MI display flips. | |
11542 | * Note that pitch changes could also affect these register. | |
11543 | */ | |
11544 | if (INTEL_INFO(dev)->gen > 3 && | |
f4510a27 MR |
11545 | (fb->offsets[0] != crtc->primary->fb->offsets[0] || |
11546 | fb->pitches[0] != crtc->primary->fb->pitches[0])) | |
e6a595d2 VS |
11547 | return -EINVAL; |
11548 | ||
f900db47 CW |
11549 | if (i915_terminally_wedged(&dev_priv->gpu_error)) |
11550 | goto out_hang; | |
11551 | ||
b14c5679 | 11552 | work = kzalloc(sizeof(*work), GFP_KERNEL); |
6b95a207 KH |
11553 | if (work == NULL) |
11554 | return -ENOMEM; | |
11555 | ||
6b95a207 | 11556 | work->event = event; |
b4a98e57 | 11557 | work->crtc = crtc; |
ab8d6675 | 11558 | work->old_fb = old_fb; |
6b95a207 KH |
11559 | INIT_WORK(&work->work, intel_unpin_work_fn); |
11560 | ||
87b6b101 | 11561 | ret = drm_crtc_vblank_get(crtc); |
7317c75e JB |
11562 | if (ret) |
11563 | goto free_work; | |
11564 | ||
6b95a207 | 11565 | /* We borrow the event spin lock for protecting unpin_work */ |
5e2d7afc | 11566 | spin_lock_irq(&dev->event_lock); |
6b95a207 | 11567 | if (intel_crtc->unpin_work) { |
d6bbafa1 CW |
11568 | /* Before declaring the flip queue wedged, check if |
11569 | * the hardware completed the operation behind our backs. | |
11570 | */ | |
11571 | if (__intel_pageflip_stall_check(dev, crtc)) { | |
11572 | DRM_DEBUG_DRIVER("flip queue: previous flip completed, continuing\n"); | |
11573 | page_flip_completed(intel_crtc); | |
11574 | } else { | |
11575 | DRM_DEBUG_DRIVER("flip queue: crtc already busy\n"); | |
5e2d7afc | 11576 | spin_unlock_irq(&dev->event_lock); |
468f0b44 | 11577 | |
d6bbafa1 CW |
11578 | drm_crtc_vblank_put(crtc); |
11579 | kfree(work); | |
11580 | return -EBUSY; | |
11581 | } | |
6b95a207 KH |
11582 | } |
11583 | intel_crtc->unpin_work = work; | |
5e2d7afc | 11584 | spin_unlock_irq(&dev->event_lock); |
6b95a207 | 11585 | |
b4a98e57 CW |
11586 | if (atomic_read(&intel_crtc->unpin_work_count) >= 2) |
11587 | flush_workqueue(dev_priv->wq); | |
11588 | ||
75dfca80 | 11589 | /* Reference the objects for the scheduled work. */ |
ab8d6675 | 11590 | drm_framebuffer_reference(work->old_fb); |
05394f39 | 11591 | drm_gem_object_reference(&obj->base); |
6b95a207 | 11592 | |
f4510a27 | 11593 | crtc->primary->fb = fb; |
afd65eb4 | 11594 | update_state_fb(crtc->primary); |
1ed1f968 | 11595 | |
e1f99ce6 | 11596 | work->pending_flip_obj = obj; |
e1f99ce6 | 11597 | |
89ed88ba CW |
11598 | ret = i915_mutex_lock_interruptible(dev); |
11599 | if (ret) | |
11600 | goto cleanup; | |
11601 | ||
b4a98e57 | 11602 | atomic_inc(&intel_crtc->unpin_work_count); |
10d83730 | 11603 | intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter); |
e1f99ce6 | 11604 | |
75f7f3ec | 11605 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) |
fd8f507c | 11606 | work->flip_count = I915_READ(PIPE_FLIPCOUNT_G4X(pipe)) + 1; |
75f7f3ec | 11607 | |
4fa62c89 VS |
11608 | if (IS_VALLEYVIEW(dev)) { |
11609 | ring = &dev_priv->ring[BCS]; | |
ab8d6675 | 11610 | if (obj->tiling_mode != intel_fb_obj(work->old_fb)->tiling_mode) |
8e09bf83 CW |
11611 | /* vlv: DISPLAY_FLIP fails to change tiling */ |
11612 | ring = NULL; | |
48bf5b2d | 11613 | } else if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) { |
2a92d5bc | 11614 | ring = &dev_priv->ring[BCS]; |
4fa62c89 | 11615 | } else if (INTEL_INFO(dev)->gen >= 7) { |
b4716185 | 11616 | ring = i915_gem_request_get_ring(obj->last_write_req); |
4fa62c89 VS |
11617 | if (ring == NULL || ring->id != RCS) |
11618 | ring = &dev_priv->ring[BCS]; | |
11619 | } else { | |
11620 | ring = &dev_priv->ring[RCS]; | |
11621 | } | |
11622 | ||
cf5d8a46 CW |
11623 | mmio_flip = use_mmio_flip(ring, obj); |
11624 | ||
11625 | /* When using CS flips, we want to emit semaphores between rings. | |
11626 | * However, when using mmio flips we will create a task to do the | |
11627 | * synchronisation, so all we want here is to pin the framebuffer | |
11628 | * into the display plane and skip any waits. | |
11629 | */ | |
7580d774 ML |
11630 | if (!mmio_flip) { |
11631 | ret = i915_gem_object_sync(obj, ring, &request); | |
11632 | if (ret) | |
11633 | goto cleanup_pending; | |
11634 | } | |
11635 | ||
82bc3b2d | 11636 | ret = intel_pin_and_fence_fb_obj(crtc->primary, fb, |
7580d774 | 11637 | crtc->primary->state); |
8c9f3aaf JB |
11638 | if (ret) |
11639 | goto cleanup_pending; | |
6b95a207 | 11640 | |
dedf278c TU |
11641 | work->gtt_offset = intel_plane_obj_offset(to_intel_plane(primary), |
11642 | obj, 0); | |
11643 | work->gtt_offset += intel_crtc->dspaddr_offset; | |
4fa62c89 | 11644 | |
cf5d8a46 | 11645 | if (mmio_flip) { |
86efe24a | 11646 | ret = intel_queue_mmio_flip(dev, crtc, obj); |
d6bbafa1 CW |
11647 | if (ret) |
11648 | goto cleanup_unpin; | |
11649 | ||
f06cc1b9 JH |
11650 | i915_gem_request_assign(&work->flip_queued_req, |
11651 | obj->last_write_req); | |
d6bbafa1 | 11652 | } else { |
6258fbe2 JH |
11653 | if (!request) { |
11654 | ret = i915_gem_request_alloc(ring, ring->default_context, &request); | |
11655 | if (ret) | |
11656 | goto cleanup_unpin; | |
11657 | } | |
11658 | ||
11659 | ret = dev_priv->display.queue_flip(dev, crtc, fb, obj, request, | |
d6bbafa1 CW |
11660 | page_flip_flags); |
11661 | if (ret) | |
11662 | goto cleanup_unpin; | |
11663 | ||
6258fbe2 | 11664 | i915_gem_request_assign(&work->flip_queued_req, request); |
d6bbafa1 CW |
11665 | } |
11666 | ||
91af127f | 11667 | if (request) |
75289874 | 11668 | i915_add_request_no_flush(request); |
91af127f | 11669 | |
1e3feefd | 11670 | work->flip_queued_vblank = drm_crtc_vblank_count(crtc); |
d6bbafa1 | 11671 | work->enable_stall_check = true; |
4fa62c89 | 11672 | |
ab8d6675 | 11673 | i915_gem_track_fb(intel_fb_obj(work->old_fb), obj, |
a9ff8714 | 11674 | to_intel_plane(primary)->frontbuffer_bit); |
c80ac854 | 11675 | mutex_unlock(&dev->struct_mutex); |
a071fa00 | 11676 | |
d029bcad | 11677 | intel_fbc_deactivate(intel_crtc); |
a9ff8714 VS |
11678 | intel_frontbuffer_flip_prepare(dev, |
11679 | to_intel_plane(primary)->frontbuffer_bit); | |
6b95a207 | 11680 | |
e5510fac JB |
11681 | trace_i915_flip_request(intel_crtc->plane, obj); |
11682 | ||
6b95a207 | 11683 | return 0; |
96b099fd | 11684 | |
4fa62c89 | 11685 | cleanup_unpin: |
82bc3b2d | 11686 | intel_unpin_fb_obj(fb, crtc->primary->state); |
8c9f3aaf | 11687 | cleanup_pending: |
91af127f JH |
11688 | if (request) |
11689 | i915_gem_request_cancel(request); | |
b4a98e57 | 11690 | atomic_dec(&intel_crtc->unpin_work_count); |
89ed88ba CW |
11691 | mutex_unlock(&dev->struct_mutex); |
11692 | cleanup: | |
f4510a27 | 11693 | crtc->primary->fb = old_fb; |
afd65eb4 | 11694 | update_state_fb(crtc->primary); |
89ed88ba CW |
11695 | |
11696 | drm_gem_object_unreference_unlocked(&obj->base); | |
ab8d6675 | 11697 | drm_framebuffer_unreference(work->old_fb); |
96b099fd | 11698 | |
5e2d7afc | 11699 | spin_lock_irq(&dev->event_lock); |
96b099fd | 11700 | intel_crtc->unpin_work = NULL; |
5e2d7afc | 11701 | spin_unlock_irq(&dev->event_lock); |
96b099fd | 11702 | |
87b6b101 | 11703 | drm_crtc_vblank_put(crtc); |
7317c75e | 11704 | free_work: |
96b099fd CW |
11705 | kfree(work); |
11706 | ||
f900db47 | 11707 | if (ret == -EIO) { |
02e0efb5 ML |
11708 | struct drm_atomic_state *state; |
11709 | struct drm_plane_state *plane_state; | |
11710 | ||
f900db47 | 11711 | out_hang: |
02e0efb5 ML |
11712 | state = drm_atomic_state_alloc(dev); |
11713 | if (!state) | |
11714 | return -ENOMEM; | |
11715 | state->acquire_ctx = drm_modeset_legacy_acquire_ctx(crtc); | |
11716 | ||
11717 | retry: | |
11718 | plane_state = drm_atomic_get_plane_state(state, primary); | |
11719 | ret = PTR_ERR_OR_ZERO(plane_state); | |
11720 | if (!ret) { | |
11721 | drm_atomic_set_fb_for_plane(plane_state, fb); | |
11722 | ||
11723 | ret = drm_atomic_set_crtc_for_plane(plane_state, crtc); | |
11724 | if (!ret) | |
11725 | ret = drm_atomic_commit(state); | |
11726 | } | |
11727 | ||
11728 | if (ret == -EDEADLK) { | |
11729 | drm_modeset_backoff(state->acquire_ctx); | |
11730 | drm_atomic_state_clear(state); | |
11731 | goto retry; | |
11732 | } | |
11733 | ||
11734 | if (ret) | |
11735 | drm_atomic_state_free(state); | |
11736 | ||
f0d3dad3 | 11737 | if (ret == 0 && event) { |
5e2d7afc | 11738 | spin_lock_irq(&dev->event_lock); |
a071fa00 | 11739 | drm_send_vblank_event(dev, pipe, event); |
5e2d7afc | 11740 | spin_unlock_irq(&dev->event_lock); |
f0d3dad3 | 11741 | } |
f900db47 | 11742 | } |
96b099fd | 11743 | return ret; |
6b95a207 KH |
11744 | } |
11745 | ||
da20eabd ML |
11746 | |
11747 | /** | |
11748 | * intel_wm_need_update - Check whether watermarks need updating | |
11749 | * @plane: drm plane | |
11750 | * @state: new plane state | |
11751 | * | |
11752 | * Check current plane state versus the new one to determine whether | |
11753 | * watermarks need to be recalculated. | |
11754 | * | |
11755 | * Returns true or false. | |
11756 | */ | |
11757 | static bool intel_wm_need_update(struct drm_plane *plane, | |
11758 | struct drm_plane_state *state) | |
11759 | { | |
d21fbe87 MR |
11760 | struct intel_plane_state *new = to_intel_plane_state(state); |
11761 | struct intel_plane_state *cur = to_intel_plane_state(plane->state); | |
11762 | ||
11763 | /* Update watermarks on tiling or size changes. */ | |
92826fcd ML |
11764 | if (new->visible != cur->visible) |
11765 | return true; | |
11766 | ||
11767 | if (!cur->base.fb || !new->base.fb) | |
11768 | return false; | |
11769 | ||
11770 | if (cur->base.fb->modifier[0] != new->base.fb->modifier[0] || | |
11771 | cur->base.rotation != new->base.rotation || | |
d21fbe87 MR |
11772 | drm_rect_width(&new->src) != drm_rect_width(&cur->src) || |
11773 | drm_rect_height(&new->src) != drm_rect_height(&cur->src) || | |
11774 | drm_rect_width(&new->dst) != drm_rect_width(&cur->dst) || | |
11775 | drm_rect_height(&new->dst) != drm_rect_height(&cur->dst)) | |
2791a16c | 11776 | return true; |
7809e5ae | 11777 | |
2791a16c | 11778 | return false; |
7809e5ae MR |
11779 | } |
11780 | ||
d21fbe87 MR |
11781 | static bool needs_scaling(struct intel_plane_state *state) |
11782 | { | |
11783 | int src_w = drm_rect_width(&state->src) >> 16; | |
11784 | int src_h = drm_rect_height(&state->src) >> 16; | |
11785 | int dst_w = drm_rect_width(&state->dst); | |
11786 | int dst_h = drm_rect_height(&state->dst); | |
11787 | ||
11788 | return (src_w != dst_w || src_h != dst_h); | |
11789 | } | |
11790 | ||
da20eabd ML |
11791 | int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state, |
11792 | struct drm_plane_state *plane_state) | |
11793 | { | |
ab1d3a0e | 11794 | struct intel_crtc_state *pipe_config = to_intel_crtc_state(crtc_state); |
da20eabd ML |
11795 | struct drm_crtc *crtc = crtc_state->crtc; |
11796 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
11797 | struct drm_plane *plane = plane_state->plane; | |
11798 | struct drm_device *dev = crtc->dev; | |
11799 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11800 | struct intel_plane_state *old_plane_state = | |
11801 | to_intel_plane_state(plane->state); | |
11802 | int idx = intel_crtc->base.base.id, ret; | |
11803 | int i = drm_plane_index(plane); | |
11804 | bool mode_changed = needs_modeset(crtc_state); | |
11805 | bool was_crtc_enabled = crtc->state->active; | |
11806 | bool is_crtc_enabled = crtc_state->active; | |
da20eabd ML |
11807 | bool turn_off, turn_on, visible, was_visible; |
11808 | struct drm_framebuffer *fb = plane_state->fb; | |
11809 | ||
11810 | if (crtc_state && INTEL_INFO(dev)->gen >= 9 && | |
11811 | plane->type != DRM_PLANE_TYPE_CURSOR) { | |
11812 | ret = skl_update_scaler_plane( | |
11813 | to_intel_crtc_state(crtc_state), | |
11814 | to_intel_plane_state(plane_state)); | |
11815 | if (ret) | |
11816 | return ret; | |
11817 | } | |
11818 | ||
da20eabd ML |
11819 | was_visible = old_plane_state->visible; |
11820 | visible = to_intel_plane_state(plane_state)->visible; | |
11821 | ||
11822 | if (!was_crtc_enabled && WARN_ON(was_visible)) | |
11823 | was_visible = false; | |
11824 | ||
11825 | if (!is_crtc_enabled && WARN_ON(visible)) | |
11826 | visible = false; | |
11827 | ||
11828 | if (!was_visible && !visible) | |
11829 | return 0; | |
11830 | ||
11831 | turn_off = was_visible && (!visible || mode_changed); | |
11832 | turn_on = visible && (!was_visible || mode_changed); | |
11833 | ||
11834 | DRM_DEBUG_ATOMIC("[CRTC:%i] has [PLANE:%i] with fb %i\n", idx, | |
11835 | plane->base.id, fb ? fb->base.id : -1); | |
11836 | ||
11837 | DRM_DEBUG_ATOMIC("[PLANE:%i] visible %i -> %i, off %i, on %i, ms %i\n", | |
11838 | plane->base.id, was_visible, visible, | |
11839 | turn_off, turn_on, mode_changed); | |
11840 | ||
92826fcd ML |
11841 | if (turn_on || turn_off) { |
11842 | pipe_config->wm_changed = true; | |
11843 | ||
852eb00d VS |
11844 | /* must disable cxsr around plane enable/disable */ |
11845 | if (plane->type != DRM_PLANE_TYPE_CURSOR) { | |
11846 | if (is_crtc_enabled) | |
11847 | intel_crtc->atomic.wait_vblank = true; | |
ab1d3a0e | 11848 | pipe_config->disable_cxsr = true; |
852eb00d VS |
11849 | } |
11850 | } else if (intel_wm_need_update(plane, plane_state)) { | |
92826fcd | 11851 | pipe_config->wm_changed = true; |
852eb00d | 11852 | } |
da20eabd | 11853 | |
8be6ca85 | 11854 | if (visible || was_visible) |
a9ff8714 VS |
11855 | intel_crtc->atomic.fb_bits |= |
11856 | to_intel_plane(plane)->frontbuffer_bit; | |
11857 | ||
da20eabd ML |
11858 | switch (plane->type) { |
11859 | case DRM_PLANE_TYPE_PRIMARY: | |
da20eabd ML |
11860 | intel_crtc->atomic.pre_disable_primary = turn_off; |
11861 | intel_crtc->atomic.post_enable_primary = turn_on; | |
11862 | ||
066cf55b RV |
11863 | if (turn_off) { |
11864 | /* | |
11865 | * FIXME: Actually if we will still have any other | |
11866 | * plane enabled on the pipe we could let IPS enabled | |
11867 | * still, but for now lets consider that when we make | |
11868 | * primary invisible by setting DSPCNTR to 0 on | |
11869 | * update_primary_plane function IPS needs to be | |
11870 | * disable. | |
11871 | */ | |
11872 | intel_crtc->atomic.disable_ips = true; | |
11873 | ||
da20eabd | 11874 | intel_crtc->atomic.disable_fbc = true; |
066cf55b | 11875 | } |
da20eabd ML |
11876 | |
11877 | /* | |
11878 | * FBC does not work on some platforms for rotated | |
11879 | * planes, so disable it when rotation is not 0 and | |
11880 | * update it when rotation is set back to 0. | |
11881 | * | |
11882 | * FIXME: This is redundant with the fbc update done in | |
11883 | * the primary plane enable function except that that | |
11884 | * one is done too late. We eventually need to unify | |
11885 | * this. | |
11886 | */ | |
11887 | ||
11888 | if (visible && | |
11889 | INTEL_INFO(dev)->gen <= 4 && !IS_G4X(dev) && | |
11890 | dev_priv->fbc.crtc == intel_crtc && | |
11891 | plane_state->rotation != BIT(DRM_ROTATE_0)) | |
11892 | intel_crtc->atomic.disable_fbc = true; | |
11893 | ||
11894 | /* | |
11895 | * BDW signals flip done immediately if the plane | |
11896 | * is disabled, even if the plane enable is already | |
11897 | * armed to occur at the next vblank :( | |
11898 | */ | |
11899 | if (turn_on && IS_BROADWELL(dev)) | |
11900 | intel_crtc->atomic.wait_vblank = true; | |
11901 | ||
11902 | intel_crtc->atomic.update_fbc |= visible || mode_changed; | |
11903 | break; | |
11904 | case DRM_PLANE_TYPE_CURSOR: | |
da20eabd ML |
11905 | break; |
11906 | case DRM_PLANE_TYPE_OVERLAY: | |
d21fbe87 MR |
11907 | /* |
11908 | * WaCxSRDisabledForSpriteScaling:ivb | |
11909 | * | |
11910 | * cstate->update_wm was already set above, so this flag will | |
11911 | * take effect when we commit and program watermarks. | |
11912 | */ | |
11913 | if (IS_IVYBRIDGE(dev) && | |
11914 | needs_scaling(to_intel_plane_state(plane_state)) && | |
11915 | !needs_scaling(old_plane_state)) { | |
11916 | to_intel_crtc_state(crtc_state)->disable_lp_wm = true; | |
11917 | } else if (turn_off && !mode_changed) { | |
da20eabd ML |
11918 | intel_crtc->atomic.wait_vblank = true; |
11919 | intel_crtc->atomic.update_sprite_watermarks |= | |
11920 | 1 << i; | |
11921 | } | |
d21fbe87 MR |
11922 | |
11923 | break; | |
da20eabd ML |
11924 | } |
11925 | return 0; | |
11926 | } | |
11927 | ||
6d3a1ce7 ML |
11928 | static bool encoders_cloneable(const struct intel_encoder *a, |
11929 | const struct intel_encoder *b) | |
11930 | { | |
11931 | /* masks could be asymmetric, so check both ways */ | |
11932 | return a == b || (a->cloneable & (1 << b->type) && | |
11933 | b->cloneable & (1 << a->type)); | |
11934 | } | |
11935 | ||
11936 | static bool check_single_encoder_cloning(struct drm_atomic_state *state, | |
11937 | struct intel_crtc *crtc, | |
11938 | struct intel_encoder *encoder) | |
11939 | { | |
11940 | struct intel_encoder *source_encoder; | |
11941 | struct drm_connector *connector; | |
11942 | struct drm_connector_state *connector_state; | |
11943 | int i; | |
11944 | ||
11945 | for_each_connector_in_state(state, connector, connector_state, i) { | |
11946 | if (connector_state->crtc != &crtc->base) | |
11947 | continue; | |
11948 | ||
11949 | source_encoder = | |
11950 | to_intel_encoder(connector_state->best_encoder); | |
11951 | if (!encoders_cloneable(encoder, source_encoder)) | |
11952 | return false; | |
11953 | } | |
11954 | ||
11955 | return true; | |
11956 | } | |
11957 | ||
11958 | static bool check_encoder_cloning(struct drm_atomic_state *state, | |
11959 | struct intel_crtc *crtc) | |
11960 | { | |
11961 | struct intel_encoder *encoder; | |
11962 | struct drm_connector *connector; | |
11963 | struct drm_connector_state *connector_state; | |
11964 | int i; | |
11965 | ||
11966 | for_each_connector_in_state(state, connector, connector_state, i) { | |
11967 | if (connector_state->crtc != &crtc->base) | |
11968 | continue; | |
11969 | ||
11970 | encoder = to_intel_encoder(connector_state->best_encoder); | |
11971 | if (!check_single_encoder_cloning(state, crtc, encoder)) | |
11972 | return false; | |
11973 | } | |
11974 | ||
11975 | return true; | |
11976 | } | |
11977 | ||
11978 | static int intel_crtc_atomic_check(struct drm_crtc *crtc, | |
11979 | struct drm_crtc_state *crtc_state) | |
11980 | { | |
cf5a15be | 11981 | struct drm_device *dev = crtc->dev; |
ad421372 | 11982 | struct drm_i915_private *dev_priv = dev->dev_private; |
6d3a1ce7 | 11983 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
cf5a15be ML |
11984 | struct intel_crtc_state *pipe_config = |
11985 | to_intel_crtc_state(crtc_state); | |
6d3a1ce7 | 11986 | struct drm_atomic_state *state = crtc_state->state; |
4d20cd86 | 11987 | int ret; |
6d3a1ce7 ML |
11988 | bool mode_changed = needs_modeset(crtc_state); |
11989 | ||
11990 | if (mode_changed && !check_encoder_cloning(state, intel_crtc)) { | |
11991 | DRM_DEBUG_KMS("rejecting invalid cloning configuration\n"); | |
11992 | return -EINVAL; | |
11993 | } | |
11994 | ||
852eb00d | 11995 | if (mode_changed && !crtc_state->active) |
92826fcd | 11996 | pipe_config->wm_changed = true; |
eddfcbcd | 11997 | |
ad421372 ML |
11998 | if (mode_changed && crtc_state->enable && |
11999 | dev_priv->display.crtc_compute_clock && | |
12000 | !WARN_ON(pipe_config->shared_dpll != DPLL_ID_PRIVATE)) { | |
12001 | ret = dev_priv->display.crtc_compute_clock(intel_crtc, | |
12002 | pipe_config); | |
12003 | if (ret) | |
12004 | return ret; | |
12005 | } | |
12006 | ||
e435d6e5 | 12007 | ret = 0; |
86c8bbbe MR |
12008 | if (dev_priv->display.compute_pipe_wm) { |
12009 | ret = dev_priv->display.compute_pipe_wm(intel_crtc, state); | |
12010 | if (ret) | |
12011 | return ret; | |
12012 | } | |
12013 | ||
e435d6e5 ML |
12014 | if (INTEL_INFO(dev)->gen >= 9) { |
12015 | if (mode_changed) | |
12016 | ret = skl_update_scaler_crtc(pipe_config); | |
12017 | ||
12018 | if (!ret) | |
12019 | ret = intel_atomic_setup_scalers(dev, intel_crtc, | |
12020 | pipe_config); | |
12021 | } | |
12022 | ||
12023 | return ret; | |
6d3a1ce7 ML |
12024 | } |
12025 | ||
65b38e0d | 12026 | static const struct drm_crtc_helper_funcs intel_helper_funcs = { |
f6e5b160 CW |
12027 | .mode_set_base_atomic = intel_pipe_set_base_atomic, |
12028 | .load_lut = intel_crtc_load_lut, | |
ea2c67bb MR |
12029 | .atomic_begin = intel_begin_crtc_commit, |
12030 | .atomic_flush = intel_finish_crtc_commit, | |
6d3a1ce7 | 12031 | .atomic_check = intel_crtc_atomic_check, |
f6e5b160 CW |
12032 | }; |
12033 | ||
d29b2f9d ACO |
12034 | static void intel_modeset_update_connector_atomic_state(struct drm_device *dev) |
12035 | { | |
12036 | struct intel_connector *connector; | |
12037 | ||
12038 | for_each_intel_connector(dev, connector) { | |
12039 | if (connector->base.encoder) { | |
12040 | connector->base.state->best_encoder = | |
12041 | connector->base.encoder; | |
12042 | connector->base.state->crtc = | |
12043 | connector->base.encoder->crtc; | |
12044 | } else { | |
12045 | connector->base.state->best_encoder = NULL; | |
12046 | connector->base.state->crtc = NULL; | |
12047 | } | |
12048 | } | |
12049 | } | |
12050 | ||
050f7aeb | 12051 | static void |
eba905b2 | 12052 | connected_sink_compute_bpp(struct intel_connector *connector, |
5cec258b | 12053 | struct intel_crtc_state *pipe_config) |
050f7aeb DV |
12054 | { |
12055 | int bpp = pipe_config->pipe_bpp; | |
12056 | ||
12057 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n", | |
12058 | connector->base.base.id, | |
c23cc417 | 12059 | connector->base.name); |
050f7aeb DV |
12060 | |
12061 | /* Don't use an invalid EDID bpc value */ | |
12062 | if (connector->base.display_info.bpc && | |
12063 | connector->base.display_info.bpc * 3 < bpp) { | |
12064 | DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n", | |
12065 | bpp, connector->base.display_info.bpc*3); | |
12066 | pipe_config->pipe_bpp = connector->base.display_info.bpc*3; | |
12067 | } | |
12068 | ||
12069 | /* Clamp bpp to 8 on screens without EDID 1.4 */ | |
12070 | if (connector->base.display_info.bpc == 0 && bpp > 24) { | |
12071 | DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n", | |
12072 | bpp); | |
12073 | pipe_config->pipe_bpp = 24; | |
12074 | } | |
12075 | } | |
12076 | ||
4e53c2e0 | 12077 | static int |
050f7aeb | 12078 | compute_baseline_pipe_bpp(struct intel_crtc *crtc, |
5cec258b | 12079 | struct intel_crtc_state *pipe_config) |
4e53c2e0 | 12080 | { |
050f7aeb | 12081 | struct drm_device *dev = crtc->base.dev; |
1486017f | 12082 | struct drm_atomic_state *state; |
da3ced29 ACO |
12083 | struct drm_connector *connector; |
12084 | struct drm_connector_state *connector_state; | |
1486017f | 12085 | int bpp, i; |
4e53c2e0 | 12086 | |
d328c9d7 | 12087 | if ((IS_G4X(dev) || IS_VALLEYVIEW(dev))) |
4e53c2e0 | 12088 | bpp = 10*3; |
d328c9d7 DV |
12089 | else if (INTEL_INFO(dev)->gen >= 5) |
12090 | bpp = 12*3; | |
12091 | else | |
12092 | bpp = 8*3; | |
12093 | ||
4e53c2e0 | 12094 | |
4e53c2e0 DV |
12095 | pipe_config->pipe_bpp = bpp; |
12096 | ||
1486017f ACO |
12097 | state = pipe_config->base.state; |
12098 | ||
4e53c2e0 | 12099 | /* Clamp display bpp to EDID value */ |
da3ced29 ACO |
12100 | for_each_connector_in_state(state, connector, connector_state, i) { |
12101 | if (connector_state->crtc != &crtc->base) | |
4e53c2e0 DV |
12102 | continue; |
12103 | ||
da3ced29 ACO |
12104 | connected_sink_compute_bpp(to_intel_connector(connector), |
12105 | pipe_config); | |
4e53c2e0 DV |
12106 | } |
12107 | ||
12108 | return bpp; | |
12109 | } | |
12110 | ||
644db711 DV |
12111 | static void intel_dump_crtc_timings(const struct drm_display_mode *mode) |
12112 | { | |
12113 | DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, " | |
12114 | "type: 0x%x flags: 0x%x\n", | |
1342830c | 12115 | mode->crtc_clock, |
644db711 DV |
12116 | mode->crtc_hdisplay, mode->crtc_hsync_start, |
12117 | mode->crtc_hsync_end, mode->crtc_htotal, | |
12118 | mode->crtc_vdisplay, mode->crtc_vsync_start, | |
12119 | mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags); | |
12120 | } | |
12121 | ||
c0b03411 | 12122 | static void intel_dump_pipe_config(struct intel_crtc *crtc, |
5cec258b | 12123 | struct intel_crtc_state *pipe_config, |
c0b03411 DV |
12124 | const char *context) |
12125 | { | |
6a60cd87 CK |
12126 | struct drm_device *dev = crtc->base.dev; |
12127 | struct drm_plane *plane; | |
12128 | struct intel_plane *intel_plane; | |
12129 | struct intel_plane_state *state; | |
12130 | struct drm_framebuffer *fb; | |
12131 | ||
12132 | DRM_DEBUG_KMS("[CRTC:%d]%s config %p for pipe %c\n", crtc->base.base.id, | |
12133 | context, pipe_config, pipe_name(crtc->pipe)); | |
c0b03411 DV |
12134 | |
12135 | DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config->cpu_transcoder)); | |
12136 | DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n", | |
12137 | pipe_config->pipe_bpp, pipe_config->dither); | |
12138 | DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", | |
12139 | pipe_config->has_pch_encoder, | |
12140 | pipe_config->fdi_lanes, | |
12141 | pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n, | |
12142 | pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n, | |
12143 | pipe_config->fdi_m_n.tu); | |
90a6b7b0 | 12144 | DRM_DEBUG_KMS("dp: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", |
eb14cb74 | 12145 | pipe_config->has_dp_encoder, |
90a6b7b0 | 12146 | pipe_config->lane_count, |
eb14cb74 VS |
12147 | pipe_config->dp_m_n.gmch_m, pipe_config->dp_m_n.gmch_n, |
12148 | pipe_config->dp_m_n.link_m, pipe_config->dp_m_n.link_n, | |
12149 | pipe_config->dp_m_n.tu); | |
b95af8be | 12150 | |
90a6b7b0 | 12151 | DRM_DEBUG_KMS("dp: %i, lanes: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n", |
b95af8be | 12152 | pipe_config->has_dp_encoder, |
90a6b7b0 | 12153 | pipe_config->lane_count, |
b95af8be VK |
12154 | pipe_config->dp_m2_n2.gmch_m, |
12155 | pipe_config->dp_m2_n2.gmch_n, | |
12156 | pipe_config->dp_m2_n2.link_m, | |
12157 | pipe_config->dp_m2_n2.link_n, | |
12158 | pipe_config->dp_m2_n2.tu); | |
12159 | ||
55072d19 DV |
12160 | DRM_DEBUG_KMS("audio: %i, infoframes: %i\n", |
12161 | pipe_config->has_audio, | |
12162 | pipe_config->has_infoframe); | |
12163 | ||
c0b03411 | 12164 | DRM_DEBUG_KMS("requested mode:\n"); |
2d112de7 | 12165 | drm_mode_debug_printmodeline(&pipe_config->base.mode); |
c0b03411 | 12166 | DRM_DEBUG_KMS("adjusted mode:\n"); |
2d112de7 ACO |
12167 | drm_mode_debug_printmodeline(&pipe_config->base.adjusted_mode); |
12168 | intel_dump_crtc_timings(&pipe_config->base.adjusted_mode); | |
d71b8d4a | 12169 | DRM_DEBUG_KMS("port clock: %d\n", pipe_config->port_clock); |
37327abd VS |
12170 | DRM_DEBUG_KMS("pipe src size: %dx%d\n", |
12171 | pipe_config->pipe_src_w, pipe_config->pipe_src_h); | |
0ec463d3 TU |
12172 | DRM_DEBUG_KMS("num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n", |
12173 | crtc->num_scalers, | |
12174 | pipe_config->scaler_state.scaler_users, | |
12175 | pipe_config->scaler_state.scaler_id); | |
c0b03411 DV |
12176 | DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n", |
12177 | pipe_config->gmch_pfit.control, | |
12178 | pipe_config->gmch_pfit.pgm_ratios, | |
12179 | pipe_config->gmch_pfit.lvds_border_bits); | |
fd4daa9c | 12180 | DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n", |
c0b03411 | 12181 | pipe_config->pch_pfit.pos, |
fd4daa9c CW |
12182 | pipe_config->pch_pfit.size, |
12183 | pipe_config->pch_pfit.enabled ? "enabled" : "disabled"); | |
42db64ef | 12184 | DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled); |
cf532bb2 | 12185 | DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide); |
6a60cd87 | 12186 | |
415ff0f6 | 12187 | if (IS_BROXTON(dev)) { |
05712c15 | 12188 | DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: ebb0: 0x%x, ebb4: 0x%x," |
415ff0f6 | 12189 | "pll0: 0x%x, pll1: 0x%x, pll2: 0x%x, pll3: 0x%x, " |
c8453338 | 12190 | "pll6: 0x%x, pll8: 0x%x, pll9: 0x%x, pll10: 0x%x, pcsdw12: 0x%x\n", |
415ff0f6 TU |
12191 | pipe_config->ddi_pll_sel, |
12192 | pipe_config->dpll_hw_state.ebb0, | |
05712c15 | 12193 | pipe_config->dpll_hw_state.ebb4, |
415ff0f6 TU |
12194 | pipe_config->dpll_hw_state.pll0, |
12195 | pipe_config->dpll_hw_state.pll1, | |
12196 | pipe_config->dpll_hw_state.pll2, | |
12197 | pipe_config->dpll_hw_state.pll3, | |
12198 | pipe_config->dpll_hw_state.pll6, | |
12199 | pipe_config->dpll_hw_state.pll8, | |
05712c15 | 12200 | pipe_config->dpll_hw_state.pll9, |
c8453338 | 12201 | pipe_config->dpll_hw_state.pll10, |
415ff0f6 | 12202 | pipe_config->dpll_hw_state.pcsdw12); |
ef11bdb3 | 12203 | } else if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) { |
415ff0f6 TU |
12204 | DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: " |
12205 | "ctrl1: 0x%x, cfgcr1: 0x%x, cfgcr2: 0x%x\n", | |
12206 | pipe_config->ddi_pll_sel, | |
12207 | pipe_config->dpll_hw_state.ctrl1, | |
12208 | pipe_config->dpll_hw_state.cfgcr1, | |
12209 | pipe_config->dpll_hw_state.cfgcr2); | |
12210 | } else if (HAS_DDI(dev)) { | |
00490c22 | 12211 | DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: wrpll: 0x%x spll: 0x%x\n", |
415ff0f6 | 12212 | pipe_config->ddi_pll_sel, |
00490c22 ML |
12213 | pipe_config->dpll_hw_state.wrpll, |
12214 | pipe_config->dpll_hw_state.spll); | |
415ff0f6 TU |
12215 | } else { |
12216 | DRM_DEBUG_KMS("dpll_hw_state: dpll: 0x%x, dpll_md: 0x%x, " | |
12217 | "fp0: 0x%x, fp1: 0x%x\n", | |
12218 | pipe_config->dpll_hw_state.dpll, | |
12219 | pipe_config->dpll_hw_state.dpll_md, | |
12220 | pipe_config->dpll_hw_state.fp0, | |
12221 | pipe_config->dpll_hw_state.fp1); | |
12222 | } | |
12223 | ||
6a60cd87 CK |
12224 | DRM_DEBUG_KMS("planes on this crtc\n"); |
12225 | list_for_each_entry(plane, &dev->mode_config.plane_list, head) { | |
12226 | intel_plane = to_intel_plane(plane); | |
12227 | if (intel_plane->pipe != crtc->pipe) | |
12228 | continue; | |
12229 | ||
12230 | state = to_intel_plane_state(plane->state); | |
12231 | fb = state->base.fb; | |
12232 | if (!fb) { | |
12233 | DRM_DEBUG_KMS("%s PLANE:%d plane: %u.%u idx: %d " | |
12234 | "disabled, scaler_id = %d\n", | |
12235 | plane->type == DRM_PLANE_TYPE_CURSOR ? "CURSOR" : "STANDARD", | |
12236 | plane->base.id, intel_plane->pipe, | |
12237 | (crtc->base.primary == plane) ? 0 : intel_plane->plane + 1, | |
12238 | drm_plane_index(plane), state->scaler_id); | |
12239 | continue; | |
12240 | } | |
12241 | ||
12242 | DRM_DEBUG_KMS("%s PLANE:%d plane: %u.%u idx: %d enabled", | |
12243 | plane->type == DRM_PLANE_TYPE_CURSOR ? "CURSOR" : "STANDARD", | |
12244 | plane->base.id, intel_plane->pipe, | |
12245 | crtc->base.primary == plane ? 0 : intel_plane->plane + 1, | |
12246 | drm_plane_index(plane)); | |
12247 | DRM_DEBUG_KMS("\tFB:%d, fb = %ux%u format = 0x%x", | |
12248 | fb->base.id, fb->width, fb->height, fb->pixel_format); | |
12249 | DRM_DEBUG_KMS("\tscaler:%d src (%u, %u) %ux%u dst (%u, %u) %ux%u\n", | |
12250 | state->scaler_id, | |
12251 | state->src.x1 >> 16, state->src.y1 >> 16, | |
12252 | drm_rect_width(&state->src) >> 16, | |
12253 | drm_rect_height(&state->src) >> 16, | |
12254 | state->dst.x1, state->dst.y1, | |
12255 | drm_rect_width(&state->dst), drm_rect_height(&state->dst)); | |
12256 | } | |
c0b03411 DV |
12257 | } |
12258 | ||
5448a00d | 12259 | static bool check_digital_port_conflicts(struct drm_atomic_state *state) |
00f0b378 | 12260 | { |
5448a00d ACO |
12261 | struct drm_device *dev = state->dev; |
12262 | struct intel_encoder *encoder; | |
da3ced29 | 12263 | struct drm_connector *connector; |
5448a00d | 12264 | struct drm_connector_state *connector_state; |
00f0b378 | 12265 | unsigned int used_ports = 0; |
5448a00d | 12266 | int i; |
00f0b378 VS |
12267 | |
12268 | /* | |
12269 | * Walk the connector list instead of the encoder | |
12270 | * list to detect the problem on ddi platforms | |
12271 | * where there's just one encoder per digital port. | |
12272 | */ | |
da3ced29 | 12273 | for_each_connector_in_state(state, connector, connector_state, i) { |
5448a00d | 12274 | if (!connector_state->best_encoder) |
00f0b378 VS |
12275 | continue; |
12276 | ||
5448a00d ACO |
12277 | encoder = to_intel_encoder(connector_state->best_encoder); |
12278 | ||
12279 | WARN_ON(!connector_state->crtc); | |
00f0b378 VS |
12280 | |
12281 | switch (encoder->type) { | |
12282 | unsigned int port_mask; | |
12283 | case INTEL_OUTPUT_UNKNOWN: | |
12284 | if (WARN_ON(!HAS_DDI(dev))) | |
12285 | break; | |
12286 | case INTEL_OUTPUT_DISPLAYPORT: | |
12287 | case INTEL_OUTPUT_HDMI: | |
12288 | case INTEL_OUTPUT_EDP: | |
12289 | port_mask = 1 << enc_to_dig_port(&encoder->base)->port; | |
12290 | ||
12291 | /* the same port mustn't appear more than once */ | |
12292 | if (used_ports & port_mask) | |
12293 | return false; | |
12294 | ||
12295 | used_ports |= port_mask; | |
12296 | default: | |
12297 | break; | |
12298 | } | |
12299 | } | |
12300 | ||
12301 | return true; | |
12302 | } | |
12303 | ||
83a57153 ACO |
12304 | static void |
12305 | clear_intel_crtc_state(struct intel_crtc_state *crtc_state) | |
12306 | { | |
12307 | struct drm_crtc_state tmp_state; | |
663a3640 | 12308 | struct intel_crtc_scaler_state scaler_state; |
4978cc93 ACO |
12309 | struct intel_dpll_hw_state dpll_hw_state; |
12310 | enum intel_dpll_id shared_dpll; | |
8504c74c | 12311 | uint32_t ddi_pll_sel; |
c4e2d043 | 12312 | bool force_thru; |
83a57153 | 12313 | |
7546a384 ACO |
12314 | /* FIXME: before the switch to atomic started, a new pipe_config was |
12315 | * kzalloc'd. Code that depends on any field being zero should be | |
12316 | * fixed, so that the crtc_state can be safely duplicated. For now, | |
12317 | * only fields that are know to not cause problems are preserved. */ | |
12318 | ||
83a57153 | 12319 | tmp_state = crtc_state->base; |
663a3640 | 12320 | scaler_state = crtc_state->scaler_state; |
4978cc93 ACO |
12321 | shared_dpll = crtc_state->shared_dpll; |
12322 | dpll_hw_state = crtc_state->dpll_hw_state; | |
8504c74c | 12323 | ddi_pll_sel = crtc_state->ddi_pll_sel; |
c4e2d043 | 12324 | force_thru = crtc_state->pch_pfit.force_thru; |
4978cc93 | 12325 | |
83a57153 | 12326 | memset(crtc_state, 0, sizeof *crtc_state); |
4978cc93 | 12327 | |
83a57153 | 12328 | crtc_state->base = tmp_state; |
663a3640 | 12329 | crtc_state->scaler_state = scaler_state; |
4978cc93 ACO |
12330 | crtc_state->shared_dpll = shared_dpll; |
12331 | crtc_state->dpll_hw_state = dpll_hw_state; | |
8504c74c | 12332 | crtc_state->ddi_pll_sel = ddi_pll_sel; |
c4e2d043 | 12333 | crtc_state->pch_pfit.force_thru = force_thru; |
83a57153 ACO |
12334 | } |
12335 | ||
548ee15b | 12336 | static int |
b8cecdf5 | 12337 | intel_modeset_pipe_config(struct drm_crtc *crtc, |
b359283a | 12338 | struct intel_crtc_state *pipe_config) |
ee7b9f93 | 12339 | { |
b359283a | 12340 | struct drm_atomic_state *state = pipe_config->base.state; |
7758a113 | 12341 | struct intel_encoder *encoder; |
da3ced29 | 12342 | struct drm_connector *connector; |
0b901879 | 12343 | struct drm_connector_state *connector_state; |
d328c9d7 | 12344 | int base_bpp, ret = -EINVAL; |
0b901879 | 12345 | int i; |
e29c22c0 | 12346 | bool retry = true; |
ee7b9f93 | 12347 | |
83a57153 | 12348 | clear_intel_crtc_state(pipe_config); |
7758a113 | 12349 | |
e143a21c DV |
12350 | pipe_config->cpu_transcoder = |
12351 | (enum transcoder) to_intel_crtc(crtc)->pipe; | |
b8cecdf5 | 12352 | |
2960bc9c ID |
12353 | /* |
12354 | * Sanitize sync polarity flags based on requested ones. If neither | |
12355 | * positive or negative polarity is requested, treat this as meaning | |
12356 | * negative polarity. | |
12357 | */ | |
2d112de7 | 12358 | if (!(pipe_config->base.adjusted_mode.flags & |
2960bc9c | 12359 | (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC))) |
2d112de7 | 12360 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC; |
2960bc9c | 12361 | |
2d112de7 | 12362 | if (!(pipe_config->base.adjusted_mode.flags & |
2960bc9c | 12363 | (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC))) |
2d112de7 | 12364 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC; |
2960bc9c | 12365 | |
d328c9d7 DV |
12366 | base_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc), |
12367 | pipe_config); | |
12368 | if (base_bpp < 0) | |
4e53c2e0 DV |
12369 | goto fail; |
12370 | ||
e41a56be VS |
12371 | /* |
12372 | * Determine the real pipe dimensions. Note that stereo modes can | |
12373 | * increase the actual pipe size due to the frame doubling and | |
12374 | * insertion of additional space for blanks between the frame. This | |
12375 | * is stored in the crtc timings. We use the requested mode to do this | |
12376 | * computation to clearly distinguish it from the adjusted mode, which | |
12377 | * can be changed by the connectors in the below retry loop. | |
12378 | */ | |
2d112de7 | 12379 | drm_crtc_get_hv_timing(&pipe_config->base.mode, |
ecb7e16b GP |
12380 | &pipe_config->pipe_src_w, |
12381 | &pipe_config->pipe_src_h); | |
e41a56be | 12382 | |
e29c22c0 | 12383 | encoder_retry: |
ef1b460d | 12384 | /* Ensure the port clock defaults are reset when retrying. */ |
ff9a6750 | 12385 | pipe_config->port_clock = 0; |
ef1b460d | 12386 | pipe_config->pixel_multiplier = 1; |
ff9a6750 | 12387 | |
135c81b8 | 12388 | /* Fill in default crtc timings, allow encoders to overwrite them. */ |
2d112de7 ACO |
12389 | drm_mode_set_crtcinfo(&pipe_config->base.adjusted_mode, |
12390 | CRTC_STEREO_DOUBLE); | |
135c81b8 | 12391 | |
7758a113 DV |
12392 | /* Pass our mode to the connectors and the CRTC to give them a chance to |
12393 | * adjust it according to limitations or connector properties, and also | |
12394 | * a chance to reject the mode entirely. | |
47f1c6c9 | 12395 | */ |
da3ced29 | 12396 | for_each_connector_in_state(state, connector, connector_state, i) { |
0b901879 | 12397 | if (connector_state->crtc != crtc) |
7758a113 | 12398 | continue; |
7ae89233 | 12399 | |
0b901879 ACO |
12400 | encoder = to_intel_encoder(connector_state->best_encoder); |
12401 | ||
efea6e8e DV |
12402 | if (!(encoder->compute_config(encoder, pipe_config))) { |
12403 | DRM_DEBUG_KMS("Encoder config failure\n"); | |
7758a113 DV |
12404 | goto fail; |
12405 | } | |
ee7b9f93 | 12406 | } |
47f1c6c9 | 12407 | |
ff9a6750 DV |
12408 | /* Set default port clock if not overwritten by the encoder. Needs to be |
12409 | * done afterwards in case the encoder adjusts the mode. */ | |
12410 | if (!pipe_config->port_clock) | |
2d112de7 | 12411 | pipe_config->port_clock = pipe_config->base.adjusted_mode.crtc_clock |
241bfc38 | 12412 | * pipe_config->pixel_multiplier; |
ff9a6750 | 12413 | |
a43f6e0f | 12414 | ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config); |
e29c22c0 | 12415 | if (ret < 0) { |
7758a113 DV |
12416 | DRM_DEBUG_KMS("CRTC fixup failed\n"); |
12417 | goto fail; | |
ee7b9f93 | 12418 | } |
e29c22c0 DV |
12419 | |
12420 | if (ret == RETRY) { | |
12421 | if (WARN(!retry, "loop in pipe configuration computation\n")) { | |
12422 | ret = -EINVAL; | |
12423 | goto fail; | |
12424 | } | |
12425 | ||
12426 | DRM_DEBUG_KMS("CRTC bw constrained, retrying\n"); | |
12427 | retry = false; | |
12428 | goto encoder_retry; | |
12429 | } | |
12430 | ||
e8fa4270 DV |
12431 | /* Dithering seems to not pass-through bits correctly when it should, so |
12432 | * only enable it on 6bpc panels. */ | |
12433 | pipe_config->dither = pipe_config->pipe_bpp == 6*3; | |
62f0ace5 | 12434 | DRM_DEBUG_KMS("hw max bpp: %i, pipe bpp: %i, dithering: %i\n", |
d328c9d7 | 12435 | base_bpp, pipe_config->pipe_bpp, pipe_config->dither); |
4e53c2e0 | 12436 | |
7758a113 | 12437 | fail: |
548ee15b | 12438 | return ret; |
ee7b9f93 | 12439 | } |
47f1c6c9 | 12440 | |
ea9d758d | 12441 | static void |
4740b0f2 | 12442 | intel_modeset_update_crtc_state(struct drm_atomic_state *state) |
ea9d758d | 12443 | { |
0a9ab303 ACO |
12444 | struct drm_crtc *crtc; |
12445 | struct drm_crtc_state *crtc_state; | |
8a75d157 | 12446 | int i; |
ea9d758d | 12447 | |
7668851f | 12448 | /* Double check state. */ |
8a75d157 | 12449 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
3cb480bc | 12450 | to_intel_crtc(crtc)->config = to_intel_crtc_state(crtc->state); |
fc467a22 ML |
12451 | |
12452 | /* Update hwmode for vblank functions */ | |
12453 | if (crtc->state->active) | |
12454 | crtc->hwmode = crtc->state->adjusted_mode; | |
12455 | else | |
12456 | crtc->hwmode.crtc_clock = 0; | |
61067a5e ML |
12457 | |
12458 | /* | |
12459 | * Update legacy state to satisfy fbc code. This can | |
12460 | * be removed when fbc uses the atomic state. | |
12461 | */ | |
12462 | if (drm_atomic_get_existing_plane_state(state, crtc->primary)) { | |
12463 | struct drm_plane_state *plane_state = crtc->primary->state; | |
12464 | ||
12465 | crtc->primary->fb = plane_state->fb; | |
12466 | crtc->x = plane_state->src_x >> 16; | |
12467 | crtc->y = plane_state->src_y >> 16; | |
12468 | } | |
ea9d758d | 12469 | } |
ea9d758d DV |
12470 | } |
12471 | ||
3bd26263 | 12472 | static bool intel_fuzzy_clock_check(int clock1, int clock2) |
f1f644dc | 12473 | { |
3bd26263 | 12474 | int diff; |
f1f644dc JB |
12475 | |
12476 | if (clock1 == clock2) | |
12477 | return true; | |
12478 | ||
12479 | if (!clock1 || !clock2) | |
12480 | return false; | |
12481 | ||
12482 | diff = abs(clock1 - clock2); | |
12483 | ||
12484 | if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105) | |
12485 | return true; | |
12486 | ||
12487 | return false; | |
12488 | } | |
12489 | ||
25c5b266 DV |
12490 | #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \ |
12491 | list_for_each_entry((intel_crtc), \ | |
12492 | &(dev)->mode_config.crtc_list, \ | |
12493 | base.head) \ | |
0973f18f | 12494 | if (mask & (1 <<(intel_crtc)->pipe)) |
25c5b266 | 12495 | |
cfb23ed6 ML |
12496 | static bool |
12497 | intel_compare_m_n(unsigned int m, unsigned int n, | |
12498 | unsigned int m2, unsigned int n2, | |
12499 | bool exact) | |
12500 | { | |
12501 | if (m == m2 && n == n2) | |
12502 | return true; | |
12503 | ||
12504 | if (exact || !m || !n || !m2 || !n2) | |
12505 | return false; | |
12506 | ||
12507 | BUILD_BUG_ON(DATA_LINK_M_N_MASK > INT_MAX); | |
12508 | ||
12509 | if (m > m2) { | |
12510 | while (m > m2) { | |
12511 | m2 <<= 1; | |
12512 | n2 <<= 1; | |
12513 | } | |
12514 | } else if (m < m2) { | |
12515 | while (m < m2) { | |
12516 | m <<= 1; | |
12517 | n <<= 1; | |
12518 | } | |
12519 | } | |
12520 | ||
12521 | return m == m2 && n == n2; | |
12522 | } | |
12523 | ||
12524 | static bool | |
12525 | intel_compare_link_m_n(const struct intel_link_m_n *m_n, | |
12526 | struct intel_link_m_n *m2_n2, | |
12527 | bool adjust) | |
12528 | { | |
12529 | if (m_n->tu == m2_n2->tu && | |
12530 | intel_compare_m_n(m_n->gmch_m, m_n->gmch_n, | |
12531 | m2_n2->gmch_m, m2_n2->gmch_n, !adjust) && | |
12532 | intel_compare_m_n(m_n->link_m, m_n->link_n, | |
12533 | m2_n2->link_m, m2_n2->link_n, !adjust)) { | |
12534 | if (adjust) | |
12535 | *m2_n2 = *m_n; | |
12536 | ||
12537 | return true; | |
12538 | } | |
12539 | ||
12540 | return false; | |
12541 | } | |
12542 | ||
0e8ffe1b | 12543 | static bool |
2fa2fe9a | 12544 | intel_pipe_config_compare(struct drm_device *dev, |
5cec258b | 12545 | struct intel_crtc_state *current_config, |
cfb23ed6 ML |
12546 | struct intel_crtc_state *pipe_config, |
12547 | bool adjust) | |
0e8ffe1b | 12548 | { |
cfb23ed6 ML |
12549 | bool ret = true; |
12550 | ||
12551 | #define INTEL_ERR_OR_DBG_KMS(fmt, ...) \ | |
12552 | do { \ | |
12553 | if (!adjust) \ | |
12554 | DRM_ERROR(fmt, ##__VA_ARGS__); \ | |
12555 | else \ | |
12556 | DRM_DEBUG_KMS(fmt, ##__VA_ARGS__); \ | |
12557 | } while (0) | |
12558 | ||
66e985c0 DV |
12559 | #define PIPE_CONF_CHECK_X(name) \ |
12560 | if (current_config->name != pipe_config->name) { \ | |
cfb23ed6 | 12561 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
66e985c0 DV |
12562 | "(expected 0x%08x, found 0x%08x)\n", \ |
12563 | current_config->name, \ | |
12564 | pipe_config->name); \ | |
cfb23ed6 | 12565 | ret = false; \ |
66e985c0 DV |
12566 | } |
12567 | ||
08a24034 DV |
12568 | #define PIPE_CONF_CHECK_I(name) \ |
12569 | if (current_config->name != pipe_config->name) { \ | |
cfb23ed6 | 12570 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
08a24034 DV |
12571 | "(expected %i, found %i)\n", \ |
12572 | current_config->name, \ | |
12573 | pipe_config->name); \ | |
cfb23ed6 ML |
12574 | ret = false; \ |
12575 | } | |
12576 | ||
12577 | #define PIPE_CONF_CHECK_M_N(name) \ | |
12578 | if (!intel_compare_link_m_n(¤t_config->name, \ | |
12579 | &pipe_config->name,\ | |
12580 | adjust)) { \ | |
12581 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ | |
12582 | "(expected tu %i gmch %i/%i link %i/%i, " \ | |
12583 | "found tu %i, gmch %i/%i link %i/%i)\n", \ | |
12584 | current_config->name.tu, \ | |
12585 | current_config->name.gmch_m, \ | |
12586 | current_config->name.gmch_n, \ | |
12587 | current_config->name.link_m, \ | |
12588 | current_config->name.link_n, \ | |
12589 | pipe_config->name.tu, \ | |
12590 | pipe_config->name.gmch_m, \ | |
12591 | pipe_config->name.gmch_n, \ | |
12592 | pipe_config->name.link_m, \ | |
12593 | pipe_config->name.link_n); \ | |
12594 | ret = false; \ | |
12595 | } | |
12596 | ||
12597 | #define PIPE_CONF_CHECK_M_N_ALT(name, alt_name) \ | |
12598 | if (!intel_compare_link_m_n(¤t_config->name, \ | |
12599 | &pipe_config->name, adjust) && \ | |
12600 | !intel_compare_link_m_n(¤t_config->alt_name, \ | |
12601 | &pipe_config->name, adjust)) { \ | |
12602 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ | |
12603 | "(expected tu %i gmch %i/%i link %i/%i, " \ | |
12604 | "or tu %i gmch %i/%i link %i/%i, " \ | |
12605 | "found tu %i, gmch %i/%i link %i/%i)\n", \ | |
12606 | current_config->name.tu, \ | |
12607 | current_config->name.gmch_m, \ | |
12608 | current_config->name.gmch_n, \ | |
12609 | current_config->name.link_m, \ | |
12610 | current_config->name.link_n, \ | |
12611 | current_config->alt_name.tu, \ | |
12612 | current_config->alt_name.gmch_m, \ | |
12613 | current_config->alt_name.gmch_n, \ | |
12614 | current_config->alt_name.link_m, \ | |
12615 | current_config->alt_name.link_n, \ | |
12616 | pipe_config->name.tu, \ | |
12617 | pipe_config->name.gmch_m, \ | |
12618 | pipe_config->name.gmch_n, \ | |
12619 | pipe_config->name.link_m, \ | |
12620 | pipe_config->name.link_n); \ | |
12621 | ret = false; \ | |
88adfff1 DV |
12622 | } |
12623 | ||
b95af8be VK |
12624 | /* This is required for BDW+ where there is only one set of registers for |
12625 | * switching between high and low RR. | |
12626 | * This macro can be used whenever a comparison has to be made between one | |
12627 | * hw state and multiple sw state variables. | |
12628 | */ | |
12629 | #define PIPE_CONF_CHECK_I_ALT(name, alt_name) \ | |
12630 | if ((current_config->name != pipe_config->name) && \ | |
12631 | (current_config->alt_name != pipe_config->name)) { \ | |
cfb23ed6 | 12632 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
b95af8be VK |
12633 | "(expected %i or %i, found %i)\n", \ |
12634 | current_config->name, \ | |
12635 | current_config->alt_name, \ | |
12636 | pipe_config->name); \ | |
cfb23ed6 | 12637 | ret = false; \ |
b95af8be VK |
12638 | } |
12639 | ||
1bd1bd80 DV |
12640 | #define PIPE_CONF_CHECK_FLAGS(name, mask) \ |
12641 | if ((current_config->name ^ pipe_config->name) & (mask)) { \ | |
cfb23ed6 | 12642 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name "(" #mask ") " \ |
1bd1bd80 DV |
12643 | "(expected %i, found %i)\n", \ |
12644 | current_config->name & (mask), \ | |
12645 | pipe_config->name & (mask)); \ | |
cfb23ed6 | 12646 | ret = false; \ |
1bd1bd80 DV |
12647 | } |
12648 | ||
5e550656 VS |
12649 | #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \ |
12650 | if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \ | |
cfb23ed6 | 12651 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
5e550656 VS |
12652 | "(expected %i, found %i)\n", \ |
12653 | current_config->name, \ | |
12654 | pipe_config->name); \ | |
cfb23ed6 | 12655 | ret = false; \ |
5e550656 VS |
12656 | } |
12657 | ||
bb760063 DV |
12658 | #define PIPE_CONF_QUIRK(quirk) \ |
12659 | ((current_config->quirks | pipe_config->quirks) & (quirk)) | |
12660 | ||
eccb140b DV |
12661 | PIPE_CONF_CHECK_I(cpu_transcoder); |
12662 | ||
08a24034 DV |
12663 | PIPE_CONF_CHECK_I(has_pch_encoder); |
12664 | PIPE_CONF_CHECK_I(fdi_lanes); | |
cfb23ed6 | 12665 | PIPE_CONF_CHECK_M_N(fdi_m_n); |
08a24034 | 12666 | |
eb14cb74 | 12667 | PIPE_CONF_CHECK_I(has_dp_encoder); |
90a6b7b0 | 12668 | PIPE_CONF_CHECK_I(lane_count); |
b95af8be VK |
12669 | |
12670 | if (INTEL_INFO(dev)->gen < 8) { | |
cfb23ed6 ML |
12671 | PIPE_CONF_CHECK_M_N(dp_m_n); |
12672 | ||
12673 | PIPE_CONF_CHECK_I(has_drrs); | |
12674 | if (current_config->has_drrs) | |
12675 | PIPE_CONF_CHECK_M_N(dp_m2_n2); | |
12676 | } else | |
12677 | PIPE_CONF_CHECK_M_N_ALT(dp_m_n, dp_m2_n2); | |
eb14cb74 | 12678 | |
a65347ba JN |
12679 | PIPE_CONF_CHECK_I(has_dsi_encoder); |
12680 | ||
2d112de7 ACO |
12681 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hdisplay); |
12682 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_htotal); | |
12683 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_start); | |
12684 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_end); | |
12685 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_start); | |
12686 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_end); | |
1bd1bd80 | 12687 | |
2d112de7 ACO |
12688 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vdisplay); |
12689 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vtotal); | |
12690 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_start); | |
12691 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_end); | |
12692 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_start); | |
12693 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_end); | |
1bd1bd80 | 12694 | |
c93f54cf | 12695 | PIPE_CONF_CHECK_I(pixel_multiplier); |
6897b4b5 | 12696 | PIPE_CONF_CHECK_I(has_hdmi_sink); |
b5a9fa09 DV |
12697 | if ((INTEL_INFO(dev)->gen < 8 && !IS_HASWELL(dev)) || |
12698 | IS_VALLEYVIEW(dev)) | |
12699 | PIPE_CONF_CHECK_I(limited_color_range); | |
e43823ec | 12700 | PIPE_CONF_CHECK_I(has_infoframe); |
6c49f241 | 12701 | |
9ed109a7 DV |
12702 | PIPE_CONF_CHECK_I(has_audio); |
12703 | ||
2d112de7 | 12704 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
1bd1bd80 DV |
12705 | DRM_MODE_FLAG_INTERLACE); |
12706 | ||
bb760063 | 12707 | if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) { |
2d112de7 | 12708 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 12709 | DRM_MODE_FLAG_PHSYNC); |
2d112de7 | 12710 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 12711 | DRM_MODE_FLAG_NHSYNC); |
2d112de7 | 12712 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 12713 | DRM_MODE_FLAG_PVSYNC); |
2d112de7 | 12714 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 DV |
12715 | DRM_MODE_FLAG_NVSYNC); |
12716 | } | |
045ac3b5 | 12717 | |
333b8ca8 | 12718 | PIPE_CONF_CHECK_X(gmch_pfit.control); |
e2ff2d4a DV |
12719 | /* pfit ratios are autocomputed by the hw on gen4+ */ |
12720 | if (INTEL_INFO(dev)->gen < 4) | |
12721 | PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios); | |
333b8ca8 | 12722 | PIPE_CONF_CHECK_X(gmch_pfit.lvds_border_bits); |
9953599b | 12723 | |
bfd16b2a ML |
12724 | if (!adjust) { |
12725 | PIPE_CONF_CHECK_I(pipe_src_w); | |
12726 | PIPE_CONF_CHECK_I(pipe_src_h); | |
12727 | ||
12728 | PIPE_CONF_CHECK_I(pch_pfit.enabled); | |
12729 | if (current_config->pch_pfit.enabled) { | |
12730 | PIPE_CONF_CHECK_X(pch_pfit.pos); | |
12731 | PIPE_CONF_CHECK_X(pch_pfit.size); | |
12732 | } | |
2fa2fe9a | 12733 | |
7aefe2b5 ML |
12734 | PIPE_CONF_CHECK_I(scaler_state.scaler_id); |
12735 | } | |
a1b2278e | 12736 | |
e59150dc JB |
12737 | /* BDW+ don't expose a synchronous way to read the state */ |
12738 | if (IS_HASWELL(dev)) | |
12739 | PIPE_CONF_CHECK_I(ips_enabled); | |
42db64ef | 12740 | |
282740f7 VS |
12741 | PIPE_CONF_CHECK_I(double_wide); |
12742 | ||
26804afd DV |
12743 | PIPE_CONF_CHECK_X(ddi_pll_sel); |
12744 | ||
c0d43d62 | 12745 | PIPE_CONF_CHECK_I(shared_dpll); |
66e985c0 | 12746 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll); |
8bcc2795 | 12747 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md); |
66e985c0 DV |
12748 | PIPE_CONF_CHECK_X(dpll_hw_state.fp0); |
12749 | PIPE_CONF_CHECK_X(dpll_hw_state.fp1); | |
d452c5b6 | 12750 | PIPE_CONF_CHECK_X(dpll_hw_state.wrpll); |
00490c22 | 12751 | PIPE_CONF_CHECK_X(dpll_hw_state.spll); |
3f4cd19f DL |
12752 | PIPE_CONF_CHECK_X(dpll_hw_state.ctrl1); |
12753 | PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1); | |
12754 | PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2); | |
c0d43d62 | 12755 | |
42571aef VS |
12756 | if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) |
12757 | PIPE_CONF_CHECK_I(pipe_bpp); | |
12758 | ||
2d112de7 | 12759 | PIPE_CONF_CHECK_CLOCK_FUZZY(base.adjusted_mode.crtc_clock); |
a9a7e98a | 12760 | PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock); |
5e550656 | 12761 | |
66e985c0 | 12762 | #undef PIPE_CONF_CHECK_X |
08a24034 | 12763 | #undef PIPE_CONF_CHECK_I |
b95af8be | 12764 | #undef PIPE_CONF_CHECK_I_ALT |
1bd1bd80 | 12765 | #undef PIPE_CONF_CHECK_FLAGS |
5e550656 | 12766 | #undef PIPE_CONF_CHECK_CLOCK_FUZZY |
bb760063 | 12767 | #undef PIPE_CONF_QUIRK |
cfb23ed6 | 12768 | #undef INTEL_ERR_OR_DBG_KMS |
88adfff1 | 12769 | |
cfb23ed6 | 12770 | return ret; |
0e8ffe1b DV |
12771 | } |
12772 | ||
08db6652 DL |
12773 | static void check_wm_state(struct drm_device *dev) |
12774 | { | |
12775 | struct drm_i915_private *dev_priv = dev->dev_private; | |
12776 | struct skl_ddb_allocation hw_ddb, *sw_ddb; | |
12777 | struct intel_crtc *intel_crtc; | |
12778 | int plane; | |
12779 | ||
12780 | if (INTEL_INFO(dev)->gen < 9) | |
12781 | return; | |
12782 | ||
12783 | skl_ddb_get_hw_state(dev_priv, &hw_ddb); | |
12784 | sw_ddb = &dev_priv->wm.skl_hw.ddb; | |
12785 | ||
12786 | for_each_intel_crtc(dev, intel_crtc) { | |
12787 | struct skl_ddb_entry *hw_entry, *sw_entry; | |
12788 | const enum pipe pipe = intel_crtc->pipe; | |
12789 | ||
12790 | if (!intel_crtc->active) | |
12791 | continue; | |
12792 | ||
12793 | /* planes */ | |
dd740780 | 12794 | for_each_plane(dev_priv, pipe, plane) { |
08db6652 DL |
12795 | hw_entry = &hw_ddb.plane[pipe][plane]; |
12796 | sw_entry = &sw_ddb->plane[pipe][plane]; | |
12797 | ||
12798 | if (skl_ddb_entry_equal(hw_entry, sw_entry)) | |
12799 | continue; | |
12800 | ||
12801 | DRM_ERROR("mismatch in DDB state pipe %c plane %d " | |
12802 | "(expected (%u,%u), found (%u,%u))\n", | |
12803 | pipe_name(pipe), plane + 1, | |
12804 | sw_entry->start, sw_entry->end, | |
12805 | hw_entry->start, hw_entry->end); | |
12806 | } | |
12807 | ||
12808 | /* cursor */ | |
4969d33e MR |
12809 | hw_entry = &hw_ddb.plane[pipe][PLANE_CURSOR]; |
12810 | sw_entry = &sw_ddb->plane[pipe][PLANE_CURSOR]; | |
08db6652 DL |
12811 | |
12812 | if (skl_ddb_entry_equal(hw_entry, sw_entry)) | |
12813 | continue; | |
12814 | ||
12815 | DRM_ERROR("mismatch in DDB state pipe %c cursor " | |
12816 | "(expected (%u,%u), found (%u,%u))\n", | |
12817 | pipe_name(pipe), | |
12818 | sw_entry->start, sw_entry->end, | |
12819 | hw_entry->start, hw_entry->end); | |
12820 | } | |
12821 | } | |
12822 | ||
91d1b4bd | 12823 | static void |
35dd3c64 ML |
12824 | check_connector_state(struct drm_device *dev, |
12825 | struct drm_atomic_state *old_state) | |
8af6cf88 | 12826 | { |
35dd3c64 ML |
12827 | struct drm_connector_state *old_conn_state; |
12828 | struct drm_connector *connector; | |
12829 | int i; | |
8af6cf88 | 12830 | |
35dd3c64 ML |
12831 | for_each_connector_in_state(old_state, connector, old_conn_state, i) { |
12832 | struct drm_encoder *encoder = connector->encoder; | |
12833 | struct drm_connector_state *state = connector->state; | |
ad3c558f | 12834 | |
8af6cf88 DV |
12835 | /* This also checks the encoder/connector hw state with the |
12836 | * ->get_hw_state callbacks. */ | |
35dd3c64 | 12837 | intel_connector_check_state(to_intel_connector(connector)); |
8af6cf88 | 12838 | |
ad3c558f | 12839 | I915_STATE_WARN(state->best_encoder != encoder, |
35dd3c64 | 12840 | "connector's atomic encoder doesn't match legacy encoder\n"); |
8af6cf88 | 12841 | } |
91d1b4bd DV |
12842 | } |
12843 | ||
12844 | static void | |
12845 | check_encoder_state(struct drm_device *dev) | |
12846 | { | |
12847 | struct intel_encoder *encoder; | |
12848 | struct intel_connector *connector; | |
8af6cf88 | 12849 | |
b2784e15 | 12850 | for_each_intel_encoder(dev, encoder) { |
8af6cf88 | 12851 | bool enabled = false; |
4d20cd86 | 12852 | enum pipe pipe; |
8af6cf88 DV |
12853 | |
12854 | DRM_DEBUG_KMS("[ENCODER:%d:%s]\n", | |
12855 | encoder->base.base.id, | |
8e329a03 | 12856 | encoder->base.name); |
8af6cf88 | 12857 | |
3a3371ff | 12858 | for_each_intel_connector(dev, connector) { |
4d20cd86 | 12859 | if (connector->base.state->best_encoder != &encoder->base) |
8af6cf88 DV |
12860 | continue; |
12861 | enabled = true; | |
ad3c558f ML |
12862 | |
12863 | I915_STATE_WARN(connector->base.state->crtc != | |
12864 | encoder->base.crtc, | |
12865 | "connector's crtc doesn't match encoder crtc\n"); | |
8af6cf88 | 12866 | } |
0e32b39c | 12867 | |
e2c719b7 | 12868 | I915_STATE_WARN(!!encoder->base.crtc != enabled, |
8af6cf88 DV |
12869 | "encoder's enabled state mismatch " |
12870 | "(expected %i, found %i)\n", | |
12871 | !!encoder->base.crtc, enabled); | |
7c60d198 ML |
12872 | |
12873 | if (!encoder->base.crtc) { | |
4d20cd86 | 12874 | bool active; |
7c60d198 | 12875 | |
4d20cd86 ML |
12876 | active = encoder->get_hw_state(encoder, &pipe); |
12877 | I915_STATE_WARN(active, | |
12878 | "encoder detached but still enabled on pipe %c.\n", | |
12879 | pipe_name(pipe)); | |
7c60d198 | 12880 | } |
8af6cf88 | 12881 | } |
91d1b4bd DV |
12882 | } |
12883 | ||
12884 | static void | |
4d20cd86 | 12885 | check_crtc_state(struct drm_device *dev, struct drm_atomic_state *old_state) |
91d1b4bd | 12886 | { |
fbee40df | 12887 | struct drm_i915_private *dev_priv = dev->dev_private; |
91d1b4bd | 12888 | struct intel_encoder *encoder; |
4d20cd86 ML |
12889 | struct drm_crtc_state *old_crtc_state; |
12890 | struct drm_crtc *crtc; | |
12891 | int i; | |
8af6cf88 | 12892 | |
4d20cd86 ML |
12893 | for_each_crtc_in_state(old_state, crtc, old_crtc_state, i) { |
12894 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
12895 | struct intel_crtc_state *pipe_config, *sw_config; | |
7b89b8de | 12896 | bool active; |
8af6cf88 | 12897 | |
bfd16b2a ML |
12898 | if (!needs_modeset(crtc->state) && |
12899 | !to_intel_crtc_state(crtc->state)->update_pipe) | |
4d20cd86 | 12900 | continue; |
045ac3b5 | 12901 | |
4d20cd86 ML |
12902 | __drm_atomic_helper_crtc_destroy_state(crtc, old_crtc_state); |
12903 | pipe_config = to_intel_crtc_state(old_crtc_state); | |
12904 | memset(pipe_config, 0, sizeof(*pipe_config)); | |
12905 | pipe_config->base.crtc = crtc; | |
12906 | pipe_config->base.state = old_state; | |
8af6cf88 | 12907 | |
4d20cd86 ML |
12908 | DRM_DEBUG_KMS("[CRTC:%d]\n", |
12909 | crtc->base.id); | |
8af6cf88 | 12910 | |
4d20cd86 ML |
12911 | active = dev_priv->display.get_pipe_config(intel_crtc, |
12912 | pipe_config); | |
d62cf62a | 12913 | |
b6b5d049 | 12914 | /* hw state is inconsistent with the pipe quirk */ |
4d20cd86 ML |
12915 | if ((intel_crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || |
12916 | (intel_crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
12917 | active = crtc->state->active; | |
6c49f241 | 12918 | |
4d20cd86 | 12919 | I915_STATE_WARN(crtc->state->active != active, |
0e8ffe1b | 12920 | "crtc active state doesn't match with hw state " |
4d20cd86 | 12921 | "(expected %i, found %i)\n", crtc->state->active, active); |
0e8ffe1b | 12922 | |
4d20cd86 | 12923 | I915_STATE_WARN(intel_crtc->active != crtc->state->active, |
53d9f4e9 | 12924 | "transitional active state does not match atomic hw state " |
4d20cd86 ML |
12925 | "(expected %i, found %i)\n", crtc->state->active, intel_crtc->active); |
12926 | ||
12927 | for_each_encoder_on_crtc(dev, crtc, encoder) { | |
12928 | enum pipe pipe; | |
12929 | ||
12930 | active = encoder->get_hw_state(encoder, &pipe); | |
12931 | I915_STATE_WARN(active != crtc->state->active, | |
12932 | "[ENCODER:%i] active %i with crtc active %i\n", | |
12933 | encoder->base.base.id, active, crtc->state->active); | |
12934 | ||
12935 | I915_STATE_WARN(active && intel_crtc->pipe != pipe, | |
12936 | "Encoder connected to wrong pipe %c\n", | |
12937 | pipe_name(pipe)); | |
12938 | ||
12939 | if (active) | |
12940 | encoder->get_config(encoder, pipe_config); | |
12941 | } | |
53d9f4e9 | 12942 | |
4d20cd86 | 12943 | if (!crtc->state->active) |
cfb23ed6 ML |
12944 | continue; |
12945 | ||
4d20cd86 ML |
12946 | sw_config = to_intel_crtc_state(crtc->state); |
12947 | if (!intel_pipe_config_compare(dev, sw_config, | |
12948 | pipe_config, false)) { | |
e2c719b7 | 12949 | I915_STATE_WARN(1, "pipe state doesn't match!\n"); |
4d20cd86 | 12950 | intel_dump_pipe_config(intel_crtc, pipe_config, |
c0b03411 | 12951 | "[hw state]"); |
4d20cd86 | 12952 | intel_dump_pipe_config(intel_crtc, sw_config, |
c0b03411 DV |
12953 | "[sw state]"); |
12954 | } | |
8af6cf88 DV |
12955 | } |
12956 | } | |
12957 | ||
91d1b4bd DV |
12958 | static void |
12959 | check_shared_dpll_state(struct drm_device *dev) | |
12960 | { | |
fbee40df | 12961 | struct drm_i915_private *dev_priv = dev->dev_private; |
91d1b4bd DV |
12962 | struct intel_crtc *crtc; |
12963 | struct intel_dpll_hw_state dpll_hw_state; | |
12964 | int i; | |
5358901f DV |
12965 | |
12966 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { | |
12967 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
12968 | int enabled_crtcs = 0, active_crtcs = 0; | |
12969 | bool active; | |
12970 | ||
12971 | memset(&dpll_hw_state, 0, sizeof(dpll_hw_state)); | |
12972 | ||
12973 | DRM_DEBUG_KMS("%s\n", pll->name); | |
12974 | ||
12975 | active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state); | |
12976 | ||
e2c719b7 | 12977 | I915_STATE_WARN(pll->active > hweight32(pll->config.crtc_mask), |
5358901f | 12978 | "more active pll users than references: %i vs %i\n", |
3e369b76 | 12979 | pll->active, hweight32(pll->config.crtc_mask)); |
e2c719b7 | 12980 | I915_STATE_WARN(pll->active && !pll->on, |
5358901f | 12981 | "pll in active use but not on in sw tracking\n"); |
e2c719b7 | 12982 | I915_STATE_WARN(pll->on && !pll->active, |
35c95375 | 12983 | "pll in on but not on in use in sw tracking\n"); |
e2c719b7 | 12984 | I915_STATE_WARN(pll->on != active, |
5358901f DV |
12985 | "pll on state mismatch (expected %i, found %i)\n", |
12986 | pll->on, active); | |
12987 | ||
d3fcc808 | 12988 | for_each_intel_crtc(dev, crtc) { |
83d65738 | 12989 | if (crtc->base.state->enable && intel_crtc_to_shared_dpll(crtc) == pll) |
5358901f DV |
12990 | enabled_crtcs++; |
12991 | if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) | |
12992 | active_crtcs++; | |
12993 | } | |
e2c719b7 | 12994 | I915_STATE_WARN(pll->active != active_crtcs, |
5358901f DV |
12995 | "pll active crtcs mismatch (expected %i, found %i)\n", |
12996 | pll->active, active_crtcs); | |
e2c719b7 | 12997 | I915_STATE_WARN(hweight32(pll->config.crtc_mask) != enabled_crtcs, |
5358901f | 12998 | "pll enabled crtcs mismatch (expected %i, found %i)\n", |
3e369b76 | 12999 | hweight32(pll->config.crtc_mask), enabled_crtcs); |
66e985c0 | 13000 | |
e2c719b7 | 13001 | I915_STATE_WARN(pll->on && memcmp(&pll->config.hw_state, &dpll_hw_state, |
66e985c0 DV |
13002 | sizeof(dpll_hw_state)), |
13003 | "pll hw state mismatch\n"); | |
5358901f | 13004 | } |
8af6cf88 DV |
13005 | } |
13006 | ||
ee165b1a ML |
13007 | static void |
13008 | intel_modeset_check_state(struct drm_device *dev, | |
13009 | struct drm_atomic_state *old_state) | |
91d1b4bd | 13010 | { |
08db6652 | 13011 | check_wm_state(dev); |
35dd3c64 | 13012 | check_connector_state(dev, old_state); |
91d1b4bd | 13013 | check_encoder_state(dev); |
4d20cd86 | 13014 | check_crtc_state(dev, old_state); |
91d1b4bd DV |
13015 | check_shared_dpll_state(dev); |
13016 | } | |
13017 | ||
5cec258b | 13018 | void ironlake_check_encoder_dotclock(const struct intel_crtc_state *pipe_config, |
18442d08 VS |
13019 | int dotclock) |
13020 | { | |
13021 | /* | |
13022 | * FDI already provided one idea for the dotclock. | |
13023 | * Yell if the encoder disagrees. | |
13024 | */ | |
2d112de7 | 13025 | WARN(!intel_fuzzy_clock_check(pipe_config->base.adjusted_mode.crtc_clock, dotclock), |
18442d08 | 13026 | "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n", |
2d112de7 | 13027 | pipe_config->base.adjusted_mode.crtc_clock, dotclock); |
18442d08 VS |
13028 | } |
13029 | ||
80715b2f VS |
13030 | static void update_scanline_offset(struct intel_crtc *crtc) |
13031 | { | |
13032 | struct drm_device *dev = crtc->base.dev; | |
13033 | ||
13034 | /* | |
13035 | * The scanline counter increments at the leading edge of hsync. | |
13036 | * | |
13037 | * On most platforms it starts counting from vtotal-1 on the | |
13038 | * first active line. That means the scanline counter value is | |
13039 | * always one less than what we would expect. Ie. just after | |
13040 | * start of vblank, which also occurs at start of hsync (on the | |
13041 | * last active line), the scanline counter will read vblank_start-1. | |
13042 | * | |
13043 | * On gen2 the scanline counter starts counting from 1 instead | |
13044 | * of vtotal-1, so we have to subtract one (or rather add vtotal-1 | |
13045 | * to keep the value positive), instead of adding one. | |
13046 | * | |
13047 | * On HSW+ the behaviour of the scanline counter depends on the output | |
13048 | * type. For DP ports it behaves like most other platforms, but on HDMI | |
13049 | * there's an extra 1 line difference. So we need to add two instead of | |
13050 | * one to the value. | |
13051 | */ | |
13052 | if (IS_GEN2(dev)) { | |
124abe07 | 13053 | const struct drm_display_mode *adjusted_mode = &crtc->config->base.adjusted_mode; |
80715b2f VS |
13054 | int vtotal; |
13055 | ||
124abe07 VS |
13056 | vtotal = adjusted_mode->crtc_vtotal; |
13057 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) | |
80715b2f VS |
13058 | vtotal /= 2; |
13059 | ||
13060 | crtc->scanline_offset = vtotal - 1; | |
13061 | } else if (HAS_DDI(dev) && | |
409ee761 | 13062 | intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) { |
80715b2f VS |
13063 | crtc->scanline_offset = 2; |
13064 | } else | |
13065 | crtc->scanline_offset = 1; | |
13066 | } | |
13067 | ||
ad421372 | 13068 | static void intel_modeset_clear_plls(struct drm_atomic_state *state) |
ed6739ef | 13069 | { |
225da59b | 13070 | struct drm_device *dev = state->dev; |
ed6739ef | 13071 | struct drm_i915_private *dev_priv = to_i915(dev); |
ad421372 | 13072 | struct intel_shared_dpll_config *shared_dpll = NULL; |
ed6739ef | 13073 | struct intel_crtc *intel_crtc; |
0a9ab303 ACO |
13074 | struct intel_crtc_state *intel_crtc_state; |
13075 | struct drm_crtc *crtc; | |
13076 | struct drm_crtc_state *crtc_state; | |
0a9ab303 | 13077 | int i; |
ed6739ef ACO |
13078 | |
13079 | if (!dev_priv->display.crtc_compute_clock) | |
ad421372 | 13080 | return; |
ed6739ef | 13081 | |
0a9ab303 | 13082 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
ad421372 ML |
13083 | int dpll; |
13084 | ||
0a9ab303 | 13085 | intel_crtc = to_intel_crtc(crtc); |
4978cc93 | 13086 | intel_crtc_state = to_intel_crtc_state(crtc_state); |
ad421372 | 13087 | dpll = intel_crtc_state->shared_dpll; |
0a9ab303 | 13088 | |
ad421372 | 13089 | if (!needs_modeset(crtc_state) || dpll == DPLL_ID_PRIVATE) |
225da59b ACO |
13090 | continue; |
13091 | ||
ad421372 | 13092 | intel_crtc_state->shared_dpll = DPLL_ID_PRIVATE; |
0a9ab303 | 13093 | |
ad421372 ML |
13094 | if (!shared_dpll) |
13095 | shared_dpll = intel_atomic_get_shared_dpll_state(state); | |
ed6739ef | 13096 | |
ad421372 ML |
13097 | shared_dpll[dpll].crtc_mask &= ~(1 << intel_crtc->pipe); |
13098 | } | |
ed6739ef ACO |
13099 | } |
13100 | ||
99d736a2 ML |
13101 | /* |
13102 | * This implements the workaround described in the "notes" section of the mode | |
13103 | * set sequence documentation. When going from no pipes or single pipe to | |
13104 | * multiple pipes, and planes are enabled after the pipe, we need to wait at | |
13105 | * least 2 vblanks on the first pipe before enabling planes on the second pipe. | |
13106 | */ | |
13107 | static int haswell_mode_set_planes_workaround(struct drm_atomic_state *state) | |
13108 | { | |
13109 | struct drm_crtc_state *crtc_state; | |
13110 | struct intel_crtc *intel_crtc; | |
13111 | struct drm_crtc *crtc; | |
13112 | struct intel_crtc_state *first_crtc_state = NULL; | |
13113 | struct intel_crtc_state *other_crtc_state = NULL; | |
13114 | enum pipe first_pipe = INVALID_PIPE, enabled_pipe = INVALID_PIPE; | |
13115 | int i; | |
13116 | ||
13117 | /* look at all crtc's that are going to be enabled in during modeset */ | |
13118 | for_each_crtc_in_state(state, crtc, crtc_state, i) { | |
13119 | intel_crtc = to_intel_crtc(crtc); | |
13120 | ||
13121 | if (!crtc_state->active || !needs_modeset(crtc_state)) | |
13122 | continue; | |
13123 | ||
13124 | if (first_crtc_state) { | |
13125 | other_crtc_state = to_intel_crtc_state(crtc_state); | |
13126 | break; | |
13127 | } else { | |
13128 | first_crtc_state = to_intel_crtc_state(crtc_state); | |
13129 | first_pipe = intel_crtc->pipe; | |
13130 | } | |
13131 | } | |
13132 | ||
13133 | /* No workaround needed? */ | |
13134 | if (!first_crtc_state) | |
13135 | return 0; | |
13136 | ||
13137 | /* w/a possibly needed, check how many crtc's are already enabled. */ | |
13138 | for_each_intel_crtc(state->dev, intel_crtc) { | |
13139 | struct intel_crtc_state *pipe_config; | |
13140 | ||
13141 | pipe_config = intel_atomic_get_crtc_state(state, intel_crtc); | |
13142 | if (IS_ERR(pipe_config)) | |
13143 | return PTR_ERR(pipe_config); | |
13144 | ||
13145 | pipe_config->hsw_workaround_pipe = INVALID_PIPE; | |
13146 | ||
13147 | if (!pipe_config->base.active || | |
13148 | needs_modeset(&pipe_config->base)) | |
13149 | continue; | |
13150 | ||
13151 | /* 2 or more enabled crtcs means no need for w/a */ | |
13152 | if (enabled_pipe != INVALID_PIPE) | |
13153 | return 0; | |
13154 | ||
13155 | enabled_pipe = intel_crtc->pipe; | |
13156 | } | |
13157 | ||
13158 | if (enabled_pipe != INVALID_PIPE) | |
13159 | first_crtc_state->hsw_workaround_pipe = enabled_pipe; | |
13160 | else if (other_crtc_state) | |
13161 | other_crtc_state->hsw_workaround_pipe = first_pipe; | |
13162 | ||
13163 | return 0; | |
13164 | } | |
13165 | ||
27c329ed ML |
13166 | static int intel_modeset_all_pipes(struct drm_atomic_state *state) |
13167 | { | |
13168 | struct drm_crtc *crtc; | |
13169 | struct drm_crtc_state *crtc_state; | |
13170 | int ret = 0; | |
13171 | ||
13172 | /* add all active pipes to the state */ | |
13173 | for_each_crtc(state->dev, crtc) { | |
13174 | crtc_state = drm_atomic_get_crtc_state(state, crtc); | |
13175 | if (IS_ERR(crtc_state)) | |
13176 | return PTR_ERR(crtc_state); | |
13177 | ||
13178 | if (!crtc_state->active || needs_modeset(crtc_state)) | |
13179 | continue; | |
13180 | ||
13181 | crtc_state->mode_changed = true; | |
13182 | ||
13183 | ret = drm_atomic_add_affected_connectors(state, crtc); | |
13184 | if (ret) | |
13185 | break; | |
13186 | ||
13187 | ret = drm_atomic_add_affected_planes(state, crtc); | |
13188 | if (ret) | |
13189 | break; | |
13190 | } | |
13191 | ||
13192 | return ret; | |
13193 | } | |
13194 | ||
c347a676 | 13195 | static int intel_modeset_checks(struct drm_atomic_state *state) |
054518dd ACO |
13196 | { |
13197 | struct drm_device *dev = state->dev; | |
27c329ed | 13198 | struct drm_i915_private *dev_priv = dev->dev_private; |
054518dd ACO |
13199 | int ret; |
13200 | ||
b359283a ML |
13201 | if (!check_digital_port_conflicts(state)) { |
13202 | DRM_DEBUG_KMS("rejecting conflicting digital port configuration\n"); | |
13203 | return -EINVAL; | |
13204 | } | |
13205 | ||
054518dd ACO |
13206 | /* |
13207 | * See if the config requires any additional preparation, e.g. | |
13208 | * to adjust global state with pipes off. We need to do this | |
13209 | * here so we can get the modeset_pipe updated config for the new | |
13210 | * mode set on this crtc. For other crtcs we need to use the | |
13211 | * adjusted_mode bits in the crtc directly. | |
13212 | */ | |
27c329ed ML |
13213 | if (dev_priv->display.modeset_calc_cdclk) { |
13214 | unsigned int cdclk; | |
b432e5cf | 13215 | |
27c329ed ML |
13216 | ret = dev_priv->display.modeset_calc_cdclk(state); |
13217 | ||
13218 | cdclk = to_intel_atomic_state(state)->cdclk; | |
13219 | if (!ret && cdclk != dev_priv->cdclk_freq) | |
13220 | ret = intel_modeset_all_pipes(state); | |
13221 | ||
13222 | if (ret < 0) | |
054518dd | 13223 | return ret; |
27c329ed ML |
13224 | } else |
13225 | to_intel_atomic_state(state)->cdclk = dev_priv->cdclk_freq; | |
054518dd | 13226 | |
ad421372 | 13227 | intel_modeset_clear_plls(state); |
054518dd | 13228 | |
99d736a2 | 13229 | if (IS_HASWELL(dev)) |
ad421372 | 13230 | return haswell_mode_set_planes_workaround(state); |
99d736a2 | 13231 | |
ad421372 | 13232 | return 0; |
c347a676 ACO |
13233 | } |
13234 | ||
aa363136 MR |
13235 | /* |
13236 | * Handle calculation of various watermark data at the end of the atomic check | |
13237 | * phase. The code here should be run after the per-crtc and per-plane 'check' | |
13238 | * handlers to ensure that all derived state has been updated. | |
13239 | */ | |
13240 | static void calc_watermark_data(struct drm_atomic_state *state) | |
13241 | { | |
13242 | struct drm_device *dev = state->dev; | |
13243 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); | |
13244 | struct drm_crtc *crtc; | |
13245 | struct drm_crtc_state *cstate; | |
13246 | struct drm_plane *plane; | |
13247 | struct drm_plane_state *pstate; | |
13248 | ||
13249 | /* | |
13250 | * Calculate watermark configuration details now that derived | |
13251 | * plane/crtc state is all properly updated. | |
13252 | */ | |
13253 | drm_for_each_crtc(crtc, dev) { | |
13254 | cstate = drm_atomic_get_existing_crtc_state(state, crtc) ?: | |
13255 | crtc->state; | |
13256 | ||
13257 | if (cstate->active) | |
13258 | intel_state->wm_config.num_pipes_active++; | |
13259 | } | |
13260 | drm_for_each_legacy_plane(plane, dev) { | |
13261 | pstate = drm_atomic_get_existing_plane_state(state, plane) ?: | |
13262 | plane->state; | |
13263 | ||
13264 | if (!to_intel_plane_state(pstate)->visible) | |
13265 | continue; | |
13266 | ||
13267 | intel_state->wm_config.sprites_enabled = true; | |
13268 | if (pstate->crtc_w != pstate->src_w >> 16 || | |
13269 | pstate->crtc_h != pstate->src_h >> 16) | |
13270 | intel_state->wm_config.sprites_scaled = true; | |
13271 | } | |
13272 | } | |
13273 | ||
74c090b1 ML |
13274 | /** |
13275 | * intel_atomic_check - validate state object | |
13276 | * @dev: drm device | |
13277 | * @state: state to validate | |
13278 | */ | |
13279 | static int intel_atomic_check(struct drm_device *dev, | |
13280 | struct drm_atomic_state *state) | |
c347a676 | 13281 | { |
aa363136 | 13282 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
c347a676 ACO |
13283 | struct drm_crtc *crtc; |
13284 | struct drm_crtc_state *crtc_state; | |
13285 | int ret, i; | |
61333b60 | 13286 | bool any_ms = false; |
c347a676 | 13287 | |
74c090b1 | 13288 | ret = drm_atomic_helper_check_modeset(dev, state); |
054518dd ACO |
13289 | if (ret) |
13290 | return ret; | |
13291 | ||
c347a676 | 13292 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
cfb23ed6 ML |
13293 | struct intel_crtc_state *pipe_config = |
13294 | to_intel_crtc_state(crtc_state); | |
1ed51de9 | 13295 | |
ba8af3e5 ML |
13296 | memset(&to_intel_crtc(crtc)->atomic, 0, |
13297 | sizeof(struct intel_crtc_atomic_commit)); | |
13298 | ||
1ed51de9 DV |
13299 | /* Catch I915_MODE_FLAG_INHERITED */ |
13300 | if (crtc_state->mode.private_flags != crtc->state->mode.private_flags) | |
13301 | crtc_state->mode_changed = true; | |
cfb23ed6 | 13302 | |
61333b60 ML |
13303 | if (!crtc_state->enable) { |
13304 | if (needs_modeset(crtc_state)) | |
13305 | any_ms = true; | |
c347a676 | 13306 | continue; |
61333b60 | 13307 | } |
c347a676 | 13308 | |
26495481 | 13309 | if (!needs_modeset(crtc_state)) |
cfb23ed6 ML |
13310 | continue; |
13311 | ||
26495481 DV |
13312 | /* FIXME: For only active_changed we shouldn't need to do any |
13313 | * state recomputation at all. */ | |
13314 | ||
1ed51de9 DV |
13315 | ret = drm_atomic_add_affected_connectors(state, crtc); |
13316 | if (ret) | |
13317 | return ret; | |
b359283a | 13318 | |
cfb23ed6 | 13319 | ret = intel_modeset_pipe_config(crtc, pipe_config); |
c347a676 ACO |
13320 | if (ret) |
13321 | return ret; | |
13322 | ||
73831236 JN |
13323 | if (i915.fastboot && |
13324 | intel_pipe_config_compare(state->dev, | |
cfb23ed6 | 13325 | to_intel_crtc_state(crtc->state), |
1ed51de9 | 13326 | pipe_config, true)) { |
26495481 | 13327 | crtc_state->mode_changed = false; |
bfd16b2a | 13328 | to_intel_crtc_state(crtc_state)->update_pipe = true; |
26495481 DV |
13329 | } |
13330 | ||
13331 | if (needs_modeset(crtc_state)) { | |
13332 | any_ms = true; | |
cfb23ed6 ML |
13333 | |
13334 | ret = drm_atomic_add_affected_planes(state, crtc); | |
13335 | if (ret) | |
13336 | return ret; | |
13337 | } | |
61333b60 | 13338 | |
26495481 DV |
13339 | intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config, |
13340 | needs_modeset(crtc_state) ? | |
13341 | "[modeset]" : "[fastset]"); | |
c347a676 ACO |
13342 | } |
13343 | ||
61333b60 ML |
13344 | if (any_ms) { |
13345 | ret = intel_modeset_checks(state); | |
13346 | ||
13347 | if (ret) | |
13348 | return ret; | |
27c329ed | 13349 | } else |
aa363136 | 13350 | intel_state->cdclk = to_i915(state->dev)->cdclk_freq; |
76305b1a | 13351 | |
aa363136 MR |
13352 | ret = drm_atomic_helper_check_planes(state->dev, state); |
13353 | if (ret) | |
13354 | return ret; | |
13355 | ||
13356 | calc_watermark_data(state); | |
13357 | ||
13358 | return 0; | |
054518dd ACO |
13359 | } |
13360 | ||
5008e874 ML |
13361 | static int intel_atomic_prepare_commit(struct drm_device *dev, |
13362 | struct drm_atomic_state *state, | |
13363 | bool async) | |
13364 | { | |
7580d774 ML |
13365 | struct drm_i915_private *dev_priv = dev->dev_private; |
13366 | struct drm_plane_state *plane_state; | |
5008e874 | 13367 | struct drm_crtc_state *crtc_state; |
7580d774 | 13368 | struct drm_plane *plane; |
5008e874 ML |
13369 | struct drm_crtc *crtc; |
13370 | int i, ret; | |
13371 | ||
13372 | if (async) { | |
13373 | DRM_DEBUG_KMS("i915 does not yet support async commit\n"); | |
13374 | return -EINVAL; | |
13375 | } | |
13376 | ||
13377 | for_each_crtc_in_state(state, crtc, crtc_state, i) { | |
13378 | ret = intel_crtc_wait_for_pending_flips(crtc); | |
13379 | if (ret) | |
13380 | return ret; | |
7580d774 ML |
13381 | |
13382 | if (atomic_read(&to_intel_crtc(crtc)->unpin_work_count) >= 2) | |
13383 | flush_workqueue(dev_priv->wq); | |
5008e874 ML |
13384 | } |
13385 | ||
f935675f ML |
13386 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
13387 | if (ret) | |
13388 | return ret; | |
13389 | ||
5008e874 | 13390 | ret = drm_atomic_helper_prepare_planes(dev, state); |
7580d774 ML |
13391 | if (!ret && !async && !i915_reset_in_progress(&dev_priv->gpu_error)) { |
13392 | u32 reset_counter; | |
13393 | ||
13394 | reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter); | |
13395 | mutex_unlock(&dev->struct_mutex); | |
13396 | ||
13397 | for_each_plane_in_state(state, plane, plane_state, i) { | |
13398 | struct intel_plane_state *intel_plane_state = | |
13399 | to_intel_plane_state(plane_state); | |
13400 | ||
13401 | if (!intel_plane_state->wait_req) | |
13402 | continue; | |
13403 | ||
13404 | ret = __i915_wait_request(intel_plane_state->wait_req, | |
13405 | reset_counter, true, | |
13406 | NULL, NULL); | |
13407 | ||
13408 | /* Swallow -EIO errors to allow updates during hw lockup. */ | |
13409 | if (ret == -EIO) | |
13410 | ret = 0; | |
13411 | ||
13412 | if (ret) | |
13413 | break; | |
13414 | } | |
13415 | ||
13416 | if (!ret) | |
13417 | return 0; | |
13418 | ||
13419 | mutex_lock(&dev->struct_mutex); | |
13420 | drm_atomic_helper_cleanup_planes(dev, state); | |
13421 | } | |
5008e874 | 13422 | |
f935675f | 13423 | mutex_unlock(&dev->struct_mutex); |
5008e874 ML |
13424 | return ret; |
13425 | } | |
13426 | ||
74c090b1 ML |
13427 | /** |
13428 | * intel_atomic_commit - commit validated state object | |
13429 | * @dev: DRM device | |
13430 | * @state: the top-level driver state object | |
13431 | * @async: asynchronous commit | |
13432 | * | |
13433 | * This function commits a top-level state object that has been validated | |
13434 | * with drm_atomic_helper_check(). | |
13435 | * | |
13436 | * FIXME: Atomic modeset support for i915 is not yet complete. At the moment | |
13437 | * we can only handle plane-related operations and do not yet support | |
13438 | * asynchronous commit. | |
13439 | * | |
13440 | * RETURNS | |
13441 | * Zero for success or -errno. | |
13442 | */ | |
13443 | static int intel_atomic_commit(struct drm_device *dev, | |
13444 | struct drm_atomic_state *state, | |
13445 | bool async) | |
a6778b3c | 13446 | { |
fbee40df | 13447 | struct drm_i915_private *dev_priv = dev->dev_private; |
0a9ab303 | 13448 | struct drm_crtc_state *crtc_state; |
7580d774 | 13449 | struct drm_crtc *crtc; |
c0c36b94 | 13450 | int ret = 0; |
0a9ab303 | 13451 | int i; |
61333b60 | 13452 | bool any_ms = false; |
a6778b3c | 13453 | |
5008e874 | 13454 | ret = intel_atomic_prepare_commit(dev, state, async); |
7580d774 ML |
13455 | if (ret) { |
13456 | DRM_DEBUG_ATOMIC("Preparing state failed with %i\n", ret); | |
d4afb8cc | 13457 | return ret; |
7580d774 | 13458 | } |
d4afb8cc | 13459 | |
1c5e19f8 | 13460 | drm_atomic_helper_swap_state(dev, state); |
aa363136 | 13461 | dev_priv->wm.config = to_intel_atomic_state(state)->wm_config; |
1c5e19f8 | 13462 | |
0a9ab303 | 13463 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
a539205a ML |
13464 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
13465 | ||
61333b60 ML |
13466 | if (!needs_modeset(crtc->state)) |
13467 | continue; | |
13468 | ||
13469 | any_ms = true; | |
a539205a | 13470 | intel_pre_plane_update(intel_crtc); |
460da916 | 13471 | |
a539205a ML |
13472 | if (crtc_state->active) { |
13473 | intel_crtc_disable_planes(crtc, crtc_state->plane_mask); | |
13474 | dev_priv->display.crtc_disable(crtc); | |
eddfcbcd ML |
13475 | intel_crtc->active = false; |
13476 | intel_disable_shared_dpll(intel_crtc); | |
9bbc8258 VS |
13477 | |
13478 | /* | |
13479 | * Underruns don't always raise | |
13480 | * interrupts, so check manually. | |
13481 | */ | |
13482 | intel_check_cpu_fifo_underruns(dev_priv); | |
13483 | intel_check_pch_fifo_underruns(dev_priv); | |
b9001114 ML |
13484 | |
13485 | if (!crtc->state->active) | |
13486 | intel_update_watermarks(crtc); | |
a539205a | 13487 | } |
b8cecdf5 | 13488 | } |
7758a113 | 13489 | |
ea9d758d DV |
13490 | /* Only after disabling all output pipelines that will be changed can we |
13491 | * update the the output configuration. */ | |
4740b0f2 | 13492 | intel_modeset_update_crtc_state(state); |
f6e5b160 | 13493 | |
4740b0f2 ML |
13494 | if (any_ms) { |
13495 | intel_shared_dpll_commit(state); | |
13496 | ||
13497 | drm_atomic_helper_update_legacy_modeset_state(state->dev, state); | |
61333b60 | 13498 | modeset_update_crtc_power_domains(state); |
4740b0f2 | 13499 | } |
47fab737 | 13500 | |
a6778b3c | 13501 | /* Now enable the clocks, plane, pipe, and connectors that we set up. */ |
0a9ab303 | 13502 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
f6ac4b2a ML |
13503 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
13504 | bool modeset = needs_modeset(crtc->state); | |
bfd16b2a ML |
13505 | bool update_pipe = !modeset && |
13506 | to_intel_crtc_state(crtc->state)->update_pipe; | |
13507 | unsigned long put_domains = 0; | |
f6ac4b2a | 13508 | |
9f836f90 PJ |
13509 | if (modeset) |
13510 | intel_display_power_get(dev_priv, POWER_DOMAIN_MODESET); | |
13511 | ||
f6ac4b2a | 13512 | if (modeset && crtc->state->active) { |
a539205a ML |
13513 | update_scanline_offset(to_intel_crtc(crtc)); |
13514 | dev_priv->display.crtc_enable(crtc); | |
13515 | } | |
80715b2f | 13516 | |
bfd16b2a ML |
13517 | if (update_pipe) { |
13518 | put_domains = modeset_get_crtc_power_domains(crtc); | |
13519 | ||
13520 | /* make sure intel_modeset_check_state runs */ | |
13521 | any_ms = true; | |
13522 | } | |
13523 | ||
f6ac4b2a ML |
13524 | if (!modeset) |
13525 | intel_pre_plane_update(intel_crtc); | |
13526 | ||
6173ee28 ML |
13527 | if (crtc->state->active && |
13528 | (crtc->state->planes_changed || update_pipe)) | |
62852622 | 13529 | drm_atomic_helper_commit_planes_on_crtc(crtc_state); |
bfd16b2a ML |
13530 | |
13531 | if (put_domains) | |
13532 | modeset_put_power_domains(dev_priv, put_domains); | |
13533 | ||
f6ac4b2a | 13534 | intel_post_plane_update(intel_crtc); |
9f836f90 PJ |
13535 | |
13536 | if (modeset) | |
13537 | intel_display_power_put(dev_priv, POWER_DOMAIN_MODESET); | |
80715b2f | 13538 | } |
a6778b3c | 13539 | |
a6778b3c | 13540 | /* FIXME: add subpixel order */ |
83a57153 | 13541 | |
74c090b1 | 13542 | drm_atomic_helper_wait_for_vblanks(dev, state); |
f935675f ML |
13543 | |
13544 | mutex_lock(&dev->struct_mutex); | |
d4afb8cc | 13545 | drm_atomic_helper_cleanup_planes(dev, state); |
f935675f | 13546 | mutex_unlock(&dev->struct_mutex); |
2bfb4627 | 13547 | |
74c090b1 | 13548 | if (any_ms) |
ee165b1a ML |
13549 | intel_modeset_check_state(dev, state); |
13550 | ||
13551 | drm_atomic_state_free(state); | |
f30da187 | 13552 | |
74c090b1 | 13553 | return 0; |
7f27126e JB |
13554 | } |
13555 | ||
c0c36b94 CW |
13556 | void intel_crtc_restore_mode(struct drm_crtc *crtc) |
13557 | { | |
83a57153 ACO |
13558 | struct drm_device *dev = crtc->dev; |
13559 | struct drm_atomic_state *state; | |
e694eb02 | 13560 | struct drm_crtc_state *crtc_state; |
2bfb4627 | 13561 | int ret; |
83a57153 ACO |
13562 | |
13563 | state = drm_atomic_state_alloc(dev); | |
13564 | if (!state) { | |
e694eb02 | 13565 | DRM_DEBUG_KMS("[CRTC:%d] crtc restore failed, out of memory", |
83a57153 ACO |
13566 | crtc->base.id); |
13567 | return; | |
13568 | } | |
13569 | ||
e694eb02 | 13570 | state->acquire_ctx = drm_modeset_legacy_acquire_ctx(crtc); |
83a57153 | 13571 | |
e694eb02 ML |
13572 | retry: |
13573 | crtc_state = drm_atomic_get_crtc_state(state, crtc); | |
13574 | ret = PTR_ERR_OR_ZERO(crtc_state); | |
13575 | if (!ret) { | |
13576 | if (!crtc_state->active) | |
13577 | goto out; | |
83a57153 | 13578 | |
e694eb02 | 13579 | crtc_state->mode_changed = true; |
74c090b1 | 13580 | ret = drm_atomic_commit(state); |
83a57153 ACO |
13581 | } |
13582 | ||
e694eb02 ML |
13583 | if (ret == -EDEADLK) { |
13584 | drm_atomic_state_clear(state); | |
13585 | drm_modeset_backoff(state->acquire_ctx); | |
13586 | goto retry; | |
4ed9fb37 | 13587 | } |
4be07317 | 13588 | |
2bfb4627 | 13589 | if (ret) |
e694eb02 | 13590 | out: |
2bfb4627 | 13591 | drm_atomic_state_free(state); |
c0c36b94 CW |
13592 | } |
13593 | ||
25c5b266 DV |
13594 | #undef for_each_intel_crtc_masked |
13595 | ||
f6e5b160 | 13596 | static const struct drm_crtc_funcs intel_crtc_funcs = { |
f6e5b160 | 13597 | .gamma_set = intel_crtc_gamma_set, |
74c090b1 | 13598 | .set_config = drm_atomic_helper_set_config, |
f6e5b160 CW |
13599 | .destroy = intel_crtc_destroy, |
13600 | .page_flip = intel_crtc_page_flip, | |
1356837e MR |
13601 | .atomic_duplicate_state = intel_crtc_duplicate_state, |
13602 | .atomic_destroy_state = intel_crtc_destroy_state, | |
f6e5b160 CW |
13603 | }; |
13604 | ||
5358901f DV |
13605 | static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv, |
13606 | struct intel_shared_dpll *pll, | |
13607 | struct intel_dpll_hw_state *hw_state) | |
ee7b9f93 | 13608 | { |
5358901f | 13609 | uint32_t val; |
ee7b9f93 | 13610 | |
f458ebbc | 13611 | if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PLLS)) |
bd2bb1b9 PZ |
13612 | return false; |
13613 | ||
5358901f | 13614 | val = I915_READ(PCH_DPLL(pll->id)); |
66e985c0 DV |
13615 | hw_state->dpll = val; |
13616 | hw_state->fp0 = I915_READ(PCH_FP0(pll->id)); | |
13617 | hw_state->fp1 = I915_READ(PCH_FP1(pll->id)); | |
5358901f DV |
13618 | |
13619 | return val & DPLL_VCO_ENABLE; | |
13620 | } | |
13621 | ||
15bdd4cf DV |
13622 | static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv, |
13623 | struct intel_shared_dpll *pll) | |
13624 | { | |
3e369b76 ACO |
13625 | I915_WRITE(PCH_FP0(pll->id), pll->config.hw_state.fp0); |
13626 | I915_WRITE(PCH_FP1(pll->id), pll->config.hw_state.fp1); | |
15bdd4cf DV |
13627 | } |
13628 | ||
e7b903d2 DV |
13629 | static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv, |
13630 | struct intel_shared_dpll *pll) | |
13631 | { | |
e7b903d2 | 13632 | /* PCH refclock must be enabled first */ |
89eff4be | 13633 | ibx_assert_pch_refclk_enabled(dev_priv); |
e7b903d2 | 13634 | |
3e369b76 | 13635 | I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll); |
15bdd4cf DV |
13636 | |
13637 | /* Wait for the clocks to stabilize. */ | |
13638 | POSTING_READ(PCH_DPLL(pll->id)); | |
13639 | udelay(150); | |
13640 | ||
13641 | /* The pixel multiplier can only be updated once the | |
13642 | * DPLL is enabled and the clocks are stable. | |
13643 | * | |
13644 | * So write it again. | |
13645 | */ | |
3e369b76 | 13646 | I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll); |
15bdd4cf | 13647 | POSTING_READ(PCH_DPLL(pll->id)); |
e7b903d2 DV |
13648 | udelay(200); |
13649 | } | |
13650 | ||
13651 | static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv, | |
13652 | struct intel_shared_dpll *pll) | |
13653 | { | |
13654 | struct drm_device *dev = dev_priv->dev; | |
13655 | struct intel_crtc *crtc; | |
e7b903d2 DV |
13656 | |
13657 | /* Make sure no transcoder isn't still depending on us. */ | |
d3fcc808 | 13658 | for_each_intel_crtc(dev, crtc) { |
e7b903d2 DV |
13659 | if (intel_crtc_to_shared_dpll(crtc) == pll) |
13660 | assert_pch_transcoder_disabled(dev_priv, crtc->pipe); | |
ee7b9f93 JB |
13661 | } |
13662 | ||
15bdd4cf DV |
13663 | I915_WRITE(PCH_DPLL(pll->id), 0); |
13664 | POSTING_READ(PCH_DPLL(pll->id)); | |
e7b903d2 DV |
13665 | udelay(200); |
13666 | } | |
13667 | ||
46edb027 DV |
13668 | static char *ibx_pch_dpll_names[] = { |
13669 | "PCH DPLL A", | |
13670 | "PCH DPLL B", | |
13671 | }; | |
13672 | ||
7c74ade1 | 13673 | static void ibx_pch_dpll_init(struct drm_device *dev) |
ee7b9f93 | 13674 | { |
e7b903d2 | 13675 | struct drm_i915_private *dev_priv = dev->dev_private; |
ee7b9f93 JB |
13676 | int i; |
13677 | ||
7c74ade1 | 13678 | dev_priv->num_shared_dpll = 2; |
ee7b9f93 | 13679 | |
e72f9fbf | 13680 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
46edb027 DV |
13681 | dev_priv->shared_dplls[i].id = i; |
13682 | dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i]; | |
15bdd4cf | 13683 | dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set; |
e7b903d2 DV |
13684 | dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable; |
13685 | dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable; | |
5358901f DV |
13686 | dev_priv->shared_dplls[i].get_hw_state = |
13687 | ibx_pch_dpll_get_hw_state; | |
ee7b9f93 JB |
13688 | } |
13689 | } | |
13690 | ||
7c74ade1 DV |
13691 | static void intel_shared_dpll_init(struct drm_device *dev) |
13692 | { | |
e7b903d2 | 13693 | struct drm_i915_private *dev_priv = dev->dev_private; |
7c74ade1 | 13694 | |
9cd86933 DV |
13695 | if (HAS_DDI(dev)) |
13696 | intel_ddi_pll_init(dev); | |
13697 | else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
7c74ade1 DV |
13698 | ibx_pch_dpll_init(dev); |
13699 | else | |
13700 | dev_priv->num_shared_dpll = 0; | |
13701 | ||
13702 | BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS); | |
7c74ade1 DV |
13703 | } |
13704 | ||
6beb8c23 MR |
13705 | /** |
13706 | * intel_prepare_plane_fb - Prepare fb for usage on plane | |
13707 | * @plane: drm plane to prepare for | |
13708 | * @fb: framebuffer to prepare for presentation | |
13709 | * | |
13710 | * Prepares a framebuffer for usage on a display plane. Generally this | |
13711 | * involves pinning the underlying object and updating the frontbuffer tracking | |
13712 | * bits. Some older platforms need special physical address handling for | |
13713 | * cursor planes. | |
13714 | * | |
f935675f ML |
13715 | * Must be called with struct_mutex held. |
13716 | * | |
6beb8c23 MR |
13717 | * Returns 0 on success, negative error code on failure. |
13718 | */ | |
13719 | int | |
13720 | intel_prepare_plane_fb(struct drm_plane *plane, | |
d136dfee | 13721 | const struct drm_plane_state *new_state) |
465c120c MR |
13722 | { |
13723 | struct drm_device *dev = plane->dev; | |
844f9111 | 13724 | struct drm_framebuffer *fb = new_state->fb; |
6beb8c23 | 13725 | struct intel_plane *intel_plane = to_intel_plane(plane); |
6beb8c23 | 13726 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
1ee49399 | 13727 | struct drm_i915_gem_object *old_obj = intel_fb_obj(plane->state->fb); |
6beb8c23 | 13728 | int ret = 0; |
465c120c | 13729 | |
1ee49399 | 13730 | if (!obj && !old_obj) |
465c120c MR |
13731 | return 0; |
13732 | ||
5008e874 ML |
13733 | if (old_obj) { |
13734 | struct drm_crtc_state *crtc_state = | |
13735 | drm_atomic_get_existing_crtc_state(new_state->state, plane->state->crtc); | |
13736 | ||
13737 | /* Big Hammer, we also need to ensure that any pending | |
13738 | * MI_WAIT_FOR_EVENT inside a user batch buffer on the | |
13739 | * current scanout is retired before unpinning the old | |
13740 | * framebuffer. Note that we rely on userspace rendering | |
13741 | * into the buffer attached to the pipe they are waiting | |
13742 | * on. If not, userspace generates a GPU hang with IPEHR | |
13743 | * point to the MI_WAIT_FOR_EVENT. | |
13744 | * | |
13745 | * This should only fail upon a hung GPU, in which case we | |
13746 | * can safely continue. | |
13747 | */ | |
13748 | if (needs_modeset(crtc_state)) | |
13749 | ret = i915_gem_object_wait_rendering(old_obj, true); | |
13750 | ||
13751 | /* Swallow -EIO errors to allow updates during hw lockup. */ | |
13752 | if (ret && ret != -EIO) | |
f935675f | 13753 | return ret; |
5008e874 ML |
13754 | } |
13755 | ||
3c28ff22 AG |
13756 | /* For framebuffer backed by dmabuf, wait for fence */ |
13757 | if (obj && obj->base.dma_buf) { | |
13758 | ret = reservation_object_wait_timeout_rcu(obj->base.dma_buf->resv, | |
13759 | false, true, | |
13760 | MAX_SCHEDULE_TIMEOUT); | |
13761 | if (ret == -ERESTARTSYS) | |
13762 | return ret; | |
13763 | ||
13764 | WARN_ON(ret < 0); | |
13765 | } | |
13766 | ||
1ee49399 ML |
13767 | if (!obj) { |
13768 | ret = 0; | |
13769 | } else if (plane->type == DRM_PLANE_TYPE_CURSOR && | |
6beb8c23 MR |
13770 | INTEL_INFO(dev)->cursor_needs_physical) { |
13771 | int align = IS_I830(dev) ? 16 * 1024 : 256; | |
13772 | ret = i915_gem_object_attach_phys(obj, align); | |
13773 | if (ret) | |
13774 | DRM_DEBUG_KMS("failed to attach phys object\n"); | |
13775 | } else { | |
7580d774 | 13776 | ret = intel_pin_and_fence_fb_obj(plane, fb, new_state); |
6beb8c23 | 13777 | } |
465c120c | 13778 | |
7580d774 ML |
13779 | if (ret == 0) { |
13780 | if (obj) { | |
13781 | struct intel_plane_state *plane_state = | |
13782 | to_intel_plane_state(new_state); | |
13783 | ||
13784 | i915_gem_request_assign(&plane_state->wait_req, | |
13785 | obj->last_write_req); | |
13786 | } | |
13787 | ||
a9ff8714 | 13788 | i915_gem_track_fb(old_obj, obj, intel_plane->frontbuffer_bit); |
7580d774 | 13789 | } |
fdd508a6 | 13790 | |
6beb8c23 MR |
13791 | return ret; |
13792 | } | |
13793 | ||
38f3ce3a MR |
13794 | /** |
13795 | * intel_cleanup_plane_fb - Cleans up an fb after plane use | |
13796 | * @plane: drm plane to clean up for | |
13797 | * @fb: old framebuffer that was on plane | |
13798 | * | |
13799 | * Cleans up a framebuffer that has just been removed from a plane. | |
f935675f ML |
13800 | * |
13801 | * Must be called with struct_mutex held. | |
38f3ce3a MR |
13802 | */ |
13803 | void | |
13804 | intel_cleanup_plane_fb(struct drm_plane *plane, | |
d136dfee | 13805 | const struct drm_plane_state *old_state) |
38f3ce3a MR |
13806 | { |
13807 | struct drm_device *dev = plane->dev; | |
1ee49399 | 13808 | struct intel_plane *intel_plane = to_intel_plane(plane); |
7580d774 | 13809 | struct intel_plane_state *old_intel_state; |
1ee49399 ML |
13810 | struct drm_i915_gem_object *old_obj = intel_fb_obj(old_state->fb); |
13811 | struct drm_i915_gem_object *obj = intel_fb_obj(plane->state->fb); | |
38f3ce3a | 13812 | |
7580d774 ML |
13813 | old_intel_state = to_intel_plane_state(old_state); |
13814 | ||
1ee49399 | 13815 | if (!obj && !old_obj) |
38f3ce3a MR |
13816 | return; |
13817 | ||
1ee49399 ML |
13818 | if (old_obj && (plane->type != DRM_PLANE_TYPE_CURSOR || |
13819 | !INTEL_INFO(dev)->cursor_needs_physical)) | |
844f9111 | 13820 | intel_unpin_fb_obj(old_state->fb, old_state); |
1ee49399 ML |
13821 | |
13822 | /* prepare_fb aborted? */ | |
13823 | if ((old_obj && (old_obj->frontbuffer_bits & intel_plane->frontbuffer_bit)) || | |
13824 | (obj && !(obj->frontbuffer_bits & intel_plane->frontbuffer_bit))) | |
13825 | i915_gem_track_fb(old_obj, obj, intel_plane->frontbuffer_bit); | |
7580d774 ML |
13826 | |
13827 | i915_gem_request_assign(&old_intel_state->wait_req, NULL); | |
13828 | ||
465c120c MR |
13829 | } |
13830 | ||
6156a456 CK |
13831 | int |
13832 | skl_max_scale(struct intel_crtc *intel_crtc, struct intel_crtc_state *crtc_state) | |
13833 | { | |
13834 | int max_scale; | |
13835 | struct drm_device *dev; | |
13836 | struct drm_i915_private *dev_priv; | |
13837 | int crtc_clock, cdclk; | |
13838 | ||
13839 | if (!intel_crtc || !crtc_state) | |
13840 | return DRM_PLANE_HELPER_NO_SCALING; | |
13841 | ||
13842 | dev = intel_crtc->base.dev; | |
13843 | dev_priv = dev->dev_private; | |
13844 | crtc_clock = crtc_state->base.adjusted_mode.crtc_clock; | |
27c329ed | 13845 | cdclk = to_intel_atomic_state(crtc_state->base.state)->cdclk; |
6156a456 | 13846 | |
54bf1ce6 | 13847 | if (WARN_ON_ONCE(!crtc_clock || cdclk < crtc_clock)) |
6156a456 CK |
13848 | return DRM_PLANE_HELPER_NO_SCALING; |
13849 | ||
13850 | /* | |
13851 | * skl max scale is lower of: | |
13852 | * close to 3 but not 3, -1 is for that purpose | |
13853 | * or | |
13854 | * cdclk/crtc_clock | |
13855 | */ | |
13856 | max_scale = min((1 << 16) * 3 - 1, (1 << 8) * ((cdclk << 8) / crtc_clock)); | |
13857 | ||
13858 | return max_scale; | |
13859 | } | |
13860 | ||
465c120c | 13861 | static int |
3c692a41 | 13862 | intel_check_primary_plane(struct drm_plane *plane, |
061e4b8d | 13863 | struct intel_crtc_state *crtc_state, |
3c692a41 GP |
13864 | struct intel_plane_state *state) |
13865 | { | |
2b875c22 MR |
13866 | struct drm_crtc *crtc = state->base.crtc; |
13867 | struct drm_framebuffer *fb = state->base.fb; | |
6156a456 | 13868 | int min_scale = DRM_PLANE_HELPER_NO_SCALING; |
061e4b8d ML |
13869 | int max_scale = DRM_PLANE_HELPER_NO_SCALING; |
13870 | bool can_position = false; | |
465c120c | 13871 | |
061e4b8d ML |
13872 | /* use scaler when colorkey is not required */ |
13873 | if (INTEL_INFO(plane->dev)->gen >= 9 && | |
818ed961 | 13874 | state->ckey.flags == I915_SET_COLORKEY_NONE) { |
061e4b8d ML |
13875 | min_scale = 1; |
13876 | max_scale = skl_max_scale(to_intel_crtc(crtc), crtc_state); | |
d8106366 | 13877 | can_position = true; |
6156a456 | 13878 | } |
d8106366 | 13879 | |
061e4b8d ML |
13880 | return drm_plane_helper_check_update(plane, crtc, fb, &state->src, |
13881 | &state->dst, &state->clip, | |
da20eabd ML |
13882 | min_scale, max_scale, |
13883 | can_position, true, | |
13884 | &state->visible); | |
14af293f GP |
13885 | } |
13886 | ||
13887 | static void | |
13888 | intel_commit_primary_plane(struct drm_plane *plane, | |
13889 | struct intel_plane_state *state) | |
13890 | { | |
2b875c22 MR |
13891 | struct drm_crtc *crtc = state->base.crtc; |
13892 | struct drm_framebuffer *fb = state->base.fb; | |
13893 | struct drm_device *dev = plane->dev; | |
14af293f | 13894 | struct drm_i915_private *dev_priv = dev->dev_private; |
14af293f | 13895 | |
ea2c67bb | 13896 | crtc = crtc ? crtc : plane->crtc; |
ccc759dc | 13897 | |
d4b08630 ML |
13898 | dev_priv->display.update_primary_plane(crtc, fb, |
13899 | state->src.x1 >> 16, | |
13900 | state->src.y1 >> 16); | |
465c120c MR |
13901 | } |
13902 | ||
a8ad0d8e ML |
13903 | static void |
13904 | intel_disable_primary_plane(struct drm_plane *plane, | |
7fabf5ef | 13905 | struct drm_crtc *crtc) |
a8ad0d8e ML |
13906 | { |
13907 | struct drm_device *dev = plane->dev; | |
13908 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13909 | ||
a8ad0d8e ML |
13910 | dev_priv->display.update_primary_plane(crtc, NULL, 0, 0); |
13911 | } | |
13912 | ||
613d2b27 ML |
13913 | static void intel_begin_crtc_commit(struct drm_crtc *crtc, |
13914 | struct drm_crtc_state *old_crtc_state) | |
3c692a41 | 13915 | { |
32b7eeec | 13916 | struct drm_device *dev = crtc->dev; |
3c692a41 | 13917 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
bfd16b2a ML |
13918 | struct intel_crtc_state *old_intel_state = |
13919 | to_intel_crtc_state(old_crtc_state); | |
13920 | bool modeset = needs_modeset(crtc->state); | |
3c692a41 | 13921 | |
c34c9ee4 | 13922 | /* Perform vblank evasion around commit operation */ |
62852622 | 13923 | intel_pipe_update_start(intel_crtc); |
0583236e | 13924 | |
bfd16b2a ML |
13925 | if (modeset) |
13926 | return; | |
13927 | ||
13928 | if (to_intel_crtc_state(crtc->state)->update_pipe) | |
13929 | intel_update_pipe_config(intel_crtc, old_intel_state); | |
13930 | else if (INTEL_INFO(dev)->gen >= 9) | |
0583236e | 13931 | skl_detach_scalers(intel_crtc); |
32b7eeec MR |
13932 | } |
13933 | ||
613d2b27 ML |
13934 | static void intel_finish_crtc_commit(struct drm_crtc *crtc, |
13935 | struct drm_crtc_state *old_crtc_state) | |
32b7eeec | 13936 | { |
32b7eeec | 13937 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
32b7eeec | 13938 | |
62852622 | 13939 | intel_pipe_update_end(intel_crtc); |
3c692a41 GP |
13940 | } |
13941 | ||
cf4c7c12 | 13942 | /** |
4a3b8769 MR |
13943 | * intel_plane_destroy - destroy a plane |
13944 | * @plane: plane to destroy | |
cf4c7c12 | 13945 | * |
4a3b8769 MR |
13946 | * Common destruction function for all types of planes (primary, cursor, |
13947 | * sprite). | |
cf4c7c12 | 13948 | */ |
4a3b8769 | 13949 | void intel_plane_destroy(struct drm_plane *plane) |
465c120c MR |
13950 | { |
13951 | struct intel_plane *intel_plane = to_intel_plane(plane); | |
13952 | drm_plane_cleanup(plane); | |
13953 | kfree(intel_plane); | |
13954 | } | |
13955 | ||
65a3fea0 | 13956 | const struct drm_plane_funcs intel_plane_funcs = { |
70a101f8 MR |
13957 | .update_plane = drm_atomic_helper_update_plane, |
13958 | .disable_plane = drm_atomic_helper_disable_plane, | |
3d7d6510 | 13959 | .destroy = intel_plane_destroy, |
c196e1d6 | 13960 | .set_property = drm_atomic_helper_plane_set_property, |
a98b3431 MR |
13961 | .atomic_get_property = intel_plane_atomic_get_property, |
13962 | .atomic_set_property = intel_plane_atomic_set_property, | |
ea2c67bb MR |
13963 | .atomic_duplicate_state = intel_plane_duplicate_state, |
13964 | .atomic_destroy_state = intel_plane_destroy_state, | |
13965 | ||
465c120c MR |
13966 | }; |
13967 | ||
13968 | static struct drm_plane *intel_primary_plane_create(struct drm_device *dev, | |
13969 | int pipe) | |
13970 | { | |
13971 | struct intel_plane *primary; | |
8e7d688b | 13972 | struct intel_plane_state *state; |
465c120c | 13973 | const uint32_t *intel_primary_formats; |
45e3743a | 13974 | unsigned int num_formats; |
465c120c MR |
13975 | |
13976 | primary = kzalloc(sizeof(*primary), GFP_KERNEL); | |
13977 | if (primary == NULL) | |
13978 | return NULL; | |
13979 | ||
8e7d688b MR |
13980 | state = intel_create_plane_state(&primary->base); |
13981 | if (!state) { | |
ea2c67bb MR |
13982 | kfree(primary); |
13983 | return NULL; | |
13984 | } | |
8e7d688b | 13985 | primary->base.state = &state->base; |
ea2c67bb | 13986 | |
465c120c MR |
13987 | primary->can_scale = false; |
13988 | primary->max_downscale = 1; | |
6156a456 CK |
13989 | if (INTEL_INFO(dev)->gen >= 9) { |
13990 | primary->can_scale = true; | |
af99ceda | 13991 | state->scaler_id = -1; |
6156a456 | 13992 | } |
465c120c MR |
13993 | primary->pipe = pipe; |
13994 | primary->plane = pipe; | |
a9ff8714 | 13995 | primary->frontbuffer_bit = INTEL_FRONTBUFFER_PRIMARY(pipe); |
c59cb179 MR |
13996 | primary->check_plane = intel_check_primary_plane; |
13997 | primary->commit_plane = intel_commit_primary_plane; | |
a8ad0d8e | 13998 | primary->disable_plane = intel_disable_primary_plane; |
465c120c MR |
13999 | if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) |
14000 | primary->plane = !pipe; | |
14001 | ||
6c0fd451 DL |
14002 | if (INTEL_INFO(dev)->gen >= 9) { |
14003 | intel_primary_formats = skl_primary_formats; | |
14004 | num_formats = ARRAY_SIZE(skl_primary_formats); | |
14005 | } else if (INTEL_INFO(dev)->gen >= 4) { | |
568db4f2 DL |
14006 | intel_primary_formats = i965_primary_formats; |
14007 | num_formats = ARRAY_SIZE(i965_primary_formats); | |
6c0fd451 DL |
14008 | } else { |
14009 | intel_primary_formats = i8xx_primary_formats; | |
14010 | num_formats = ARRAY_SIZE(i8xx_primary_formats); | |
465c120c MR |
14011 | } |
14012 | ||
14013 | drm_universal_plane_init(dev, &primary->base, 0, | |
65a3fea0 | 14014 | &intel_plane_funcs, |
465c120c MR |
14015 | intel_primary_formats, num_formats, |
14016 | DRM_PLANE_TYPE_PRIMARY); | |
48404c1e | 14017 | |
3b7a5119 SJ |
14018 | if (INTEL_INFO(dev)->gen >= 4) |
14019 | intel_create_rotation_property(dev, primary); | |
48404c1e | 14020 | |
ea2c67bb MR |
14021 | drm_plane_helper_add(&primary->base, &intel_plane_helper_funcs); |
14022 | ||
465c120c MR |
14023 | return &primary->base; |
14024 | } | |
14025 | ||
3b7a5119 SJ |
14026 | void intel_create_rotation_property(struct drm_device *dev, struct intel_plane *plane) |
14027 | { | |
14028 | if (!dev->mode_config.rotation_property) { | |
14029 | unsigned long flags = BIT(DRM_ROTATE_0) | | |
14030 | BIT(DRM_ROTATE_180); | |
14031 | ||
14032 | if (INTEL_INFO(dev)->gen >= 9) | |
14033 | flags |= BIT(DRM_ROTATE_90) | BIT(DRM_ROTATE_270); | |
14034 | ||
14035 | dev->mode_config.rotation_property = | |
14036 | drm_mode_create_rotation_property(dev, flags); | |
14037 | } | |
14038 | if (dev->mode_config.rotation_property) | |
14039 | drm_object_attach_property(&plane->base.base, | |
14040 | dev->mode_config.rotation_property, | |
14041 | plane->base.state->rotation); | |
14042 | } | |
14043 | ||
3d7d6510 | 14044 | static int |
852e787c | 14045 | intel_check_cursor_plane(struct drm_plane *plane, |
061e4b8d | 14046 | struct intel_crtc_state *crtc_state, |
852e787c | 14047 | struct intel_plane_state *state) |
3d7d6510 | 14048 | { |
061e4b8d | 14049 | struct drm_crtc *crtc = crtc_state->base.crtc; |
2b875c22 | 14050 | struct drm_framebuffer *fb = state->base.fb; |
757f9a3e | 14051 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
757f9a3e GP |
14052 | unsigned stride; |
14053 | int ret; | |
3d7d6510 | 14054 | |
061e4b8d ML |
14055 | ret = drm_plane_helper_check_update(plane, crtc, fb, &state->src, |
14056 | &state->dst, &state->clip, | |
3d7d6510 MR |
14057 | DRM_PLANE_HELPER_NO_SCALING, |
14058 | DRM_PLANE_HELPER_NO_SCALING, | |
852e787c | 14059 | true, true, &state->visible); |
757f9a3e GP |
14060 | if (ret) |
14061 | return ret; | |
14062 | ||
757f9a3e GP |
14063 | /* if we want to turn off the cursor ignore width and height */ |
14064 | if (!obj) | |
da20eabd | 14065 | return 0; |
757f9a3e | 14066 | |
757f9a3e | 14067 | /* Check for which cursor types we support */ |
061e4b8d | 14068 | if (!cursor_size_ok(plane->dev, state->base.crtc_w, state->base.crtc_h)) { |
ea2c67bb MR |
14069 | DRM_DEBUG("Cursor dimension %dx%d not supported\n", |
14070 | state->base.crtc_w, state->base.crtc_h); | |
757f9a3e GP |
14071 | return -EINVAL; |
14072 | } | |
14073 | ||
ea2c67bb MR |
14074 | stride = roundup_pow_of_two(state->base.crtc_w) * 4; |
14075 | if (obj->base.size < stride * state->base.crtc_h) { | |
757f9a3e GP |
14076 | DRM_DEBUG_KMS("buffer is too small\n"); |
14077 | return -ENOMEM; | |
14078 | } | |
14079 | ||
3a656b54 | 14080 | if (fb->modifier[0] != DRM_FORMAT_MOD_NONE) { |
757f9a3e | 14081 | DRM_DEBUG_KMS("cursor cannot be tiled\n"); |
da20eabd | 14082 | return -EINVAL; |
32b7eeec MR |
14083 | } |
14084 | ||
da20eabd | 14085 | return 0; |
852e787c | 14086 | } |
3d7d6510 | 14087 | |
a8ad0d8e ML |
14088 | static void |
14089 | intel_disable_cursor_plane(struct drm_plane *plane, | |
7fabf5ef | 14090 | struct drm_crtc *crtc) |
a8ad0d8e | 14091 | { |
a8ad0d8e ML |
14092 | intel_crtc_update_cursor(crtc, false); |
14093 | } | |
14094 | ||
f4a2cf29 | 14095 | static void |
852e787c GP |
14096 | intel_commit_cursor_plane(struct drm_plane *plane, |
14097 | struct intel_plane_state *state) | |
14098 | { | |
2b875c22 | 14099 | struct drm_crtc *crtc = state->base.crtc; |
ea2c67bb MR |
14100 | struct drm_device *dev = plane->dev; |
14101 | struct intel_crtc *intel_crtc; | |
2b875c22 | 14102 | struct drm_i915_gem_object *obj = intel_fb_obj(state->base.fb); |
a912f12f | 14103 | uint32_t addr; |
852e787c | 14104 | |
ea2c67bb MR |
14105 | crtc = crtc ? crtc : plane->crtc; |
14106 | intel_crtc = to_intel_crtc(crtc); | |
14107 | ||
a912f12f GP |
14108 | if (intel_crtc->cursor_bo == obj) |
14109 | goto update; | |
4ed91096 | 14110 | |
f4a2cf29 | 14111 | if (!obj) |
a912f12f | 14112 | addr = 0; |
f4a2cf29 | 14113 | else if (!INTEL_INFO(dev)->cursor_needs_physical) |
a912f12f | 14114 | addr = i915_gem_obj_ggtt_offset(obj); |
f4a2cf29 | 14115 | else |
a912f12f | 14116 | addr = obj->phys_handle->busaddr; |
852e787c | 14117 | |
a912f12f GP |
14118 | intel_crtc->cursor_addr = addr; |
14119 | intel_crtc->cursor_bo = obj; | |
852e787c | 14120 | |
302d19ac | 14121 | update: |
62852622 | 14122 | intel_crtc_update_cursor(crtc, state->visible); |
852e787c GP |
14123 | } |
14124 | ||
3d7d6510 MR |
14125 | static struct drm_plane *intel_cursor_plane_create(struct drm_device *dev, |
14126 | int pipe) | |
14127 | { | |
14128 | struct intel_plane *cursor; | |
8e7d688b | 14129 | struct intel_plane_state *state; |
3d7d6510 MR |
14130 | |
14131 | cursor = kzalloc(sizeof(*cursor), GFP_KERNEL); | |
14132 | if (cursor == NULL) | |
14133 | return NULL; | |
14134 | ||
8e7d688b MR |
14135 | state = intel_create_plane_state(&cursor->base); |
14136 | if (!state) { | |
ea2c67bb MR |
14137 | kfree(cursor); |
14138 | return NULL; | |
14139 | } | |
8e7d688b | 14140 | cursor->base.state = &state->base; |
ea2c67bb | 14141 | |
3d7d6510 MR |
14142 | cursor->can_scale = false; |
14143 | cursor->max_downscale = 1; | |
14144 | cursor->pipe = pipe; | |
14145 | cursor->plane = pipe; | |
a9ff8714 | 14146 | cursor->frontbuffer_bit = INTEL_FRONTBUFFER_CURSOR(pipe); |
c59cb179 MR |
14147 | cursor->check_plane = intel_check_cursor_plane; |
14148 | cursor->commit_plane = intel_commit_cursor_plane; | |
a8ad0d8e | 14149 | cursor->disable_plane = intel_disable_cursor_plane; |
3d7d6510 MR |
14150 | |
14151 | drm_universal_plane_init(dev, &cursor->base, 0, | |
65a3fea0 | 14152 | &intel_plane_funcs, |
3d7d6510 MR |
14153 | intel_cursor_formats, |
14154 | ARRAY_SIZE(intel_cursor_formats), | |
14155 | DRM_PLANE_TYPE_CURSOR); | |
4398ad45 VS |
14156 | |
14157 | if (INTEL_INFO(dev)->gen >= 4) { | |
14158 | if (!dev->mode_config.rotation_property) | |
14159 | dev->mode_config.rotation_property = | |
14160 | drm_mode_create_rotation_property(dev, | |
14161 | BIT(DRM_ROTATE_0) | | |
14162 | BIT(DRM_ROTATE_180)); | |
14163 | if (dev->mode_config.rotation_property) | |
14164 | drm_object_attach_property(&cursor->base.base, | |
14165 | dev->mode_config.rotation_property, | |
8e7d688b | 14166 | state->base.rotation); |
4398ad45 VS |
14167 | } |
14168 | ||
af99ceda CK |
14169 | if (INTEL_INFO(dev)->gen >=9) |
14170 | state->scaler_id = -1; | |
14171 | ||
ea2c67bb MR |
14172 | drm_plane_helper_add(&cursor->base, &intel_plane_helper_funcs); |
14173 | ||
3d7d6510 MR |
14174 | return &cursor->base; |
14175 | } | |
14176 | ||
549e2bfb CK |
14177 | static void skl_init_scalers(struct drm_device *dev, struct intel_crtc *intel_crtc, |
14178 | struct intel_crtc_state *crtc_state) | |
14179 | { | |
14180 | int i; | |
14181 | struct intel_scaler *intel_scaler; | |
14182 | struct intel_crtc_scaler_state *scaler_state = &crtc_state->scaler_state; | |
14183 | ||
14184 | for (i = 0; i < intel_crtc->num_scalers; i++) { | |
14185 | intel_scaler = &scaler_state->scalers[i]; | |
14186 | intel_scaler->in_use = 0; | |
549e2bfb CK |
14187 | intel_scaler->mode = PS_SCALER_MODE_DYN; |
14188 | } | |
14189 | ||
14190 | scaler_state->scaler_id = -1; | |
14191 | } | |
14192 | ||
b358d0a6 | 14193 | static void intel_crtc_init(struct drm_device *dev, int pipe) |
79e53945 | 14194 | { |
fbee40df | 14195 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 14196 | struct intel_crtc *intel_crtc; |
f5de6e07 | 14197 | struct intel_crtc_state *crtc_state = NULL; |
3d7d6510 MR |
14198 | struct drm_plane *primary = NULL; |
14199 | struct drm_plane *cursor = NULL; | |
465c120c | 14200 | int i, ret; |
79e53945 | 14201 | |
955382f3 | 14202 | intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL); |
79e53945 JB |
14203 | if (intel_crtc == NULL) |
14204 | return; | |
14205 | ||
f5de6e07 ACO |
14206 | crtc_state = kzalloc(sizeof(*crtc_state), GFP_KERNEL); |
14207 | if (!crtc_state) | |
14208 | goto fail; | |
550acefd ACO |
14209 | intel_crtc->config = crtc_state; |
14210 | intel_crtc->base.state = &crtc_state->base; | |
07878248 | 14211 | crtc_state->base.crtc = &intel_crtc->base; |
f5de6e07 | 14212 | |
549e2bfb CK |
14213 | /* initialize shared scalers */ |
14214 | if (INTEL_INFO(dev)->gen >= 9) { | |
14215 | if (pipe == PIPE_C) | |
14216 | intel_crtc->num_scalers = 1; | |
14217 | else | |
14218 | intel_crtc->num_scalers = SKL_NUM_SCALERS; | |
14219 | ||
14220 | skl_init_scalers(dev, intel_crtc, crtc_state); | |
14221 | } | |
14222 | ||
465c120c | 14223 | primary = intel_primary_plane_create(dev, pipe); |
3d7d6510 MR |
14224 | if (!primary) |
14225 | goto fail; | |
14226 | ||
14227 | cursor = intel_cursor_plane_create(dev, pipe); | |
14228 | if (!cursor) | |
14229 | goto fail; | |
14230 | ||
465c120c | 14231 | ret = drm_crtc_init_with_planes(dev, &intel_crtc->base, primary, |
3d7d6510 MR |
14232 | cursor, &intel_crtc_funcs); |
14233 | if (ret) | |
14234 | goto fail; | |
79e53945 JB |
14235 | |
14236 | drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256); | |
79e53945 JB |
14237 | for (i = 0; i < 256; i++) { |
14238 | intel_crtc->lut_r[i] = i; | |
14239 | intel_crtc->lut_g[i] = i; | |
14240 | intel_crtc->lut_b[i] = i; | |
14241 | } | |
14242 | ||
1f1c2e24 VS |
14243 | /* |
14244 | * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port | |
8c0f92e1 | 14245 | * is hooked to pipe B. Hence we want plane A feeding pipe B. |
1f1c2e24 | 14246 | */ |
80824003 JB |
14247 | intel_crtc->pipe = pipe; |
14248 | intel_crtc->plane = pipe; | |
3a77c4c4 | 14249 | if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) { |
28c97730 | 14250 | DRM_DEBUG_KMS("swapping pipes & planes for FBC\n"); |
e2e767ab | 14251 | intel_crtc->plane = !pipe; |
80824003 JB |
14252 | } |
14253 | ||
4b0e333e CW |
14254 | intel_crtc->cursor_base = ~0; |
14255 | intel_crtc->cursor_cntl = ~0; | |
dc41c154 | 14256 | intel_crtc->cursor_size = ~0; |
8d7849db | 14257 | |
852eb00d VS |
14258 | intel_crtc->wm.cxsr_allowed = true; |
14259 | ||
22fd0fab JB |
14260 | BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) || |
14261 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL); | |
14262 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base; | |
14263 | dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base; | |
14264 | ||
79e53945 | 14265 | drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs); |
87b6b101 DV |
14266 | |
14267 | WARN_ON(drm_crtc_index(&intel_crtc->base) != intel_crtc->pipe); | |
3d7d6510 MR |
14268 | return; |
14269 | ||
14270 | fail: | |
14271 | if (primary) | |
14272 | drm_plane_cleanup(primary); | |
14273 | if (cursor) | |
14274 | drm_plane_cleanup(cursor); | |
f5de6e07 | 14275 | kfree(crtc_state); |
3d7d6510 | 14276 | kfree(intel_crtc); |
79e53945 JB |
14277 | } |
14278 | ||
752aa88a JB |
14279 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector) |
14280 | { | |
14281 | struct drm_encoder *encoder = connector->base.encoder; | |
6e9f798d | 14282 | struct drm_device *dev = connector->base.dev; |
752aa88a | 14283 | |
51fd371b | 14284 | WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex)); |
752aa88a | 14285 | |
d3babd3f | 14286 | if (!encoder || WARN_ON(!encoder->crtc)) |
752aa88a JB |
14287 | return INVALID_PIPE; |
14288 | ||
14289 | return to_intel_crtc(encoder->crtc)->pipe; | |
14290 | } | |
14291 | ||
08d7b3d1 | 14292 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
05394f39 | 14293 | struct drm_file *file) |
08d7b3d1 | 14294 | { |
08d7b3d1 | 14295 | struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data; |
7707e653 | 14296 | struct drm_crtc *drmmode_crtc; |
c05422d5 | 14297 | struct intel_crtc *crtc; |
08d7b3d1 | 14298 | |
7707e653 | 14299 | drmmode_crtc = drm_crtc_find(dev, pipe_from_crtc_id->crtc_id); |
08d7b3d1 | 14300 | |
7707e653 | 14301 | if (!drmmode_crtc) { |
08d7b3d1 | 14302 | DRM_ERROR("no such CRTC id\n"); |
3f2c2057 | 14303 | return -ENOENT; |
08d7b3d1 CW |
14304 | } |
14305 | ||
7707e653 | 14306 | crtc = to_intel_crtc(drmmode_crtc); |
c05422d5 | 14307 | pipe_from_crtc_id->pipe = crtc->pipe; |
08d7b3d1 | 14308 | |
c05422d5 | 14309 | return 0; |
08d7b3d1 CW |
14310 | } |
14311 | ||
66a9278e | 14312 | static int intel_encoder_clones(struct intel_encoder *encoder) |
79e53945 | 14313 | { |
66a9278e DV |
14314 | struct drm_device *dev = encoder->base.dev; |
14315 | struct intel_encoder *source_encoder; | |
79e53945 | 14316 | int index_mask = 0; |
79e53945 JB |
14317 | int entry = 0; |
14318 | ||
b2784e15 | 14319 | for_each_intel_encoder(dev, source_encoder) { |
bc079e8b | 14320 | if (encoders_cloneable(encoder, source_encoder)) |
66a9278e DV |
14321 | index_mask |= (1 << entry); |
14322 | ||
79e53945 JB |
14323 | entry++; |
14324 | } | |
4ef69c7a | 14325 | |
79e53945 JB |
14326 | return index_mask; |
14327 | } | |
14328 | ||
4d302442 CW |
14329 | static bool has_edp_a(struct drm_device *dev) |
14330 | { | |
14331 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14332 | ||
14333 | if (!IS_MOBILE(dev)) | |
14334 | return false; | |
14335 | ||
14336 | if ((I915_READ(DP_A) & DP_DETECTED) == 0) | |
14337 | return false; | |
14338 | ||
e3589908 | 14339 | if (IS_GEN5(dev) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE)) |
4d302442 CW |
14340 | return false; |
14341 | ||
14342 | return true; | |
14343 | } | |
14344 | ||
84b4e042 JB |
14345 | static bool intel_crt_present(struct drm_device *dev) |
14346 | { | |
14347 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14348 | ||
884497ed DL |
14349 | if (INTEL_INFO(dev)->gen >= 9) |
14350 | return false; | |
14351 | ||
cf404ce4 | 14352 | if (IS_HSW_ULT(dev) || IS_BDW_ULT(dev)) |
84b4e042 JB |
14353 | return false; |
14354 | ||
14355 | if (IS_CHERRYVIEW(dev)) | |
14356 | return false; | |
14357 | ||
65e472e4 VS |
14358 | if (HAS_PCH_LPT_H(dev) && I915_READ(SFUSE_STRAP) & SFUSE_STRAP_CRT_DISABLED) |
14359 | return false; | |
14360 | ||
70ac54d0 VS |
14361 | /* DDI E can't be used if DDI A requires 4 lanes */ |
14362 | if (HAS_DDI(dev) && I915_READ(DDI_BUF_CTL(PORT_A)) & DDI_A_4_LANES) | |
14363 | return false; | |
14364 | ||
e4abb733 | 14365 | if (!dev_priv->vbt.int_crt_support) |
84b4e042 JB |
14366 | return false; |
14367 | ||
14368 | return true; | |
14369 | } | |
14370 | ||
79e53945 JB |
14371 | static void intel_setup_outputs(struct drm_device *dev) |
14372 | { | |
725e30ad | 14373 | struct drm_i915_private *dev_priv = dev->dev_private; |
4ef69c7a | 14374 | struct intel_encoder *encoder; |
cb0953d7 | 14375 | bool dpd_is_edp = false; |
79e53945 | 14376 | |
c9093354 | 14377 | intel_lvds_init(dev); |
79e53945 | 14378 | |
84b4e042 | 14379 | if (intel_crt_present(dev)) |
79935fca | 14380 | intel_crt_init(dev); |
cb0953d7 | 14381 | |
c776eb2e VK |
14382 | if (IS_BROXTON(dev)) { |
14383 | /* | |
14384 | * FIXME: Broxton doesn't support port detection via the | |
14385 | * DDI_BUF_CTL_A or SFUSE_STRAP registers, find another way to | |
14386 | * detect the ports. | |
14387 | */ | |
14388 | intel_ddi_init(dev, PORT_A); | |
14389 | intel_ddi_init(dev, PORT_B); | |
14390 | intel_ddi_init(dev, PORT_C); | |
14391 | } else if (HAS_DDI(dev)) { | |
0e72a5b5 ED |
14392 | int found; |
14393 | ||
de31facd JB |
14394 | /* |
14395 | * Haswell uses DDI functions to detect digital outputs. | |
14396 | * On SKL pre-D0 the strap isn't connected, so we assume | |
14397 | * it's there. | |
14398 | */ | |
77179400 | 14399 | found = I915_READ(DDI_BUF_CTL(PORT_A)) & DDI_INIT_DISPLAY_DETECTED; |
de31facd | 14400 | /* WaIgnoreDDIAStrap: skl */ |
ef11bdb3 | 14401 | if (found || IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) |
0e72a5b5 ED |
14402 | intel_ddi_init(dev, PORT_A); |
14403 | ||
14404 | /* DDI B, C and D detection is indicated by the SFUSE_STRAP | |
14405 | * register */ | |
14406 | found = I915_READ(SFUSE_STRAP); | |
14407 | ||
14408 | if (found & SFUSE_STRAP_DDIB_DETECTED) | |
14409 | intel_ddi_init(dev, PORT_B); | |
14410 | if (found & SFUSE_STRAP_DDIC_DETECTED) | |
14411 | intel_ddi_init(dev, PORT_C); | |
14412 | if (found & SFUSE_STRAP_DDID_DETECTED) | |
14413 | intel_ddi_init(dev, PORT_D); | |
2800e4c2 RV |
14414 | /* |
14415 | * On SKL we don't have a way to detect DDI-E so we rely on VBT. | |
14416 | */ | |
ef11bdb3 | 14417 | if ((IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) && |
2800e4c2 RV |
14418 | (dev_priv->vbt.ddi_port_info[PORT_E].supports_dp || |
14419 | dev_priv->vbt.ddi_port_info[PORT_E].supports_dvi || | |
14420 | dev_priv->vbt.ddi_port_info[PORT_E].supports_hdmi)) | |
14421 | intel_ddi_init(dev, PORT_E); | |
14422 | ||
0e72a5b5 | 14423 | } else if (HAS_PCH_SPLIT(dev)) { |
cb0953d7 | 14424 | int found; |
5d8a7752 | 14425 | dpd_is_edp = intel_dp_is_edp(dev, PORT_D); |
270b3042 DV |
14426 | |
14427 | if (has_edp_a(dev)) | |
14428 | intel_dp_init(dev, DP_A, PORT_A); | |
cb0953d7 | 14429 | |
dc0fa718 | 14430 | if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) { |
461ed3ca | 14431 | /* PCH SDVOB multiplex with HDMIB */ |
2a5c0832 | 14432 | found = intel_sdvo_init(dev, PCH_SDVOB, PORT_B); |
30ad48b7 | 14433 | if (!found) |
e2debe91 | 14434 | intel_hdmi_init(dev, PCH_HDMIB, PORT_B); |
5eb08b69 | 14435 | if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED)) |
ab9d7c30 | 14436 | intel_dp_init(dev, PCH_DP_B, PORT_B); |
30ad48b7 ZW |
14437 | } |
14438 | ||
dc0fa718 | 14439 | if (I915_READ(PCH_HDMIC) & SDVO_DETECTED) |
e2debe91 | 14440 | intel_hdmi_init(dev, PCH_HDMIC, PORT_C); |
30ad48b7 | 14441 | |
dc0fa718 | 14442 | if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED) |
e2debe91 | 14443 | intel_hdmi_init(dev, PCH_HDMID, PORT_D); |
30ad48b7 | 14444 | |
5eb08b69 | 14445 | if (I915_READ(PCH_DP_C) & DP_DETECTED) |
ab9d7c30 | 14446 | intel_dp_init(dev, PCH_DP_C, PORT_C); |
5eb08b69 | 14447 | |
270b3042 | 14448 | if (I915_READ(PCH_DP_D) & DP_DETECTED) |
ab9d7c30 | 14449 | intel_dp_init(dev, PCH_DP_D, PORT_D); |
4a87d65d | 14450 | } else if (IS_VALLEYVIEW(dev)) { |
e17ac6db VS |
14451 | /* |
14452 | * The DP_DETECTED bit is the latched state of the DDC | |
14453 | * SDA pin at boot. However since eDP doesn't require DDC | |
14454 | * (no way to plug in a DP->HDMI dongle) the DDC pins for | |
14455 | * eDP ports may have been muxed to an alternate function. | |
14456 | * Thus we can't rely on the DP_DETECTED bit alone to detect | |
14457 | * eDP ports. Consult the VBT as well as DP_DETECTED to | |
14458 | * detect eDP ports. | |
14459 | */ | |
e66eb81d | 14460 | if (I915_READ(VLV_HDMIB) & SDVO_DETECTED && |
d2182a66 | 14461 | !intel_dp_is_edp(dev, PORT_B)) |
e66eb81d VS |
14462 | intel_hdmi_init(dev, VLV_HDMIB, PORT_B); |
14463 | if (I915_READ(VLV_DP_B) & DP_DETECTED || | |
e17ac6db | 14464 | intel_dp_is_edp(dev, PORT_B)) |
e66eb81d | 14465 | intel_dp_init(dev, VLV_DP_B, PORT_B); |
585a94b8 | 14466 | |
e66eb81d | 14467 | if (I915_READ(VLV_HDMIC) & SDVO_DETECTED && |
d2182a66 | 14468 | !intel_dp_is_edp(dev, PORT_C)) |
e66eb81d VS |
14469 | intel_hdmi_init(dev, VLV_HDMIC, PORT_C); |
14470 | if (I915_READ(VLV_DP_C) & DP_DETECTED || | |
e17ac6db | 14471 | intel_dp_is_edp(dev, PORT_C)) |
e66eb81d | 14472 | intel_dp_init(dev, VLV_DP_C, PORT_C); |
19c03924 | 14473 | |
9418c1f1 | 14474 | if (IS_CHERRYVIEW(dev)) { |
e17ac6db | 14475 | /* eDP not supported on port D, so don't check VBT */ |
e66eb81d VS |
14476 | if (I915_READ(CHV_HDMID) & SDVO_DETECTED) |
14477 | intel_hdmi_init(dev, CHV_HDMID, PORT_D); | |
14478 | if (I915_READ(CHV_DP_D) & DP_DETECTED) | |
14479 | intel_dp_init(dev, CHV_DP_D, PORT_D); | |
9418c1f1 VS |
14480 | } |
14481 | ||
3cfca973 | 14482 | intel_dsi_init(dev); |
09da55dc | 14483 | } else if (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) { |
27185ae1 | 14484 | bool found = false; |
7d57382e | 14485 | |
e2debe91 | 14486 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 14487 | DRM_DEBUG_KMS("probing SDVOB\n"); |
2a5c0832 | 14488 | found = intel_sdvo_init(dev, GEN3_SDVOB, PORT_B); |
3fec3d2f | 14489 | if (!found && IS_G4X(dev)) { |
b01f2c3a | 14490 | DRM_DEBUG_KMS("probing HDMI on SDVOB\n"); |
e2debe91 | 14491 | intel_hdmi_init(dev, GEN4_HDMIB, PORT_B); |
b01f2c3a | 14492 | } |
27185ae1 | 14493 | |
3fec3d2f | 14494 | if (!found && IS_G4X(dev)) |
ab9d7c30 | 14495 | intel_dp_init(dev, DP_B, PORT_B); |
725e30ad | 14496 | } |
13520b05 KH |
14497 | |
14498 | /* Before G4X SDVOC doesn't have its own detect register */ | |
13520b05 | 14499 | |
e2debe91 | 14500 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 14501 | DRM_DEBUG_KMS("probing SDVOC\n"); |
2a5c0832 | 14502 | found = intel_sdvo_init(dev, GEN3_SDVOC, PORT_C); |
b01f2c3a | 14503 | } |
27185ae1 | 14504 | |
e2debe91 | 14505 | if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) { |
27185ae1 | 14506 | |
3fec3d2f | 14507 | if (IS_G4X(dev)) { |
b01f2c3a | 14508 | DRM_DEBUG_KMS("probing HDMI on SDVOC\n"); |
e2debe91 | 14509 | intel_hdmi_init(dev, GEN4_HDMIC, PORT_C); |
b01f2c3a | 14510 | } |
3fec3d2f | 14511 | if (IS_G4X(dev)) |
ab9d7c30 | 14512 | intel_dp_init(dev, DP_C, PORT_C); |
725e30ad | 14513 | } |
27185ae1 | 14514 | |
3fec3d2f | 14515 | if (IS_G4X(dev) && |
e7281eab | 14516 | (I915_READ(DP_D) & DP_DETECTED)) |
ab9d7c30 | 14517 | intel_dp_init(dev, DP_D, PORT_D); |
bad720ff | 14518 | } else if (IS_GEN2(dev)) |
79e53945 JB |
14519 | intel_dvo_init(dev); |
14520 | ||
103a196f | 14521 | if (SUPPORTS_TV(dev)) |
79e53945 JB |
14522 | intel_tv_init(dev); |
14523 | ||
0bc12bcb | 14524 | intel_psr_init(dev); |
7c8f8a70 | 14525 | |
b2784e15 | 14526 | for_each_intel_encoder(dev, encoder) { |
4ef69c7a CW |
14527 | encoder->base.possible_crtcs = encoder->crtc_mask; |
14528 | encoder->base.possible_clones = | |
66a9278e | 14529 | intel_encoder_clones(encoder); |
79e53945 | 14530 | } |
47356eb6 | 14531 | |
dde86e2d | 14532 | intel_init_pch_refclk(dev); |
270b3042 DV |
14533 | |
14534 | drm_helper_move_panel_connectors_to_head(dev); | |
79e53945 JB |
14535 | } |
14536 | ||
14537 | static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb) | |
14538 | { | |
60a5ca01 | 14539 | struct drm_device *dev = fb->dev; |
79e53945 | 14540 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); |
79e53945 | 14541 | |
ef2d633e | 14542 | drm_framebuffer_cleanup(fb); |
60a5ca01 | 14543 | mutex_lock(&dev->struct_mutex); |
ef2d633e | 14544 | WARN_ON(!intel_fb->obj->framebuffer_references--); |
60a5ca01 VS |
14545 | drm_gem_object_unreference(&intel_fb->obj->base); |
14546 | mutex_unlock(&dev->struct_mutex); | |
79e53945 JB |
14547 | kfree(intel_fb); |
14548 | } | |
14549 | ||
14550 | static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb, | |
05394f39 | 14551 | struct drm_file *file, |
79e53945 JB |
14552 | unsigned int *handle) |
14553 | { | |
14554 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
05394f39 | 14555 | struct drm_i915_gem_object *obj = intel_fb->obj; |
79e53945 | 14556 | |
cc917ab4 CW |
14557 | if (obj->userptr.mm) { |
14558 | DRM_DEBUG("attempting to use a userptr for a framebuffer, denied\n"); | |
14559 | return -EINVAL; | |
14560 | } | |
14561 | ||
05394f39 | 14562 | return drm_gem_handle_create(file, &obj->base, handle); |
79e53945 JB |
14563 | } |
14564 | ||
86c98588 RV |
14565 | static int intel_user_framebuffer_dirty(struct drm_framebuffer *fb, |
14566 | struct drm_file *file, | |
14567 | unsigned flags, unsigned color, | |
14568 | struct drm_clip_rect *clips, | |
14569 | unsigned num_clips) | |
14570 | { | |
14571 | struct drm_device *dev = fb->dev; | |
14572 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
14573 | struct drm_i915_gem_object *obj = intel_fb->obj; | |
14574 | ||
14575 | mutex_lock(&dev->struct_mutex); | |
74b4ea1e | 14576 | intel_fb_obj_flush(obj, false, ORIGIN_DIRTYFB); |
86c98588 RV |
14577 | mutex_unlock(&dev->struct_mutex); |
14578 | ||
14579 | return 0; | |
14580 | } | |
14581 | ||
79e53945 JB |
14582 | static const struct drm_framebuffer_funcs intel_fb_funcs = { |
14583 | .destroy = intel_user_framebuffer_destroy, | |
14584 | .create_handle = intel_user_framebuffer_create_handle, | |
86c98588 | 14585 | .dirty = intel_user_framebuffer_dirty, |
79e53945 JB |
14586 | }; |
14587 | ||
b321803d DL |
14588 | static |
14589 | u32 intel_fb_pitch_limit(struct drm_device *dev, uint64_t fb_modifier, | |
14590 | uint32_t pixel_format) | |
14591 | { | |
14592 | u32 gen = INTEL_INFO(dev)->gen; | |
14593 | ||
14594 | if (gen >= 9) { | |
14595 | /* "The stride in bytes must not exceed the of the size of 8K | |
14596 | * pixels and 32K bytes." | |
14597 | */ | |
14598 | return min(8192*drm_format_plane_cpp(pixel_format, 0), 32768); | |
14599 | } else if (gen >= 5 && !IS_VALLEYVIEW(dev)) { | |
14600 | return 32*1024; | |
14601 | } else if (gen >= 4) { | |
14602 | if (fb_modifier == I915_FORMAT_MOD_X_TILED) | |
14603 | return 16*1024; | |
14604 | else | |
14605 | return 32*1024; | |
14606 | } else if (gen >= 3) { | |
14607 | if (fb_modifier == I915_FORMAT_MOD_X_TILED) | |
14608 | return 8*1024; | |
14609 | else | |
14610 | return 16*1024; | |
14611 | } else { | |
14612 | /* XXX DSPC is limited to 4k tiled */ | |
14613 | return 8*1024; | |
14614 | } | |
14615 | } | |
14616 | ||
b5ea642a DV |
14617 | static int intel_framebuffer_init(struct drm_device *dev, |
14618 | struct intel_framebuffer *intel_fb, | |
14619 | struct drm_mode_fb_cmd2 *mode_cmd, | |
14620 | struct drm_i915_gem_object *obj) | |
79e53945 | 14621 | { |
6761dd31 | 14622 | unsigned int aligned_height; |
79e53945 | 14623 | int ret; |
b321803d | 14624 | u32 pitch_limit, stride_alignment; |
79e53945 | 14625 | |
dd4916c5 DV |
14626 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
14627 | ||
2a80eada DV |
14628 | if (mode_cmd->flags & DRM_MODE_FB_MODIFIERS) { |
14629 | /* Enforce that fb modifier and tiling mode match, but only for | |
14630 | * X-tiled. This is needed for FBC. */ | |
14631 | if (!!(obj->tiling_mode == I915_TILING_X) != | |
14632 | !!(mode_cmd->modifier[0] == I915_FORMAT_MOD_X_TILED)) { | |
14633 | DRM_DEBUG("tiling_mode doesn't match fb modifier\n"); | |
14634 | return -EINVAL; | |
14635 | } | |
14636 | } else { | |
14637 | if (obj->tiling_mode == I915_TILING_X) | |
14638 | mode_cmd->modifier[0] = I915_FORMAT_MOD_X_TILED; | |
14639 | else if (obj->tiling_mode == I915_TILING_Y) { | |
14640 | DRM_DEBUG("No Y tiling for legacy addfb\n"); | |
14641 | return -EINVAL; | |
14642 | } | |
14643 | } | |
14644 | ||
9a8f0a12 TU |
14645 | /* Passed in modifier sanity checking. */ |
14646 | switch (mode_cmd->modifier[0]) { | |
14647 | case I915_FORMAT_MOD_Y_TILED: | |
14648 | case I915_FORMAT_MOD_Yf_TILED: | |
14649 | if (INTEL_INFO(dev)->gen < 9) { | |
14650 | DRM_DEBUG("Unsupported tiling 0x%llx!\n", | |
14651 | mode_cmd->modifier[0]); | |
14652 | return -EINVAL; | |
14653 | } | |
14654 | case DRM_FORMAT_MOD_NONE: | |
14655 | case I915_FORMAT_MOD_X_TILED: | |
14656 | break; | |
14657 | default: | |
c0f40428 JB |
14658 | DRM_DEBUG("Unsupported fb modifier 0x%llx!\n", |
14659 | mode_cmd->modifier[0]); | |
57cd6508 | 14660 | return -EINVAL; |
c16ed4be | 14661 | } |
57cd6508 | 14662 | |
b321803d DL |
14663 | stride_alignment = intel_fb_stride_alignment(dev, mode_cmd->modifier[0], |
14664 | mode_cmd->pixel_format); | |
14665 | if (mode_cmd->pitches[0] & (stride_alignment - 1)) { | |
14666 | DRM_DEBUG("pitch (%d) must be at least %u byte aligned\n", | |
14667 | mode_cmd->pitches[0], stride_alignment); | |
57cd6508 | 14668 | return -EINVAL; |
c16ed4be | 14669 | } |
57cd6508 | 14670 | |
b321803d DL |
14671 | pitch_limit = intel_fb_pitch_limit(dev, mode_cmd->modifier[0], |
14672 | mode_cmd->pixel_format); | |
a35cdaa0 | 14673 | if (mode_cmd->pitches[0] > pitch_limit) { |
b321803d DL |
14674 | DRM_DEBUG("%s pitch (%u) must be at less than %d\n", |
14675 | mode_cmd->modifier[0] != DRM_FORMAT_MOD_NONE ? | |
2a80eada | 14676 | "tiled" : "linear", |
a35cdaa0 | 14677 | mode_cmd->pitches[0], pitch_limit); |
5d7bd705 | 14678 | return -EINVAL; |
c16ed4be | 14679 | } |
5d7bd705 | 14680 | |
2a80eada | 14681 | if (mode_cmd->modifier[0] == I915_FORMAT_MOD_X_TILED && |
c16ed4be CW |
14682 | mode_cmd->pitches[0] != obj->stride) { |
14683 | DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n", | |
14684 | mode_cmd->pitches[0], obj->stride); | |
5d7bd705 | 14685 | return -EINVAL; |
c16ed4be | 14686 | } |
5d7bd705 | 14687 | |
57779d06 | 14688 | /* Reject formats not supported by any plane early. */ |
308e5bcb | 14689 | switch (mode_cmd->pixel_format) { |
57779d06 | 14690 | case DRM_FORMAT_C8: |
04b3924d VS |
14691 | case DRM_FORMAT_RGB565: |
14692 | case DRM_FORMAT_XRGB8888: | |
14693 | case DRM_FORMAT_ARGB8888: | |
57779d06 VS |
14694 | break; |
14695 | case DRM_FORMAT_XRGB1555: | |
c16ed4be | 14696 | if (INTEL_INFO(dev)->gen > 3) { |
4ee62c76 VS |
14697 | DRM_DEBUG("unsupported pixel format: %s\n", |
14698 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 14699 | return -EINVAL; |
c16ed4be | 14700 | } |
57779d06 | 14701 | break; |
57779d06 | 14702 | case DRM_FORMAT_ABGR8888: |
6c0fd451 DL |
14703 | if (!IS_VALLEYVIEW(dev) && INTEL_INFO(dev)->gen < 9) { |
14704 | DRM_DEBUG("unsupported pixel format: %s\n", | |
14705 | drm_get_format_name(mode_cmd->pixel_format)); | |
14706 | return -EINVAL; | |
14707 | } | |
14708 | break; | |
14709 | case DRM_FORMAT_XBGR8888: | |
04b3924d | 14710 | case DRM_FORMAT_XRGB2101010: |
57779d06 | 14711 | case DRM_FORMAT_XBGR2101010: |
c16ed4be | 14712 | if (INTEL_INFO(dev)->gen < 4) { |
4ee62c76 VS |
14713 | DRM_DEBUG("unsupported pixel format: %s\n", |
14714 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 14715 | return -EINVAL; |
c16ed4be | 14716 | } |
b5626747 | 14717 | break; |
7531208b DL |
14718 | case DRM_FORMAT_ABGR2101010: |
14719 | if (!IS_VALLEYVIEW(dev)) { | |
14720 | DRM_DEBUG("unsupported pixel format: %s\n", | |
14721 | drm_get_format_name(mode_cmd->pixel_format)); | |
14722 | return -EINVAL; | |
14723 | } | |
14724 | break; | |
04b3924d VS |
14725 | case DRM_FORMAT_YUYV: |
14726 | case DRM_FORMAT_UYVY: | |
14727 | case DRM_FORMAT_YVYU: | |
14728 | case DRM_FORMAT_VYUY: | |
c16ed4be | 14729 | if (INTEL_INFO(dev)->gen < 5) { |
4ee62c76 VS |
14730 | DRM_DEBUG("unsupported pixel format: %s\n", |
14731 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 14732 | return -EINVAL; |
c16ed4be | 14733 | } |
57cd6508 CW |
14734 | break; |
14735 | default: | |
4ee62c76 VS |
14736 | DRM_DEBUG("unsupported pixel format: %s\n", |
14737 | drm_get_format_name(mode_cmd->pixel_format)); | |
57cd6508 CW |
14738 | return -EINVAL; |
14739 | } | |
14740 | ||
90f9a336 VS |
14741 | /* FIXME need to adjust LINOFF/TILEOFF accordingly. */ |
14742 | if (mode_cmd->offsets[0] != 0) | |
14743 | return -EINVAL; | |
14744 | ||
ec2c981e | 14745 | aligned_height = intel_fb_align_height(dev, mode_cmd->height, |
091df6cb DV |
14746 | mode_cmd->pixel_format, |
14747 | mode_cmd->modifier[0]); | |
53155c0a DV |
14748 | /* FIXME drm helper for size checks (especially planar formats)? */ |
14749 | if (obj->base.size < aligned_height * mode_cmd->pitches[0]) | |
14750 | return -EINVAL; | |
14751 | ||
c7d73f6a DV |
14752 | drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd); |
14753 | intel_fb->obj = obj; | |
80075d49 | 14754 | intel_fb->obj->framebuffer_references++; |
c7d73f6a | 14755 | |
79e53945 JB |
14756 | ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs); |
14757 | if (ret) { | |
14758 | DRM_ERROR("framebuffer init failed %d\n", ret); | |
14759 | return ret; | |
14760 | } | |
14761 | ||
79e53945 JB |
14762 | return 0; |
14763 | } | |
14764 | ||
79e53945 JB |
14765 | static struct drm_framebuffer * |
14766 | intel_user_framebuffer_create(struct drm_device *dev, | |
14767 | struct drm_file *filp, | |
76dc3769 | 14768 | struct drm_mode_fb_cmd2 *user_mode_cmd) |
79e53945 | 14769 | { |
dcb1394e | 14770 | struct drm_framebuffer *fb; |
05394f39 | 14771 | struct drm_i915_gem_object *obj; |
76dc3769 | 14772 | struct drm_mode_fb_cmd2 mode_cmd = *user_mode_cmd; |
79e53945 | 14773 | |
308e5bcb | 14774 | obj = to_intel_bo(drm_gem_object_lookup(dev, filp, |
76dc3769 | 14775 | mode_cmd.handles[0])); |
c8725226 | 14776 | if (&obj->base == NULL) |
cce13ff7 | 14777 | return ERR_PTR(-ENOENT); |
79e53945 | 14778 | |
92907cbb | 14779 | fb = intel_framebuffer_create(dev, &mode_cmd, obj); |
dcb1394e LW |
14780 | if (IS_ERR(fb)) |
14781 | drm_gem_object_unreference_unlocked(&obj->base); | |
14782 | ||
14783 | return fb; | |
79e53945 JB |
14784 | } |
14785 | ||
0695726e | 14786 | #ifndef CONFIG_DRM_FBDEV_EMULATION |
0632fef6 | 14787 | static inline void intel_fbdev_output_poll_changed(struct drm_device *dev) |
4520f53a DV |
14788 | { |
14789 | } | |
14790 | #endif | |
14791 | ||
79e53945 | 14792 | static const struct drm_mode_config_funcs intel_mode_funcs = { |
79e53945 | 14793 | .fb_create = intel_user_framebuffer_create, |
0632fef6 | 14794 | .output_poll_changed = intel_fbdev_output_poll_changed, |
5ee67f1c MR |
14795 | .atomic_check = intel_atomic_check, |
14796 | .atomic_commit = intel_atomic_commit, | |
de419ab6 ML |
14797 | .atomic_state_alloc = intel_atomic_state_alloc, |
14798 | .atomic_state_clear = intel_atomic_state_clear, | |
79e53945 JB |
14799 | }; |
14800 | ||
e70236a8 JB |
14801 | /* Set up chip specific display functions */ |
14802 | static void intel_init_display(struct drm_device *dev) | |
14803 | { | |
14804 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14805 | ||
ee9300bb DV |
14806 | if (HAS_PCH_SPLIT(dev) || IS_G4X(dev)) |
14807 | dev_priv->display.find_dpll = g4x_find_best_dpll; | |
ef9348c8 CML |
14808 | else if (IS_CHERRYVIEW(dev)) |
14809 | dev_priv->display.find_dpll = chv_find_best_dpll; | |
ee9300bb DV |
14810 | else if (IS_VALLEYVIEW(dev)) |
14811 | dev_priv->display.find_dpll = vlv_find_best_dpll; | |
14812 | else if (IS_PINEVIEW(dev)) | |
14813 | dev_priv->display.find_dpll = pnv_find_best_dpll; | |
14814 | else | |
14815 | dev_priv->display.find_dpll = i9xx_find_best_dpll; | |
14816 | ||
bc8d7dff DL |
14817 | if (INTEL_INFO(dev)->gen >= 9) { |
14818 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; | |
5724dbd1 DL |
14819 | dev_priv->display.get_initial_plane_config = |
14820 | skylake_get_initial_plane_config; | |
bc8d7dff DL |
14821 | dev_priv->display.crtc_compute_clock = |
14822 | haswell_crtc_compute_clock; | |
14823 | dev_priv->display.crtc_enable = haswell_crtc_enable; | |
14824 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
bc8d7dff DL |
14825 | dev_priv->display.update_primary_plane = |
14826 | skylake_update_primary_plane; | |
14827 | } else if (HAS_DDI(dev)) { | |
0e8ffe1b | 14828 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; |
5724dbd1 DL |
14829 | dev_priv->display.get_initial_plane_config = |
14830 | ironlake_get_initial_plane_config; | |
797d0259 ACO |
14831 | dev_priv->display.crtc_compute_clock = |
14832 | haswell_crtc_compute_clock; | |
4f771f10 PZ |
14833 | dev_priv->display.crtc_enable = haswell_crtc_enable; |
14834 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
bc8d7dff DL |
14835 | dev_priv->display.update_primary_plane = |
14836 | ironlake_update_primary_plane; | |
09b4ddf9 | 14837 | } else if (HAS_PCH_SPLIT(dev)) { |
0e8ffe1b | 14838 | dev_priv->display.get_pipe_config = ironlake_get_pipe_config; |
5724dbd1 DL |
14839 | dev_priv->display.get_initial_plane_config = |
14840 | ironlake_get_initial_plane_config; | |
3fb37703 ACO |
14841 | dev_priv->display.crtc_compute_clock = |
14842 | ironlake_crtc_compute_clock; | |
76e5a89c DV |
14843 | dev_priv->display.crtc_enable = ironlake_crtc_enable; |
14844 | dev_priv->display.crtc_disable = ironlake_crtc_disable; | |
262ca2b0 MR |
14845 | dev_priv->display.update_primary_plane = |
14846 | ironlake_update_primary_plane; | |
89b667f8 JB |
14847 | } else if (IS_VALLEYVIEW(dev)) { |
14848 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
5724dbd1 DL |
14849 | dev_priv->display.get_initial_plane_config = |
14850 | i9xx_get_initial_plane_config; | |
d6dfee7a | 14851 | dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock; |
89b667f8 JB |
14852 | dev_priv->display.crtc_enable = valleyview_crtc_enable; |
14853 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
262ca2b0 MR |
14854 | dev_priv->display.update_primary_plane = |
14855 | i9xx_update_primary_plane; | |
f564048e | 14856 | } else { |
0e8ffe1b | 14857 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; |
5724dbd1 DL |
14858 | dev_priv->display.get_initial_plane_config = |
14859 | i9xx_get_initial_plane_config; | |
d6dfee7a | 14860 | dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock; |
76e5a89c DV |
14861 | dev_priv->display.crtc_enable = i9xx_crtc_enable; |
14862 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
262ca2b0 MR |
14863 | dev_priv->display.update_primary_plane = |
14864 | i9xx_update_primary_plane; | |
f564048e | 14865 | } |
e70236a8 | 14866 | |
e70236a8 | 14867 | /* Returns the core display clock speed */ |
ef11bdb3 | 14868 | if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) |
1652d19e VS |
14869 | dev_priv->display.get_display_clock_speed = |
14870 | skylake_get_display_clock_speed; | |
acd3f3d3 BP |
14871 | else if (IS_BROXTON(dev)) |
14872 | dev_priv->display.get_display_clock_speed = | |
14873 | broxton_get_display_clock_speed; | |
1652d19e VS |
14874 | else if (IS_BROADWELL(dev)) |
14875 | dev_priv->display.get_display_clock_speed = | |
14876 | broadwell_get_display_clock_speed; | |
14877 | else if (IS_HASWELL(dev)) | |
14878 | dev_priv->display.get_display_clock_speed = | |
14879 | haswell_get_display_clock_speed; | |
14880 | else if (IS_VALLEYVIEW(dev)) | |
25eb05fc JB |
14881 | dev_priv->display.get_display_clock_speed = |
14882 | valleyview_get_display_clock_speed; | |
b37a6434 VS |
14883 | else if (IS_GEN5(dev)) |
14884 | dev_priv->display.get_display_clock_speed = | |
14885 | ilk_get_display_clock_speed; | |
a7c66cd8 | 14886 | else if (IS_I945G(dev) || IS_BROADWATER(dev) || |
34edce2f | 14887 | IS_GEN6(dev) || IS_IVYBRIDGE(dev)) |
e70236a8 JB |
14888 | dev_priv->display.get_display_clock_speed = |
14889 | i945_get_display_clock_speed; | |
34edce2f VS |
14890 | else if (IS_GM45(dev)) |
14891 | dev_priv->display.get_display_clock_speed = | |
14892 | gm45_get_display_clock_speed; | |
14893 | else if (IS_CRESTLINE(dev)) | |
14894 | dev_priv->display.get_display_clock_speed = | |
14895 | i965gm_get_display_clock_speed; | |
14896 | else if (IS_PINEVIEW(dev)) | |
14897 | dev_priv->display.get_display_clock_speed = | |
14898 | pnv_get_display_clock_speed; | |
14899 | else if (IS_G33(dev) || IS_G4X(dev)) | |
14900 | dev_priv->display.get_display_clock_speed = | |
14901 | g33_get_display_clock_speed; | |
e70236a8 JB |
14902 | else if (IS_I915G(dev)) |
14903 | dev_priv->display.get_display_clock_speed = | |
14904 | i915_get_display_clock_speed; | |
257a7ffc | 14905 | else if (IS_I945GM(dev) || IS_845G(dev)) |
e70236a8 JB |
14906 | dev_priv->display.get_display_clock_speed = |
14907 | i9xx_misc_get_display_clock_speed; | |
14908 | else if (IS_I915GM(dev)) | |
14909 | dev_priv->display.get_display_clock_speed = | |
14910 | i915gm_get_display_clock_speed; | |
14911 | else if (IS_I865G(dev)) | |
14912 | dev_priv->display.get_display_clock_speed = | |
14913 | i865_get_display_clock_speed; | |
f0f8a9ce | 14914 | else if (IS_I85X(dev)) |
e70236a8 | 14915 | dev_priv->display.get_display_clock_speed = |
1b1d2716 | 14916 | i85x_get_display_clock_speed; |
623e01e5 VS |
14917 | else { /* 830 */ |
14918 | WARN(!IS_I830(dev), "Unknown platform. Assuming 133 MHz CDCLK\n"); | |
e70236a8 JB |
14919 | dev_priv->display.get_display_clock_speed = |
14920 | i830_get_display_clock_speed; | |
623e01e5 | 14921 | } |
e70236a8 | 14922 | |
7c10a2b5 | 14923 | if (IS_GEN5(dev)) { |
3bb11b53 | 14924 | dev_priv->display.fdi_link_train = ironlake_fdi_link_train; |
3bb11b53 SJ |
14925 | } else if (IS_GEN6(dev)) { |
14926 | dev_priv->display.fdi_link_train = gen6_fdi_link_train; | |
3bb11b53 SJ |
14927 | } else if (IS_IVYBRIDGE(dev)) { |
14928 | /* FIXME: detect B0+ stepping and use auto training */ | |
14929 | dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train; | |
059b2fe9 | 14930 | } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
3bb11b53 | 14931 | dev_priv->display.fdi_link_train = hsw_fdi_link_train; |
27c329ed ML |
14932 | if (IS_BROADWELL(dev)) { |
14933 | dev_priv->display.modeset_commit_cdclk = | |
14934 | broadwell_modeset_commit_cdclk; | |
14935 | dev_priv->display.modeset_calc_cdclk = | |
14936 | broadwell_modeset_calc_cdclk; | |
14937 | } | |
30a970c6 | 14938 | } else if (IS_VALLEYVIEW(dev)) { |
27c329ed ML |
14939 | dev_priv->display.modeset_commit_cdclk = |
14940 | valleyview_modeset_commit_cdclk; | |
14941 | dev_priv->display.modeset_calc_cdclk = | |
14942 | valleyview_modeset_calc_cdclk; | |
f8437dd1 | 14943 | } else if (IS_BROXTON(dev)) { |
27c329ed ML |
14944 | dev_priv->display.modeset_commit_cdclk = |
14945 | broxton_modeset_commit_cdclk; | |
14946 | dev_priv->display.modeset_calc_cdclk = | |
14947 | broxton_modeset_calc_cdclk; | |
e70236a8 | 14948 | } |
8c9f3aaf | 14949 | |
8c9f3aaf JB |
14950 | switch (INTEL_INFO(dev)->gen) { |
14951 | case 2: | |
14952 | dev_priv->display.queue_flip = intel_gen2_queue_flip; | |
14953 | break; | |
14954 | ||
14955 | case 3: | |
14956 | dev_priv->display.queue_flip = intel_gen3_queue_flip; | |
14957 | break; | |
14958 | ||
14959 | case 4: | |
14960 | case 5: | |
14961 | dev_priv->display.queue_flip = intel_gen4_queue_flip; | |
14962 | break; | |
14963 | ||
14964 | case 6: | |
14965 | dev_priv->display.queue_flip = intel_gen6_queue_flip; | |
14966 | break; | |
7c9017e5 | 14967 | case 7: |
4e0bbc31 | 14968 | case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */ |
7c9017e5 JB |
14969 | dev_priv->display.queue_flip = intel_gen7_queue_flip; |
14970 | break; | |
830c81db | 14971 | case 9: |
ba343e02 TU |
14972 | /* Drop through - unsupported since execlist only. */ |
14973 | default: | |
14974 | /* Default just returns -ENODEV to indicate unsupported */ | |
14975 | dev_priv->display.queue_flip = intel_default_queue_flip; | |
8c9f3aaf | 14976 | } |
7bd688cd | 14977 | |
e39b999a | 14978 | mutex_init(&dev_priv->pps_mutex); |
e70236a8 JB |
14979 | } |
14980 | ||
b690e96c JB |
14981 | /* |
14982 | * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend, | |
14983 | * resume, or other times. This quirk makes sure that's the case for | |
14984 | * affected systems. | |
14985 | */ | |
0206e353 | 14986 | static void quirk_pipea_force(struct drm_device *dev) |
b690e96c JB |
14987 | { |
14988 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14989 | ||
14990 | dev_priv->quirks |= QUIRK_PIPEA_FORCE; | |
bc0daf48 | 14991 | DRM_INFO("applying pipe a force quirk\n"); |
b690e96c JB |
14992 | } |
14993 | ||
b6b5d049 VS |
14994 | static void quirk_pipeb_force(struct drm_device *dev) |
14995 | { | |
14996 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14997 | ||
14998 | dev_priv->quirks |= QUIRK_PIPEB_FORCE; | |
14999 | DRM_INFO("applying pipe b force quirk\n"); | |
15000 | } | |
15001 | ||
435793df KP |
15002 | /* |
15003 | * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason | |
15004 | */ | |
15005 | static void quirk_ssc_force_disable(struct drm_device *dev) | |
15006 | { | |
15007 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15008 | dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE; | |
bc0daf48 | 15009 | DRM_INFO("applying lvds SSC disable quirk\n"); |
435793df KP |
15010 | } |
15011 | ||
4dca20ef | 15012 | /* |
5a15ab5b CE |
15013 | * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight |
15014 | * brightness value | |
4dca20ef CE |
15015 | */ |
15016 | static void quirk_invert_brightness(struct drm_device *dev) | |
15017 | { | |
15018 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15019 | dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS; | |
bc0daf48 | 15020 | DRM_INFO("applying inverted panel brightness quirk\n"); |
435793df KP |
15021 | } |
15022 | ||
9c72cc6f SD |
15023 | /* Some VBT's incorrectly indicate no backlight is present */ |
15024 | static void quirk_backlight_present(struct drm_device *dev) | |
15025 | { | |
15026 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15027 | dev_priv->quirks |= QUIRK_BACKLIGHT_PRESENT; | |
15028 | DRM_INFO("applying backlight present quirk\n"); | |
15029 | } | |
15030 | ||
b690e96c JB |
15031 | struct intel_quirk { |
15032 | int device; | |
15033 | int subsystem_vendor; | |
15034 | int subsystem_device; | |
15035 | void (*hook)(struct drm_device *dev); | |
15036 | }; | |
15037 | ||
5f85f176 EE |
15038 | /* For systems that don't have a meaningful PCI subdevice/subvendor ID */ |
15039 | struct intel_dmi_quirk { | |
15040 | void (*hook)(struct drm_device *dev); | |
15041 | const struct dmi_system_id (*dmi_id_list)[]; | |
15042 | }; | |
15043 | ||
15044 | static int intel_dmi_reverse_brightness(const struct dmi_system_id *id) | |
15045 | { | |
15046 | DRM_INFO("Backlight polarity reversed on %s\n", id->ident); | |
15047 | return 1; | |
15048 | } | |
15049 | ||
15050 | static const struct intel_dmi_quirk intel_dmi_quirks[] = { | |
15051 | { | |
15052 | .dmi_id_list = &(const struct dmi_system_id[]) { | |
15053 | { | |
15054 | .callback = intel_dmi_reverse_brightness, | |
15055 | .ident = "NCR Corporation", | |
15056 | .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"), | |
15057 | DMI_MATCH(DMI_PRODUCT_NAME, ""), | |
15058 | }, | |
15059 | }, | |
15060 | { } /* terminating entry */ | |
15061 | }, | |
15062 | .hook = quirk_invert_brightness, | |
15063 | }, | |
15064 | }; | |
15065 | ||
c43b5634 | 15066 | static struct intel_quirk intel_quirks[] = { |
b690e96c JB |
15067 | /* Toshiba Protege R-205, S-209 needs pipe A force quirk */ |
15068 | { 0x2592, 0x1179, 0x0001, quirk_pipea_force }, | |
15069 | ||
b690e96c JB |
15070 | /* ThinkPad T60 needs pipe A force quirk (bug #16494) */ |
15071 | { 0x2782, 0x17aa, 0x201a, quirk_pipea_force }, | |
15072 | ||
5f080c0f VS |
15073 | /* 830 needs to leave pipe A & dpll A up */ |
15074 | { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force }, | |
15075 | ||
b6b5d049 VS |
15076 | /* 830 needs to leave pipe B & dpll B up */ |
15077 | { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipeb_force }, | |
15078 | ||
435793df KP |
15079 | /* Lenovo U160 cannot use SSC on LVDS */ |
15080 | { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable }, | |
070d329a MAS |
15081 | |
15082 | /* Sony Vaio Y cannot use SSC on LVDS */ | |
15083 | { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable }, | |
5a15ab5b | 15084 | |
be505f64 AH |
15085 | /* Acer Aspire 5734Z must invert backlight brightness */ |
15086 | { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness }, | |
15087 | ||
15088 | /* Acer/eMachines G725 */ | |
15089 | { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness }, | |
15090 | ||
15091 | /* Acer/eMachines e725 */ | |
15092 | { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness }, | |
15093 | ||
15094 | /* Acer/Packard Bell NCL20 */ | |
15095 | { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness }, | |
15096 | ||
15097 | /* Acer Aspire 4736Z */ | |
15098 | { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness }, | |
0f540c3a JN |
15099 | |
15100 | /* Acer Aspire 5336 */ | |
15101 | { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness }, | |
2e93a1aa SD |
15102 | |
15103 | /* Acer C720 and C720P Chromebooks (Celeron 2955U) have backlights */ | |
15104 | { 0x0a06, 0x1025, 0x0a11, quirk_backlight_present }, | |
d4967d8c | 15105 | |
dfb3d47b SD |
15106 | /* Acer C720 Chromebook (Core i3 4005U) */ |
15107 | { 0x0a16, 0x1025, 0x0a11, quirk_backlight_present }, | |
15108 | ||
b2a9601c | 15109 | /* Apple Macbook 2,1 (Core 2 T7400) */ |
15110 | { 0x27a2, 0x8086, 0x7270, quirk_backlight_present }, | |
15111 | ||
1b9448b0 JN |
15112 | /* Apple Macbook 4,1 */ |
15113 | { 0x2a02, 0x106b, 0x00a1, quirk_backlight_present }, | |
15114 | ||
d4967d8c SD |
15115 | /* Toshiba CB35 Chromebook (Celeron 2955U) */ |
15116 | { 0x0a06, 0x1179, 0x0a88, quirk_backlight_present }, | |
724cb06f SD |
15117 | |
15118 | /* HP Chromebook 14 (Celeron 2955U) */ | |
15119 | { 0x0a06, 0x103c, 0x21ed, quirk_backlight_present }, | |
cf6f0af9 JN |
15120 | |
15121 | /* Dell Chromebook 11 */ | |
15122 | { 0x0a06, 0x1028, 0x0a35, quirk_backlight_present }, | |
9be64eee JN |
15123 | |
15124 | /* Dell Chromebook 11 (2015 version) */ | |
15125 | { 0x0a16, 0x1028, 0x0a35, quirk_backlight_present }, | |
b690e96c JB |
15126 | }; |
15127 | ||
15128 | static void intel_init_quirks(struct drm_device *dev) | |
15129 | { | |
15130 | struct pci_dev *d = dev->pdev; | |
15131 | int i; | |
15132 | ||
15133 | for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) { | |
15134 | struct intel_quirk *q = &intel_quirks[i]; | |
15135 | ||
15136 | if (d->device == q->device && | |
15137 | (d->subsystem_vendor == q->subsystem_vendor || | |
15138 | q->subsystem_vendor == PCI_ANY_ID) && | |
15139 | (d->subsystem_device == q->subsystem_device || | |
15140 | q->subsystem_device == PCI_ANY_ID)) | |
15141 | q->hook(dev); | |
15142 | } | |
5f85f176 EE |
15143 | for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) { |
15144 | if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0) | |
15145 | intel_dmi_quirks[i].hook(dev); | |
15146 | } | |
b690e96c JB |
15147 | } |
15148 | ||
9cce37f4 JB |
15149 | /* Disable the VGA plane that we never use */ |
15150 | static void i915_disable_vga(struct drm_device *dev) | |
15151 | { | |
15152 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15153 | u8 sr1; | |
f0f59a00 | 15154 | i915_reg_t vga_reg = i915_vgacntrl_reg(dev); |
9cce37f4 | 15155 | |
2b37c616 | 15156 | /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */ |
9cce37f4 | 15157 | vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO); |
3fdcf431 | 15158 | outb(SR01, VGA_SR_INDEX); |
9cce37f4 JB |
15159 | sr1 = inb(VGA_SR_DATA); |
15160 | outb(sr1 | 1<<5, VGA_SR_DATA); | |
15161 | vga_put(dev->pdev, VGA_RSRC_LEGACY_IO); | |
15162 | udelay(300); | |
15163 | ||
01f5a626 | 15164 | I915_WRITE(vga_reg, VGA_DISP_DISABLE); |
9cce37f4 JB |
15165 | POSTING_READ(vga_reg); |
15166 | } | |
15167 | ||
f817586c DV |
15168 | void intel_modeset_init_hw(struct drm_device *dev) |
15169 | { | |
b6283055 | 15170 | intel_update_cdclk(dev); |
a8f78b58 | 15171 | intel_prepare_ddi(dev); |
f817586c | 15172 | intel_init_clock_gating(dev); |
8090c6b9 | 15173 | intel_enable_gt_powersave(dev); |
f817586c DV |
15174 | } |
15175 | ||
79e53945 JB |
15176 | void intel_modeset_init(struct drm_device *dev) |
15177 | { | |
652c393a | 15178 | struct drm_i915_private *dev_priv = dev->dev_private; |
1fe47785 | 15179 | int sprite, ret; |
8cc87b75 | 15180 | enum pipe pipe; |
46f297fb | 15181 | struct intel_crtc *crtc; |
79e53945 JB |
15182 | |
15183 | drm_mode_config_init(dev); | |
15184 | ||
15185 | dev->mode_config.min_width = 0; | |
15186 | dev->mode_config.min_height = 0; | |
15187 | ||
019d96cb DA |
15188 | dev->mode_config.preferred_depth = 24; |
15189 | dev->mode_config.prefer_shadow = 1; | |
15190 | ||
25bab385 TU |
15191 | dev->mode_config.allow_fb_modifiers = true; |
15192 | ||
e6ecefaa | 15193 | dev->mode_config.funcs = &intel_mode_funcs; |
79e53945 | 15194 | |
b690e96c JB |
15195 | intel_init_quirks(dev); |
15196 | ||
1fa61106 ED |
15197 | intel_init_pm(dev); |
15198 | ||
e3c74757 BW |
15199 | if (INTEL_INFO(dev)->num_pipes == 0) |
15200 | return; | |
15201 | ||
69f92f67 LW |
15202 | /* |
15203 | * There may be no VBT; and if the BIOS enabled SSC we can | |
15204 | * just keep using it to avoid unnecessary flicker. Whereas if the | |
15205 | * BIOS isn't using it, don't assume it will work even if the VBT | |
15206 | * indicates as much. | |
15207 | */ | |
15208 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) { | |
15209 | bool bios_lvds_use_ssc = !!(I915_READ(PCH_DREF_CONTROL) & | |
15210 | DREF_SSC1_ENABLE); | |
15211 | ||
15212 | if (dev_priv->vbt.lvds_use_ssc != bios_lvds_use_ssc) { | |
15213 | DRM_DEBUG_KMS("SSC %sabled by BIOS, overriding VBT which says %sabled\n", | |
15214 | bios_lvds_use_ssc ? "en" : "dis", | |
15215 | dev_priv->vbt.lvds_use_ssc ? "en" : "dis"); | |
15216 | dev_priv->vbt.lvds_use_ssc = bios_lvds_use_ssc; | |
15217 | } | |
15218 | } | |
15219 | ||
e70236a8 | 15220 | intel_init_display(dev); |
7c10a2b5 | 15221 | intel_init_audio(dev); |
e70236a8 | 15222 | |
a6c45cf0 CW |
15223 | if (IS_GEN2(dev)) { |
15224 | dev->mode_config.max_width = 2048; | |
15225 | dev->mode_config.max_height = 2048; | |
15226 | } else if (IS_GEN3(dev)) { | |
5e4d6fa7 KP |
15227 | dev->mode_config.max_width = 4096; |
15228 | dev->mode_config.max_height = 4096; | |
79e53945 | 15229 | } else { |
a6c45cf0 CW |
15230 | dev->mode_config.max_width = 8192; |
15231 | dev->mode_config.max_height = 8192; | |
79e53945 | 15232 | } |
068be561 | 15233 | |
dc41c154 VS |
15234 | if (IS_845G(dev) || IS_I865G(dev)) { |
15235 | dev->mode_config.cursor_width = IS_845G(dev) ? 64 : 512; | |
15236 | dev->mode_config.cursor_height = 1023; | |
15237 | } else if (IS_GEN2(dev)) { | |
068be561 DL |
15238 | dev->mode_config.cursor_width = GEN2_CURSOR_WIDTH; |
15239 | dev->mode_config.cursor_height = GEN2_CURSOR_HEIGHT; | |
15240 | } else { | |
15241 | dev->mode_config.cursor_width = MAX_CURSOR_WIDTH; | |
15242 | dev->mode_config.cursor_height = MAX_CURSOR_HEIGHT; | |
15243 | } | |
15244 | ||
5d4545ae | 15245 | dev->mode_config.fb_base = dev_priv->gtt.mappable_base; |
79e53945 | 15246 | |
28c97730 | 15247 | DRM_DEBUG_KMS("%d display pipe%s available.\n", |
7eb552ae BW |
15248 | INTEL_INFO(dev)->num_pipes, |
15249 | INTEL_INFO(dev)->num_pipes > 1 ? "s" : ""); | |
79e53945 | 15250 | |
055e393f | 15251 | for_each_pipe(dev_priv, pipe) { |
8cc87b75 | 15252 | intel_crtc_init(dev, pipe); |
3bdcfc0c | 15253 | for_each_sprite(dev_priv, pipe, sprite) { |
1fe47785 | 15254 | ret = intel_plane_init(dev, pipe, sprite); |
7f1f3851 | 15255 | if (ret) |
06da8da2 | 15256 | DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n", |
1fe47785 | 15257 | pipe_name(pipe), sprite_name(pipe, sprite), ret); |
7f1f3851 | 15258 | } |
79e53945 JB |
15259 | } |
15260 | ||
bfa7df01 VS |
15261 | intel_update_czclk(dev_priv); |
15262 | intel_update_cdclk(dev); | |
15263 | ||
e72f9fbf | 15264 | intel_shared_dpll_init(dev); |
ee7b9f93 | 15265 | |
9cce37f4 JB |
15266 | /* Just disable it once at startup */ |
15267 | i915_disable_vga(dev); | |
79e53945 | 15268 | intel_setup_outputs(dev); |
11be49eb | 15269 | |
6e9f798d | 15270 | drm_modeset_lock_all(dev); |
043e9bda | 15271 | intel_modeset_setup_hw_state(dev); |
6e9f798d | 15272 | drm_modeset_unlock_all(dev); |
46f297fb | 15273 | |
d3fcc808 | 15274 | for_each_intel_crtc(dev, crtc) { |
eeebeac5 ML |
15275 | struct intel_initial_plane_config plane_config = {}; |
15276 | ||
46f297fb JB |
15277 | if (!crtc->active) |
15278 | continue; | |
15279 | ||
46f297fb | 15280 | /* |
46f297fb JB |
15281 | * Note that reserving the BIOS fb up front prevents us |
15282 | * from stuffing other stolen allocations like the ring | |
15283 | * on top. This prevents some ugliness at boot time, and | |
15284 | * can even allow for smooth boot transitions if the BIOS | |
15285 | * fb is large enough for the active pipe configuration. | |
15286 | */ | |
eeebeac5 ML |
15287 | dev_priv->display.get_initial_plane_config(crtc, |
15288 | &plane_config); | |
15289 | ||
15290 | /* | |
15291 | * If the fb is shared between multiple heads, we'll | |
15292 | * just get the first one. | |
15293 | */ | |
15294 | intel_find_initial_plane_obj(crtc, &plane_config); | |
46f297fb | 15295 | } |
2c7111db CW |
15296 | } |
15297 | ||
7fad798e DV |
15298 | static void intel_enable_pipe_a(struct drm_device *dev) |
15299 | { | |
15300 | struct intel_connector *connector; | |
15301 | struct drm_connector *crt = NULL; | |
15302 | struct intel_load_detect_pipe load_detect_temp; | |
208bf9fd | 15303 | struct drm_modeset_acquire_ctx *ctx = dev->mode_config.acquire_ctx; |
7fad798e DV |
15304 | |
15305 | /* We can't just switch on the pipe A, we need to set things up with a | |
15306 | * proper mode and output configuration. As a gross hack, enable pipe A | |
15307 | * by enabling the load detect pipe once. */ | |
3a3371ff | 15308 | for_each_intel_connector(dev, connector) { |
7fad798e DV |
15309 | if (connector->encoder->type == INTEL_OUTPUT_ANALOG) { |
15310 | crt = &connector->base; | |
15311 | break; | |
15312 | } | |
15313 | } | |
15314 | ||
15315 | if (!crt) | |
15316 | return; | |
15317 | ||
208bf9fd | 15318 | if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp, ctx)) |
49172fee | 15319 | intel_release_load_detect_pipe(crt, &load_detect_temp, ctx); |
7fad798e DV |
15320 | } |
15321 | ||
fa555837 DV |
15322 | static bool |
15323 | intel_check_plane_mapping(struct intel_crtc *crtc) | |
15324 | { | |
7eb552ae BW |
15325 | struct drm_device *dev = crtc->base.dev; |
15326 | struct drm_i915_private *dev_priv = dev->dev_private; | |
649636ef | 15327 | u32 val; |
fa555837 | 15328 | |
7eb552ae | 15329 | if (INTEL_INFO(dev)->num_pipes == 1) |
fa555837 DV |
15330 | return true; |
15331 | ||
649636ef | 15332 | val = I915_READ(DSPCNTR(!crtc->plane)); |
fa555837 DV |
15333 | |
15334 | if ((val & DISPLAY_PLANE_ENABLE) && | |
15335 | (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe)) | |
15336 | return false; | |
15337 | ||
15338 | return true; | |
15339 | } | |
15340 | ||
02e93c35 VS |
15341 | static bool intel_crtc_has_encoders(struct intel_crtc *crtc) |
15342 | { | |
15343 | struct drm_device *dev = crtc->base.dev; | |
15344 | struct intel_encoder *encoder; | |
15345 | ||
15346 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) | |
15347 | return true; | |
15348 | ||
15349 | return false; | |
15350 | } | |
15351 | ||
24929352 DV |
15352 | static void intel_sanitize_crtc(struct intel_crtc *crtc) |
15353 | { | |
15354 | struct drm_device *dev = crtc->base.dev; | |
15355 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 15356 | i915_reg_t reg = PIPECONF(crtc->config->cpu_transcoder); |
24929352 | 15357 | |
24929352 | 15358 | /* Clear any frame start delays used for debugging left by the BIOS */ |
24929352 DV |
15359 | I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK); |
15360 | ||
d3eaf884 | 15361 | /* restore vblank interrupts to correct state */ |
9625604c | 15362 | drm_crtc_vblank_reset(&crtc->base); |
d297e103 | 15363 | if (crtc->active) { |
f9cd7b88 VS |
15364 | struct intel_plane *plane; |
15365 | ||
9625604c | 15366 | drm_crtc_vblank_on(&crtc->base); |
f9cd7b88 VS |
15367 | |
15368 | /* Disable everything but the primary plane */ | |
15369 | for_each_intel_plane_on_crtc(dev, crtc, plane) { | |
15370 | if (plane->base.type == DRM_PLANE_TYPE_PRIMARY) | |
15371 | continue; | |
15372 | ||
15373 | plane->disable_plane(&plane->base, &crtc->base); | |
15374 | } | |
9625604c | 15375 | } |
d3eaf884 | 15376 | |
24929352 | 15377 | /* We need to sanitize the plane -> pipe mapping first because this will |
fa555837 DV |
15378 | * disable the crtc (and hence change the state) if it is wrong. Note |
15379 | * that gen4+ has a fixed plane -> pipe mapping. */ | |
15380 | if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) { | |
24929352 DV |
15381 | bool plane; |
15382 | ||
24929352 DV |
15383 | DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n", |
15384 | crtc->base.base.id); | |
15385 | ||
15386 | /* Pipe has the wrong plane attached and the plane is active. | |
15387 | * Temporarily change the plane mapping and disable everything | |
15388 | * ... */ | |
15389 | plane = crtc->plane; | |
b70709a6 | 15390 | to_intel_plane_state(crtc->base.primary->state)->visible = true; |
24929352 | 15391 | crtc->plane = !plane; |
b17d48e2 | 15392 | intel_crtc_disable_noatomic(&crtc->base); |
24929352 | 15393 | crtc->plane = plane; |
24929352 | 15394 | } |
24929352 | 15395 | |
7fad798e DV |
15396 | if (dev_priv->quirks & QUIRK_PIPEA_FORCE && |
15397 | crtc->pipe == PIPE_A && !crtc->active) { | |
15398 | /* BIOS forgot to enable pipe A, this mostly happens after | |
15399 | * resume. Force-enable the pipe to fix this, the update_dpms | |
15400 | * call below we restore the pipe to the right state, but leave | |
15401 | * the required bits on. */ | |
15402 | intel_enable_pipe_a(dev); | |
15403 | } | |
15404 | ||
24929352 DV |
15405 | /* Adjust the state of the output pipe according to whether we |
15406 | * have active connectors/encoders. */ | |
02e93c35 | 15407 | if (!intel_crtc_has_encoders(crtc)) |
b17d48e2 | 15408 | intel_crtc_disable_noatomic(&crtc->base); |
24929352 | 15409 | |
53d9f4e9 | 15410 | if (crtc->active != crtc->base.state->active) { |
02e93c35 | 15411 | struct intel_encoder *encoder; |
24929352 DV |
15412 | |
15413 | /* This can happen either due to bugs in the get_hw_state | |
b17d48e2 ML |
15414 | * functions or because of calls to intel_crtc_disable_noatomic, |
15415 | * or because the pipe is force-enabled due to the | |
24929352 DV |
15416 | * pipe A quirk. */ |
15417 | DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n", | |
15418 | crtc->base.base.id, | |
83d65738 | 15419 | crtc->base.state->enable ? "enabled" : "disabled", |
24929352 DV |
15420 | crtc->active ? "enabled" : "disabled"); |
15421 | ||
4be40c98 | 15422 | WARN_ON(drm_atomic_set_mode_for_crtc(crtc->base.state, NULL) < 0); |
49d6fa21 | 15423 | crtc->base.state->active = crtc->active; |
24929352 DV |
15424 | crtc->base.enabled = crtc->active; |
15425 | ||
15426 | /* Because we only establish the connector -> encoder -> | |
15427 | * crtc links if something is active, this means the | |
15428 | * crtc is now deactivated. Break the links. connector | |
15429 | * -> encoder links are only establish when things are | |
15430 | * actually up, hence no need to break them. */ | |
15431 | WARN_ON(crtc->active); | |
15432 | ||
2d406bb0 | 15433 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) |
24929352 | 15434 | encoder->base.crtc = NULL; |
24929352 | 15435 | } |
c5ab3bc0 | 15436 | |
a3ed6aad | 15437 | if (crtc->active || HAS_GMCH_DISPLAY(dev)) { |
4cc31489 DV |
15438 | /* |
15439 | * We start out with underrun reporting disabled to avoid races. | |
15440 | * For correct bookkeeping mark this on active crtcs. | |
15441 | * | |
c5ab3bc0 DV |
15442 | * Also on gmch platforms we dont have any hardware bits to |
15443 | * disable the underrun reporting. Which means we need to start | |
15444 | * out with underrun reporting disabled also on inactive pipes, | |
15445 | * since otherwise we'll complain about the garbage we read when | |
15446 | * e.g. coming up after runtime pm. | |
15447 | * | |
4cc31489 DV |
15448 | * No protection against concurrent access is required - at |
15449 | * worst a fifo underrun happens which also sets this to false. | |
15450 | */ | |
15451 | crtc->cpu_fifo_underrun_disabled = true; | |
15452 | crtc->pch_fifo_underrun_disabled = true; | |
15453 | } | |
24929352 DV |
15454 | } |
15455 | ||
15456 | static void intel_sanitize_encoder(struct intel_encoder *encoder) | |
15457 | { | |
15458 | struct intel_connector *connector; | |
15459 | struct drm_device *dev = encoder->base.dev; | |
873ffe69 | 15460 | bool active = false; |
24929352 DV |
15461 | |
15462 | /* We need to check both for a crtc link (meaning that the | |
15463 | * encoder is active and trying to read from a pipe) and the | |
15464 | * pipe itself being active. */ | |
15465 | bool has_active_crtc = encoder->base.crtc && | |
15466 | to_intel_crtc(encoder->base.crtc)->active; | |
15467 | ||
873ffe69 ML |
15468 | for_each_intel_connector(dev, connector) { |
15469 | if (connector->base.encoder != &encoder->base) | |
15470 | continue; | |
15471 | ||
15472 | active = true; | |
15473 | break; | |
15474 | } | |
15475 | ||
15476 | if (active && !has_active_crtc) { | |
24929352 DV |
15477 | DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n", |
15478 | encoder->base.base.id, | |
8e329a03 | 15479 | encoder->base.name); |
24929352 DV |
15480 | |
15481 | /* Connector is active, but has no active pipe. This is | |
15482 | * fallout from our resume register restoring. Disable | |
15483 | * the encoder manually again. */ | |
15484 | if (encoder->base.crtc) { | |
15485 | DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n", | |
15486 | encoder->base.base.id, | |
8e329a03 | 15487 | encoder->base.name); |
24929352 | 15488 | encoder->disable(encoder); |
a62d1497 VS |
15489 | if (encoder->post_disable) |
15490 | encoder->post_disable(encoder); | |
24929352 | 15491 | } |
7f1950fb | 15492 | encoder->base.crtc = NULL; |
24929352 DV |
15493 | |
15494 | /* Inconsistent output/port/pipe state happens presumably due to | |
15495 | * a bug in one of the get_hw_state functions. Or someplace else | |
15496 | * in our code, like the register restore mess on resume. Clamp | |
15497 | * things to off as a safer default. */ | |
3a3371ff | 15498 | for_each_intel_connector(dev, connector) { |
24929352 DV |
15499 | if (connector->encoder != encoder) |
15500 | continue; | |
7f1950fb EE |
15501 | connector->base.dpms = DRM_MODE_DPMS_OFF; |
15502 | connector->base.encoder = NULL; | |
24929352 DV |
15503 | } |
15504 | } | |
15505 | /* Enabled encoders without active connectors will be fixed in | |
15506 | * the crtc fixup. */ | |
15507 | } | |
15508 | ||
04098753 | 15509 | void i915_redisable_vga_power_on(struct drm_device *dev) |
0fde901f KM |
15510 | { |
15511 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 15512 | i915_reg_t vga_reg = i915_vgacntrl_reg(dev); |
0fde901f | 15513 | |
04098753 ID |
15514 | if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) { |
15515 | DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n"); | |
15516 | i915_disable_vga(dev); | |
15517 | } | |
15518 | } | |
15519 | ||
15520 | void i915_redisable_vga(struct drm_device *dev) | |
15521 | { | |
15522 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15523 | ||
8dc8a27c PZ |
15524 | /* This function can be called both from intel_modeset_setup_hw_state or |
15525 | * at a very early point in our resume sequence, where the power well | |
15526 | * structures are not yet restored. Since this function is at a very | |
15527 | * paranoid "someone might have enabled VGA while we were not looking" | |
15528 | * level, just check if the power well is enabled instead of trying to | |
15529 | * follow the "don't touch the power well if we don't need it" policy | |
15530 | * the rest of the driver uses. */ | |
f458ebbc | 15531 | if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_VGA)) |
8dc8a27c PZ |
15532 | return; |
15533 | ||
04098753 | 15534 | i915_redisable_vga_power_on(dev); |
0fde901f KM |
15535 | } |
15536 | ||
f9cd7b88 | 15537 | static bool primary_get_hw_state(struct intel_plane *plane) |
98ec7739 | 15538 | { |
f9cd7b88 | 15539 | struct drm_i915_private *dev_priv = to_i915(plane->base.dev); |
98ec7739 | 15540 | |
f9cd7b88 | 15541 | return I915_READ(DSPCNTR(plane->plane)) & DISPLAY_PLANE_ENABLE; |
d032ffa0 ML |
15542 | } |
15543 | ||
f9cd7b88 VS |
15544 | /* FIXME read out full plane state for all planes */ |
15545 | static void readout_plane_state(struct intel_crtc *crtc) | |
d032ffa0 | 15546 | { |
b26d3ea3 | 15547 | struct drm_plane *primary = crtc->base.primary; |
f9cd7b88 | 15548 | struct intel_plane_state *plane_state = |
b26d3ea3 | 15549 | to_intel_plane_state(primary->state); |
d032ffa0 | 15550 | |
19b8d387 | 15551 | plane_state->visible = crtc->active && |
b26d3ea3 ML |
15552 | primary_get_hw_state(to_intel_plane(primary)); |
15553 | ||
15554 | if (plane_state->visible) | |
15555 | crtc->base.state->plane_mask |= 1 << drm_plane_index(primary); | |
98ec7739 VS |
15556 | } |
15557 | ||
30e984df | 15558 | static void intel_modeset_readout_hw_state(struct drm_device *dev) |
24929352 DV |
15559 | { |
15560 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15561 | enum pipe pipe; | |
24929352 DV |
15562 | struct intel_crtc *crtc; |
15563 | struct intel_encoder *encoder; | |
15564 | struct intel_connector *connector; | |
5358901f | 15565 | int i; |
24929352 | 15566 | |
d3fcc808 | 15567 | for_each_intel_crtc(dev, crtc) { |
b06f8b0d | 15568 | __drm_atomic_helper_crtc_destroy_state(&crtc->base, crtc->base.state); |
6e3c9717 | 15569 | memset(crtc->config, 0, sizeof(*crtc->config)); |
f7217905 | 15570 | crtc->config->base.crtc = &crtc->base; |
3b117c8f | 15571 | |
0e8ffe1b | 15572 | crtc->active = dev_priv->display.get_pipe_config(crtc, |
6e3c9717 | 15573 | crtc->config); |
24929352 | 15574 | |
49d6fa21 | 15575 | crtc->base.state->active = crtc->active; |
24929352 | 15576 | crtc->base.enabled = crtc->active; |
b70709a6 | 15577 | |
f9cd7b88 | 15578 | readout_plane_state(crtc); |
24929352 DV |
15579 | |
15580 | DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n", | |
15581 | crtc->base.base.id, | |
15582 | crtc->active ? "enabled" : "disabled"); | |
15583 | } | |
15584 | ||
5358901f DV |
15585 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
15586 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
15587 | ||
3e369b76 ACO |
15588 | pll->on = pll->get_hw_state(dev_priv, pll, |
15589 | &pll->config.hw_state); | |
5358901f | 15590 | pll->active = 0; |
3e369b76 | 15591 | pll->config.crtc_mask = 0; |
d3fcc808 | 15592 | for_each_intel_crtc(dev, crtc) { |
1e6f2ddc | 15593 | if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) { |
5358901f | 15594 | pll->active++; |
3e369b76 | 15595 | pll->config.crtc_mask |= 1 << crtc->pipe; |
1e6f2ddc | 15596 | } |
5358901f | 15597 | } |
5358901f | 15598 | |
1e6f2ddc | 15599 | DRM_DEBUG_KMS("%s hw state readout: crtc_mask 0x%08x, on %i\n", |
3e369b76 | 15600 | pll->name, pll->config.crtc_mask, pll->on); |
bd2bb1b9 | 15601 | |
3e369b76 | 15602 | if (pll->config.crtc_mask) |
bd2bb1b9 | 15603 | intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS); |
5358901f DV |
15604 | } |
15605 | ||
b2784e15 | 15606 | for_each_intel_encoder(dev, encoder) { |
24929352 DV |
15607 | pipe = 0; |
15608 | ||
15609 | if (encoder->get_hw_state(encoder, &pipe)) { | |
045ac3b5 JB |
15610 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); |
15611 | encoder->base.crtc = &crtc->base; | |
6e3c9717 | 15612 | encoder->get_config(encoder, crtc->config); |
24929352 DV |
15613 | } else { |
15614 | encoder->base.crtc = NULL; | |
15615 | } | |
15616 | ||
6f2bcceb | 15617 | DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n", |
24929352 | 15618 | encoder->base.base.id, |
8e329a03 | 15619 | encoder->base.name, |
24929352 | 15620 | encoder->base.crtc ? "enabled" : "disabled", |
6f2bcceb | 15621 | pipe_name(pipe)); |
24929352 DV |
15622 | } |
15623 | ||
3a3371ff | 15624 | for_each_intel_connector(dev, connector) { |
24929352 DV |
15625 | if (connector->get_hw_state(connector)) { |
15626 | connector->base.dpms = DRM_MODE_DPMS_ON; | |
24929352 DV |
15627 | connector->base.encoder = &connector->encoder->base; |
15628 | } else { | |
15629 | connector->base.dpms = DRM_MODE_DPMS_OFF; | |
15630 | connector->base.encoder = NULL; | |
15631 | } | |
15632 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n", | |
15633 | connector->base.base.id, | |
c23cc417 | 15634 | connector->base.name, |
24929352 DV |
15635 | connector->base.encoder ? "enabled" : "disabled"); |
15636 | } | |
7f4c6284 VS |
15637 | |
15638 | for_each_intel_crtc(dev, crtc) { | |
15639 | crtc->base.hwmode = crtc->config->base.adjusted_mode; | |
15640 | ||
15641 | memset(&crtc->base.mode, 0, sizeof(crtc->base.mode)); | |
15642 | if (crtc->base.state->active) { | |
15643 | intel_mode_from_pipe_config(&crtc->base.mode, crtc->config); | |
15644 | intel_mode_from_pipe_config(&crtc->base.state->adjusted_mode, crtc->config); | |
15645 | WARN_ON(drm_atomic_set_mode_for_crtc(crtc->base.state, &crtc->base.mode)); | |
15646 | ||
15647 | /* | |
15648 | * The initial mode needs to be set in order to keep | |
15649 | * the atomic core happy. It wants a valid mode if the | |
15650 | * crtc's enabled, so we do the above call. | |
15651 | * | |
15652 | * At this point some state updated by the connectors | |
15653 | * in their ->detect() callback has not run yet, so | |
15654 | * no recalculation can be done yet. | |
15655 | * | |
15656 | * Even if we could do a recalculation and modeset | |
15657 | * right now it would cause a double modeset if | |
15658 | * fbdev or userspace chooses a different initial mode. | |
15659 | * | |
15660 | * If that happens, someone indicated they wanted a | |
15661 | * mode change, which means it's safe to do a full | |
15662 | * recalculation. | |
15663 | */ | |
15664 | crtc->base.state->mode.private_flags = I915_MODE_FLAG_INHERITED; | |
9eca6832 VS |
15665 | |
15666 | drm_calc_timestamping_constants(&crtc->base, &crtc->base.hwmode); | |
15667 | update_scanline_offset(crtc); | |
7f4c6284 VS |
15668 | } |
15669 | } | |
30e984df DV |
15670 | } |
15671 | ||
043e9bda ML |
15672 | /* Scan out the current hw modeset state, |
15673 | * and sanitizes it to the current state | |
15674 | */ | |
15675 | static void | |
15676 | intel_modeset_setup_hw_state(struct drm_device *dev) | |
30e984df DV |
15677 | { |
15678 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15679 | enum pipe pipe; | |
30e984df DV |
15680 | struct intel_crtc *crtc; |
15681 | struct intel_encoder *encoder; | |
35c95375 | 15682 | int i; |
30e984df DV |
15683 | |
15684 | intel_modeset_readout_hw_state(dev); | |
24929352 DV |
15685 | |
15686 | /* HW state is read out, now we need to sanitize this mess. */ | |
b2784e15 | 15687 | for_each_intel_encoder(dev, encoder) { |
24929352 DV |
15688 | intel_sanitize_encoder(encoder); |
15689 | } | |
15690 | ||
055e393f | 15691 | for_each_pipe(dev_priv, pipe) { |
24929352 DV |
15692 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); |
15693 | intel_sanitize_crtc(crtc); | |
6e3c9717 ACO |
15694 | intel_dump_pipe_config(crtc, crtc->config, |
15695 | "[setup_hw_state]"); | |
24929352 | 15696 | } |
9a935856 | 15697 | |
d29b2f9d ACO |
15698 | intel_modeset_update_connector_atomic_state(dev); |
15699 | ||
35c95375 DV |
15700 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
15701 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
15702 | ||
15703 | if (!pll->on || pll->active) | |
15704 | continue; | |
15705 | ||
15706 | DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name); | |
15707 | ||
15708 | pll->disable(dev_priv, pll); | |
15709 | pll->on = false; | |
15710 | } | |
15711 | ||
26e1fe4f | 15712 | if (IS_VALLEYVIEW(dev)) |
6eb1a681 VS |
15713 | vlv_wm_get_hw_state(dev); |
15714 | else if (IS_GEN9(dev)) | |
3078999f PB |
15715 | skl_wm_get_hw_state(dev); |
15716 | else if (HAS_PCH_SPLIT(dev)) | |
243e6a44 | 15717 | ilk_wm_get_hw_state(dev); |
292b990e ML |
15718 | |
15719 | for_each_intel_crtc(dev, crtc) { | |
15720 | unsigned long put_domains; | |
15721 | ||
15722 | put_domains = modeset_get_crtc_power_domains(&crtc->base); | |
15723 | if (WARN_ON(put_domains)) | |
15724 | modeset_put_power_domains(dev_priv, put_domains); | |
15725 | } | |
15726 | intel_display_set_init_power(dev_priv, false); | |
043e9bda | 15727 | } |
7d0bc1ea | 15728 | |
043e9bda ML |
15729 | void intel_display_resume(struct drm_device *dev) |
15730 | { | |
15731 | struct drm_atomic_state *state = drm_atomic_state_alloc(dev); | |
15732 | struct intel_connector *conn; | |
15733 | struct intel_plane *plane; | |
15734 | struct drm_crtc *crtc; | |
15735 | int ret; | |
f30da187 | 15736 | |
043e9bda ML |
15737 | if (!state) |
15738 | return; | |
15739 | ||
15740 | state->acquire_ctx = dev->mode_config.acquire_ctx; | |
15741 | ||
15742 | /* preserve complete old state, including dpll */ | |
15743 | intel_atomic_get_shared_dpll_state(state); | |
15744 | ||
15745 | for_each_crtc(dev, crtc) { | |
15746 | struct drm_crtc_state *crtc_state = | |
15747 | drm_atomic_get_crtc_state(state, crtc); | |
15748 | ||
15749 | ret = PTR_ERR_OR_ZERO(crtc_state); | |
15750 | if (ret) | |
15751 | goto err; | |
15752 | ||
15753 | /* force a restore */ | |
15754 | crtc_state->mode_changed = true; | |
45e2b5f6 | 15755 | } |
8af6cf88 | 15756 | |
043e9bda ML |
15757 | for_each_intel_plane(dev, plane) { |
15758 | ret = PTR_ERR_OR_ZERO(drm_atomic_get_plane_state(state, &plane->base)); | |
15759 | if (ret) | |
15760 | goto err; | |
15761 | } | |
15762 | ||
15763 | for_each_intel_connector(dev, conn) { | |
15764 | ret = PTR_ERR_OR_ZERO(drm_atomic_get_connector_state(state, &conn->base)); | |
15765 | if (ret) | |
15766 | goto err; | |
15767 | } | |
15768 | ||
15769 | intel_modeset_setup_hw_state(dev); | |
15770 | ||
15771 | i915_redisable_vga(dev); | |
74c090b1 | 15772 | ret = drm_atomic_commit(state); |
043e9bda ML |
15773 | if (!ret) |
15774 | return; | |
15775 | ||
15776 | err: | |
15777 | DRM_ERROR("Restoring old state failed with %i\n", ret); | |
15778 | drm_atomic_state_free(state); | |
2c7111db CW |
15779 | } |
15780 | ||
15781 | void intel_modeset_gem_init(struct drm_device *dev) | |
15782 | { | |
484b41dd | 15783 | struct drm_crtc *c; |
2ff8fde1 | 15784 | struct drm_i915_gem_object *obj; |
e0d6149b | 15785 | int ret; |
484b41dd | 15786 | |
ae48434c ID |
15787 | mutex_lock(&dev->struct_mutex); |
15788 | intel_init_gt_powersave(dev); | |
15789 | mutex_unlock(&dev->struct_mutex); | |
15790 | ||
1833b134 | 15791 | intel_modeset_init_hw(dev); |
02e792fb DV |
15792 | |
15793 | intel_setup_overlay(dev); | |
484b41dd JB |
15794 | |
15795 | /* | |
15796 | * Make sure any fbs we allocated at startup are properly | |
15797 | * pinned & fenced. When we do the allocation it's too early | |
15798 | * for this. | |
15799 | */ | |
70e1e0ec | 15800 | for_each_crtc(dev, c) { |
2ff8fde1 MR |
15801 | obj = intel_fb_obj(c->primary->fb); |
15802 | if (obj == NULL) | |
484b41dd JB |
15803 | continue; |
15804 | ||
e0d6149b TU |
15805 | mutex_lock(&dev->struct_mutex); |
15806 | ret = intel_pin_and_fence_fb_obj(c->primary, | |
15807 | c->primary->fb, | |
7580d774 | 15808 | c->primary->state); |
e0d6149b TU |
15809 | mutex_unlock(&dev->struct_mutex); |
15810 | if (ret) { | |
484b41dd JB |
15811 | DRM_ERROR("failed to pin boot fb on pipe %d\n", |
15812 | to_intel_crtc(c)->pipe); | |
66e514c1 DA |
15813 | drm_framebuffer_unreference(c->primary->fb); |
15814 | c->primary->fb = NULL; | |
36750f28 | 15815 | c->primary->crtc = c->primary->state->crtc = NULL; |
afd65eb4 | 15816 | update_state_fb(c->primary); |
36750f28 | 15817 | c->state->plane_mask &= ~(1 << drm_plane_index(c->primary)); |
484b41dd JB |
15818 | } |
15819 | } | |
0962c3c9 VS |
15820 | |
15821 | intel_backlight_register(dev); | |
79e53945 JB |
15822 | } |
15823 | ||
4932e2c3 ID |
15824 | void intel_connector_unregister(struct intel_connector *intel_connector) |
15825 | { | |
15826 | struct drm_connector *connector = &intel_connector->base; | |
15827 | ||
15828 | intel_panel_destroy_backlight(connector); | |
34ea3d38 | 15829 | drm_connector_unregister(connector); |
4932e2c3 ID |
15830 | } |
15831 | ||
79e53945 JB |
15832 | void intel_modeset_cleanup(struct drm_device *dev) |
15833 | { | |
652c393a | 15834 | struct drm_i915_private *dev_priv = dev->dev_private; |
d9255d57 | 15835 | struct drm_connector *connector; |
652c393a | 15836 | |
2eb5252e ID |
15837 | intel_disable_gt_powersave(dev); |
15838 | ||
0962c3c9 VS |
15839 | intel_backlight_unregister(dev); |
15840 | ||
fd0c0642 DV |
15841 | /* |
15842 | * Interrupts and polling as the first thing to avoid creating havoc. | |
2eb5252e | 15843 | * Too much stuff here (turning of connectors, ...) would |
fd0c0642 DV |
15844 | * experience fancy races otherwise. |
15845 | */ | |
2aeb7d3a | 15846 | intel_irq_uninstall(dev_priv); |
eb21b92b | 15847 | |
fd0c0642 DV |
15848 | /* |
15849 | * Due to the hpd irq storm handling the hotplug work can re-arm the | |
15850 | * poll handlers. Hence disable polling after hpd handling is shut down. | |
15851 | */ | |
f87ea761 | 15852 | drm_kms_helper_poll_fini(dev); |
fd0c0642 | 15853 | |
723bfd70 JB |
15854 | intel_unregister_dsm_handler(); |
15855 | ||
7733b49b | 15856 | intel_fbc_disable(dev_priv); |
69341a5e | 15857 | |
1630fe75 CW |
15858 | /* flush any delayed tasks or pending work */ |
15859 | flush_scheduled_work(); | |
15860 | ||
db31af1d JN |
15861 | /* destroy the backlight and sysfs files before encoders/connectors */ |
15862 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
4932e2c3 ID |
15863 | struct intel_connector *intel_connector; |
15864 | ||
15865 | intel_connector = to_intel_connector(connector); | |
15866 | intel_connector->unregister(intel_connector); | |
db31af1d | 15867 | } |
d9255d57 | 15868 | |
79e53945 | 15869 | drm_mode_config_cleanup(dev); |
4d7bb011 DV |
15870 | |
15871 | intel_cleanup_overlay(dev); | |
ae48434c ID |
15872 | |
15873 | mutex_lock(&dev->struct_mutex); | |
15874 | intel_cleanup_gt_powersave(dev); | |
15875 | mutex_unlock(&dev->struct_mutex); | |
79e53945 JB |
15876 | } |
15877 | ||
f1c79df3 ZW |
15878 | /* |
15879 | * Return which encoder is currently attached for connector. | |
15880 | */ | |
df0e9248 | 15881 | struct drm_encoder *intel_best_encoder(struct drm_connector *connector) |
79e53945 | 15882 | { |
df0e9248 CW |
15883 | return &intel_attached_encoder(connector)->base; |
15884 | } | |
f1c79df3 | 15885 | |
df0e9248 CW |
15886 | void intel_connector_attach_encoder(struct intel_connector *connector, |
15887 | struct intel_encoder *encoder) | |
15888 | { | |
15889 | connector->encoder = encoder; | |
15890 | drm_mode_connector_attach_encoder(&connector->base, | |
15891 | &encoder->base); | |
79e53945 | 15892 | } |
28d52043 DA |
15893 | |
15894 | /* | |
15895 | * set vga decode state - true == enable VGA decode | |
15896 | */ | |
15897 | int intel_modeset_vga_set_state(struct drm_device *dev, bool state) | |
15898 | { | |
15899 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a885b3cc | 15900 | unsigned reg = INTEL_INFO(dev)->gen >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL; |
28d52043 DA |
15901 | u16 gmch_ctrl; |
15902 | ||
75fa041d CW |
15903 | if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) { |
15904 | DRM_ERROR("failed to read control word\n"); | |
15905 | return -EIO; | |
15906 | } | |
15907 | ||
c0cc8a55 CW |
15908 | if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state) |
15909 | return 0; | |
15910 | ||
28d52043 DA |
15911 | if (state) |
15912 | gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE; | |
15913 | else | |
15914 | gmch_ctrl |= INTEL_GMCH_VGA_DISABLE; | |
75fa041d CW |
15915 | |
15916 | if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) { | |
15917 | DRM_ERROR("failed to write control word\n"); | |
15918 | return -EIO; | |
15919 | } | |
15920 | ||
28d52043 DA |
15921 | return 0; |
15922 | } | |
c4a1d9e4 | 15923 | |
c4a1d9e4 | 15924 | struct intel_display_error_state { |
ff57f1b0 PZ |
15925 | |
15926 | u32 power_well_driver; | |
15927 | ||
63b66e5b CW |
15928 | int num_transcoders; |
15929 | ||
c4a1d9e4 CW |
15930 | struct intel_cursor_error_state { |
15931 | u32 control; | |
15932 | u32 position; | |
15933 | u32 base; | |
15934 | u32 size; | |
52331309 | 15935 | } cursor[I915_MAX_PIPES]; |
c4a1d9e4 CW |
15936 | |
15937 | struct intel_pipe_error_state { | |
ddf9c536 | 15938 | bool power_domain_on; |
c4a1d9e4 | 15939 | u32 source; |
f301b1e1 | 15940 | u32 stat; |
52331309 | 15941 | } pipe[I915_MAX_PIPES]; |
c4a1d9e4 CW |
15942 | |
15943 | struct intel_plane_error_state { | |
15944 | u32 control; | |
15945 | u32 stride; | |
15946 | u32 size; | |
15947 | u32 pos; | |
15948 | u32 addr; | |
15949 | u32 surface; | |
15950 | u32 tile_offset; | |
52331309 | 15951 | } plane[I915_MAX_PIPES]; |
63b66e5b CW |
15952 | |
15953 | struct intel_transcoder_error_state { | |
ddf9c536 | 15954 | bool power_domain_on; |
63b66e5b CW |
15955 | enum transcoder cpu_transcoder; |
15956 | ||
15957 | u32 conf; | |
15958 | ||
15959 | u32 htotal; | |
15960 | u32 hblank; | |
15961 | u32 hsync; | |
15962 | u32 vtotal; | |
15963 | u32 vblank; | |
15964 | u32 vsync; | |
15965 | } transcoder[4]; | |
c4a1d9e4 CW |
15966 | }; |
15967 | ||
15968 | struct intel_display_error_state * | |
15969 | intel_display_capture_error_state(struct drm_device *dev) | |
15970 | { | |
fbee40df | 15971 | struct drm_i915_private *dev_priv = dev->dev_private; |
c4a1d9e4 | 15972 | struct intel_display_error_state *error; |
63b66e5b CW |
15973 | int transcoders[] = { |
15974 | TRANSCODER_A, | |
15975 | TRANSCODER_B, | |
15976 | TRANSCODER_C, | |
15977 | TRANSCODER_EDP, | |
15978 | }; | |
c4a1d9e4 CW |
15979 | int i; |
15980 | ||
63b66e5b CW |
15981 | if (INTEL_INFO(dev)->num_pipes == 0) |
15982 | return NULL; | |
15983 | ||
9d1cb914 | 15984 | error = kzalloc(sizeof(*error), GFP_ATOMIC); |
c4a1d9e4 CW |
15985 | if (error == NULL) |
15986 | return NULL; | |
15987 | ||
190be112 | 15988 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
ff57f1b0 PZ |
15989 | error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER); |
15990 | ||
055e393f | 15991 | for_each_pipe(dev_priv, i) { |
ddf9c536 | 15992 | error->pipe[i].power_domain_on = |
f458ebbc DV |
15993 | __intel_display_power_is_enabled(dev_priv, |
15994 | POWER_DOMAIN_PIPE(i)); | |
ddf9c536 | 15995 | if (!error->pipe[i].power_domain_on) |
9d1cb914 PZ |
15996 | continue; |
15997 | ||
5efb3e28 VS |
15998 | error->cursor[i].control = I915_READ(CURCNTR(i)); |
15999 | error->cursor[i].position = I915_READ(CURPOS(i)); | |
16000 | error->cursor[i].base = I915_READ(CURBASE(i)); | |
c4a1d9e4 CW |
16001 | |
16002 | error->plane[i].control = I915_READ(DSPCNTR(i)); | |
16003 | error->plane[i].stride = I915_READ(DSPSTRIDE(i)); | |
80ca378b | 16004 | if (INTEL_INFO(dev)->gen <= 3) { |
51889b35 | 16005 | error->plane[i].size = I915_READ(DSPSIZE(i)); |
80ca378b PZ |
16006 | error->plane[i].pos = I915_READ(DSPPOS(i)); |
16007 | } | |
ca291363 PZ |
16008 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
16009 | error->plane[i].addr = I915_READ(DSPADDR(i)); | |
c4a1d9e4 CW |
16010 | if (INTEL_INFO(dev)->gen >= 4) { |
16011 | error->plane[i].surface = I915_READ(DSPSURF(i)); | |
16012 | error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i)); | |
16013 | } | |
16014 | ||
c4a1d9e4 | 16015 | error->pipe[i].source = I915_READ(PIPESRC(i)); |
f301b1e1 | 16016 | |
3abfce77 | 16017 | if (HAS_GMCH_DISPLAY(dev)) |
f301b1e1 | 16018 | error->pipe[i].stat = I915_READ(PIPESTAT(i)); |
63b66e5b CW |
16019 | } |
16020 | ||
16021 | error->num_transcoders = INTEL_INFO(dev)->num_pipes; | |
16022 | if (HAS_DDI(dev_priv->dev)) | |
16023 | error->num_transcoders++; /* Account for eDP. */ | |
16024 | ||
16025 | for (i = 0; i < error->num_transcoders; i++) { | |
16026 | enum transcoder cpu_transcoder = transcoders[i]; | |
16027 | ||
ddf9c536 | 16028 | error->transcoder[i].power_domain_on = |
f458ebbc | 16029 | __intel_display_power_is_enabled(dev_priv, |
38cc1daf | 16030 | POWER_DOMAIN_TRANSCODER(cpu_transcoder)); |
ddf9c536 | 16031 | if (!error->transcoder[i].power_domain_on) |
9d1cb914 PZ |
16032 | continue; |
16033 | ||
63b66e5b CW |
16034 | error->transcoder[i].cpu_transcoder = cpu_transcoder; |
16035 | ||
16036 | error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder)); | |
16037 | error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder)); | |
16038 | error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder)); | |
16039 | error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder)); | |
16040 | error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder)); | |
16041 | error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder)); | |
16042 | error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder)); | |
c4a1d9e4 CW |
16043 | } |
16044 | ||
16045 | return error; | |
16046 | } | |
16047 | ||
edc3d884 MK |
16048 | #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__) |
16049 | ||
c4a1d9e4 | 16050 | void |
edc3d884 | 16051 | intel_display_print_error_state(struct drm_i915_error_state_buf *m, |
c4a1d9e4 CW |
16052 | struct drm_device *dev, |
16053 | struct intel_display_error_state *error) | |
16054 | { | |
055e393f | 16055 | struct drm_i915_private *dev_priv = dev->dev_private; |
c4a1d9e4 CW |
16056 | int i; |
16057 | ||
63b66e5b CW |
16058 | if (!error) |
16059 | return; | |
16060 | ||
edc3d884 | 16061 | err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes); |
190be112 | 16062 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
edc3d884 | 16063 | err_printf(m, "PWR_WELL_CTL2: %08x\n", |
ff57f1b0 | 16064 | error->power_well_driver); |
055e393f | 16065 | for_each_pipe(dev_priv, i) { |
edc3d884 | 16066 | err_printf(m, "Pipe [%d]:\n", i); |
ddf9c536 ID |
16067 | err_printf(m, " Power: %s\n", |
16068 | error->pipe[i].power_domain_on ? "on" : "off"); | |
edc3d884 | 16069 | err_printf(m, " SRC: %08x\n", error->pipe[i].source); |
f301b1e1 | 16070 | err_printf(m, " STAT: %08x\n", error->pipe[i].stat); |
edc3d884 MK |
16071 | |
16072 | err_printf(m, "Plane [%d]:\n", i); | |
16073 | err_printf(m, " CNTR: %08x\n", error->plane[i].control); | |
16074 | err_printf(m, " STRIDE: %08x\n", error->plane[i].stride); | |
80ca378b | 16075 | if (INTEL_INFO(dev)->gen <= 3) { |
edc3d884 MK |
16076 | err_printf(m, " SIZE: %08x\n", error->plane[i].size); |
16077 | err_printf(m, " POS: %08x\n", error->plane[i].pos); | |
80ca378b | 16078 | } |
4b71a570 | 16079 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
edc3d884 | 16080 | err_printf(m, " ADDR: %08x\n", error->plane[i].addr); |
c4a1d9e4 | 16081 | if (INTEL_INFO(dev)->gen >= 4) { |
edc3d884 MK |
16082 | err_printf(m, " SURF: %08x\n", error->plane[i].surface); |
16083 | err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset); | |
c4a1d9e4 CW |
16084 | } |
16085 | ||
edc3d884 MK |
16086 | err_printf(m, "Cursor [%d]:\n", i); |
16087 | err_printf(m, " CNTR: %08x\n", error->cursor[i].control); | |
16088 | err_printf(m, " POS: %08x\n", error->cursor[i].position); | |
16089 | err_printf(m, " BASE: %08x\n", error->cursor[i].base); | |
c4a1d9e4 | 16090 | } |
63b66e5b CW |
16091 | |
16092 | for (i = 0; i < error->num_transcoders; i++) { | |
1cf84bb6 | 16093 | err_printf(m, "CPU transcoder: %c\n", |
63b66e5b | 16094 | transcoder_name(error->transcoder[i].cpu_transcoder)); |
ddf9c536 ID |
16095 | err_printf(m, " Power: %s\n", |
16096 | error->transcoder[i].power_domain_on ? "on" : "off"); | |
63b66e5b CW |
16097 | err_printf(m, " CONF: %08x\n", error->transcoder[i].conf); |
16098 | err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal); | |
16099 | err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank); | |
16100 | err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync); | |
16101 | err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal); | |
16102 | err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank); | |
16103 | err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync); | |
16104 | } | |
c4a1d9e4 | 16105 | } |
e2fcdaa9 VS |
16106 | |
16107 | void intel_modeset_preclose(struct drm_device *dev, struct drm_file *file) | |
16108 | { | |
16109 | struct intel_crtc *crtc; | |
16110 | ||
16111 | for_each_intel_crtc(dev, crtc) { | |
16112 | struct intel_unpin_work *work; | |
e2fcdaa9 | 16113 | |
5e2d7afc | 16114 | spin_lock_irq(&dev->event_lock); |
e2fcdaa9 VS |
16115 | |
16116 | work = crtc->unpin_work; | |
16117 | ||
16118 | if (work && work->event && | |
16119 | work->event->base.file_priv == file) { | |
16120 | kfree(work->event); | |
16121 | work->event = NULL; | |
16122 | } | |
16123 | ||
5e2d7afc | 16124 | spin_unlock_irq(&dev->event_lock); |
e2fcdaa9 VS |
16125 | } |
16126 | } |