]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | */ | |
26 | ||
618563e3 | 27 | #include <linux/dmi.h> |
c1c7af60 JB |
28 | #include <linux/module.h> |
29 | #include <linux/input.h> | |
79e53945 | 30 | #include <linux/i2c.h> |
7662c8bd | 31 | #include <linux/kernel.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
9cce37f4 | 33 | #include <linux/vgaarb.h> |
e0dac65e | 34 | #include <drm/drm_edid.h> |
760285e7 | 35 | #include <drm/drmP.h> |
79e53945 | 36 | #include "intel_drv.h" |
760285e7 | 37 | #include <drm/i915_drm.h> |
79e53945 | 38 | #include "i915_drv.h" |
e5510fac | 39 | #include "i915_trace.h" |
319c1d42 | 40 | #include <drm/drm_atomic.h> |
c196e1d6 | 41 | #include <drm/drm_atomic_helper.h> |
760285e7 DH |
42 | #include <drm/drm_dp_helper.h> |
43 | #include <drm/drm_crtc_helper.h> | |
465c120c MR |
44 | #include <drm/drm_plane_helper.h> |
45 | #include <drm/drm_rect.h> | |
c0f372b3 | 46 | #include <linux/dma_remapping.h> |
fd8e058a AG |
47 | #include <linux/reservation.h> |
48 | #include <linux/dma-buf.h> | |
79e53945 | 49 | |
465c120c | 50 | /* Primary plane formats for gen <= 3 */ |
568db4f2 | 51 | static const uint32_t i8xx_primary_formats[] = { |
67fe7dc5 DL |
52 | DRM_FORMAT_C8, |
53 | DRM_FORMAT_RGB565, | |
465c120c | 54 | DRM_FORMAT_XRGB1555, |
67fe7dc5 | 55 | DRM_FORMAT_XRGB8888, |
465c120c MR |
56 | }; |
57 | ||
58 | /* Primary plane formats for gen >= 4 */ | |
568db4f2 | 59 | static const uint32_t i965_primary_formats[] = { |
6c0fd451 DL |
60 | DRM_FORMAT_C8, |
61 | DRM_FORMAT_RGB565, | |
62 | DRM_FORMAT_XRGB8888, | |
63 | DRM_FORMAT_XBGR8888, | |
64 | DRM_FORMAT_XRGB2101010, | |
65 | DRM_FORMAT_XBGR2101010, | |
66 | }; | |
67 | ||
68 | static const uint32_t skl_primary_formats[] = { | |
67fe7dc5 DL |
69 | DRM_FORMAT_C8, |
70 | DRM_FORMAT_RGB565, | |
71 | DRM_FORMAT_XRGB8888, | |
465c120c | 72 | DRM_FORMAT_XBGR8888, |
67fe7dc5 | 73 | DRM_FORMAT_ARGB8888, |
465c120c MR |
74 | DRM_FORMAT_ABGR8888, |
75 | DRM_FORMAT_XRGB2101010, | |
465c120c | 76 | DRM_FORMAT_XBGR2101010, |
ea916ea0 KM |
77 | DRM_FORMAT_YUYV, |
78 | DRM_FORMAT_YVYU, | |
79 | DRM_FORMAT_UYVY, | |
80 | DRM_FORMAT_VYUY, | |
465c120c MR |
81 | }; |
82 | ||
3d7d6510 MR |
83 | /* Cursor formats */ |
84 | static const uint32_t intel_cursor_formats[] = { | |
85 | DRM_FORMAT_ARGB8888, | |
86 | }; | |
87 | ||
6b383a7f | 88 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on); |
79e53945 | 89 | |
f1f644dc | 90 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 91 | struct intel_crtc_state *pipe_config); |
18442d08 | 92 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
5cec258b | 93 | struct intel_crtc_state *pipe_config); |
f1f644dc | 94 | |
eb1bfe80 JB |
95 | static int intel_framebuffer_init(struct drm_device *dev, |
96 | struct intel_framebuffer *ifb, | |
97 | struct drm_mode_fb_cmd2 *mode_cmd, | |
98 | struct drm_i915_gem_object *obj); | |
5b18e57c DV |
99 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc); |
100 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc); | |
29407aab | 101 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, |
f769cd24 VK |
102 | struct intel_link_m_n *m_n, |
103 | struct intel_link_m_n *m2_n2); | |
29407aab | 104 | static void ironlake_set_pipeconf(struct drm_crtc *crtc); |
229fca97 DV |
105 | static void haswell_set_pipeconf(struct drm_crtc *crtc); |
106 | static void intel_set_pipe_csc(struct drm_crtc *crtc); | |
d288f65f | 107 | static void vlv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 108 | const struct intel_crtc_state *pipe_config); |
d288f65f | 109 | static void chv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 110 | const struct intel_crtc_state *pipe_config); |
613d2b27 ML |
111 | static void intel_begin_crtc_commit(struct drm_crtc *, struct drm_crtc_state *); |
112 | static void intel_finish_crtc_commit(struct drm_crtc *, struct drm_crtc_state *); | |
549e2bfb CK |
113 | static void skl_init_scalers(struct drm_device *dev, struct intel_crtc *intel_crtc, |
114 | struct intel_crtc_state *crtc_state); | |
5ab7b0b7 ID |
115 | static int i9xx_get_refclk(const struct intel_crtc_state *crtc_state, |
116 | int num_connectors); | |
bfd16b2a ML |
117 | static void skylake_pfit_enable(struct intel_crtc *crtc); |
118 | static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force); | |
119 | static void ironlake_pfit_enable(struct intel_crtc *crtc); | |
043e9bda | 120 | static void intel_modeset_setup_hw_state(struct drm_device *dev); |
e7457a9a | 121 | |
79e53945 | 122 | typedef struct { |
0206e353 | 123 | int min, max; |
79e53945 JB |
124 | } intel_range_t; |
125 | ||
126 | typedef struct { | |
0206e353 AJ |
127 | int dot_limit; |
128 | int p2_slow, p2_fast; | |
79e53945 JB |
129 | } intel_p2_t; |
130 | ||
d4906093 ML |
131 | typedef struct intel_limit intel_limit_t; |
132 | struct intel_limit { | |
0206e353 AJ |
133 | intel_range_t dot, vco, n, m, m1, m2, p, p1; |
134 | intel_p2_t p2; | |
d4906093 | 135 | }; |
79e53945 | 136 | |
bfa7df01 VS |
137 | /* returns HPLL frequency in kHz */ |
138 | static int valleyview_get_vco(struct drm_i915_private *dev_priv) | |
139 | { | |
140 | int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 }; | |
141 | ||
142 | /* Obtain SKU information */ | |
143 | mutex_lock(&dev_priv->sb_lock); | |
144 | hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) & | |
145 | CCK_FUSE_HPLL_FREQ_MASK; | |
146 | mutex_unlock(&dev_priv->sb_lock); | |
147 | ||
148 | return vco_freq[hpll_freq] * 1000; | |
149 | } | |
150 | ||
151 | static int vlv_get_cck_clock_hpll(struct drm_i915_private *dev_priv, | |
152 | const char *name, u32 reg) | |
153 | { | |
154 | u32 val; | |
155 | int divider; | |
156 | ||
157 | if (dev_priv->hpll_freq == 0) | |
158 | dev_priv->hpll_freq = valleyview_get_vco(dev_priv); | |
159 | ||
160 | mutex_lock(&dev_priv->sb_lock); | |
161 | val = vlv_cck_read(dev_priv, reg); | |
162 | mutex_unlock(&dev_priv->sb_lock); | |
163 | ||
164 | divider = val & CCK_FREQUENCY_VALUES; | |
165 | ||
166 | WARN((val & CCK_FREQUENCY_STATUS) != | |
167 | (divider << CCK_FREQUENCY_STATUS_SHIFT), | |
168 | "%s change in progress\n", name); | |
169 | ||
170 | return DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, divider + 1); | |
171 | } | |
172 | ||
d2acd215 DV |
173 | int |
174 | intel_pch_rawclk(struct drm_device *dev) | |
175 | { | |
176 | struct drm_i915_private *dev_priv = dev->dev_private; | |
177 | ||
178 | WARN_ON(!HAS_PCH_SPLIT(dev)); | |
179 | ||
180 | return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK; | |
181 | } | |
182 | ||
79e50a4f JN |
183 | /* hrawclock is 1/4 the FSB frequency */ |
184 | int intel_hrawclk(struct drm_device *dev) | |
185 | { | |
186 | struct drm_i915_private *dev_priv = dev->dev_private; | |
187 | uint32_t clkcfg; | |
188 | ||
189 | /* There is no CLKCFG reg in Valleyview. VLV hrawclk is 200 MHz */ | |
190 | if (IS_VALLEYVIEW(dev)) | |
191 | return 200; | |
192 | ||
193 | clkcfg = I915_READ(CLKCFG); | |
194 | switch (clkcfg & CLKCFG_FSB_MASK) { | |
195 | case CLKCFG_FSB_400: | |
196 | return 100; | |
197 | case CLKCFG_FSB_533: | |
198 | return 133; | |
199 | case CLKCFG_FSB_667: | |
200 | return 166; | |
201 | case CLKCFG_FSB_800: | |
202 | return 200; | |
203 | case CLKCFG_FSB_1067: | |
204 | return 266; | |
205 | case CLKCFG_FSB_1333: | |
206 | return 333; | |
207 | /* these two are just a guess; one of them might be right */ | |
208 | case CLKCFG_FSB_1600: | |
209 | case CLKCFG_FSB_1600_ALT: | |
210 | return 400; | |
211 | default: | |
212 | return 133; | |
213 | } | |
214 | } | |
215 | ||
bfa7df01 VS |
216 | static void intel_update_czclk(struct drm_i915_private *dev_priv) |
217 | { | |
218 | if (!IS_VALLEYVIEW(dev_priv)) | |
219 | return; | |
220 | ||
221 | dev_priv->czclk_freq = vlv_get_cck_clock_hpll(dev_priv, "czclk", | |
222 | CCK_CZ_CLOCK_CONTROL); | |
223 | ||
224 | DRM_DEBUG_DRIVER("CZ clock rate: %d kHz\n", dev_priv->czclk_freq); | |
225 | } | |
226 | ||
021357ac CW |
227 | static inline u32 /* units of 100MHz */ |
228 | intel_fdi_link_freq(struct drm_device *dev) | |
229 | { | |
8b99e68c CW |
230 | if (IS_GEN5(dev)) { |
231 | struct drm_i915_private *dev_priv = dev->dev_private; | |
232 | return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2; | |
233 | } else | |
234 | return 27; | |
021357ac CW |
235 | } |
236 | ||
5d536e28 | 237 | static const intel_limit_t intel_limits_i8xx_dac = { |
0206e353 | 238 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 239 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 240 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
241 | .m = { .min = 96, .max = 140 }, |
242 | .m1 = { .min = 18, .max = 26 }, | |
243 | .m2 = { .min = 6, .max = 16 }, | |
244 | .p = { .min = 4, .max = 128 }, | |
245 | .p1 = { .min = 2, .max = 33 }, | |
273e27ca EA |
246 | .p2 = { .dot_limit = 165000, |
247 | .p2_slow = 4, .p2_fast = 2 }, | |
e4b36699 KP |
248 | }; |
249 | ||
5d536e28 DV |
250 | static const intel_limit_t intel_limits_i8xx_dvo = { |
251 | .dot = { .min = 25000, .max = 350000 }, | |
9c333719 | 252 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 253 | .n = { .min = 2, .max = 16 }, |
5d536e28 DV |
254 | .m = { .min = 96, .max = 140 }, |
255 | .m1 = { .min = 18, .max = 26 }, | |
256 | .m2 = { .min = 6, .max = 16 }, | |
257 | .p = { .min = 4, .max = 128 }, | |
258 | .p1 = { .min = 2, .max = 33 }, | |
259 | .p2 = { .dot_limit = 165000, | |
260 | .p2_slow = 4, .p2_fast = 4 }, | |
261 | }; | |
262 | ||
e4b36699 | 263 | static const intel_limit_t intel_limits_i8xx_lvds = { |
0206e353 | 264 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 265 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 266 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
267 | .m = { .min = 96, .max = 140 }, |
268 | .m1 = { .min = 18, .max = 26 }, | |
269 | .m2 = { .min = 6, .max = 16 }, | |
270 | .p = { .min = 4, .max = 128 }, | |
271 | .p1 = { .min = 1, .max = 6 }, | |
273e27ca EA |
272 | .p2 = { .dot_limit = 165000, |
273 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 | 274 | }; |
273e27ca | 275 | |
e4b36699 | 276 | static const intel_limit_t intel_limits_i9xx_sdvo = { |
0206e353 AJ |
277 | .dot = { .min = 20000, .max = 400000 }, |
278 | .vco = { .min = 1400000, .max = 2800000 }, | |
279 | .n = { .min = 1, .max = 6 }, | |
280 | .m = { .min = 70, .max = 120 }, | |
4f7dfb67 PJ |
281 | .m1 = { .min = 8, .max = 18 }, |
282 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
283 | .p = { .min = 5, .max = 80 }, |
284 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
285 | .p2 = { .dot_limit = 200000, |
286 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
287 | }; |
288 | ||
289 | static const intel_limit_t intel_limits_i9xx_lvds = { | |
0206e353 AJ |
290 | .dot = { .min = 20000, .max = 400000 }, |
291 | .vco = { .min = 1400000, .max = 2800000 }, | |
292 | .n = { .min = 1, .max = 6 }, | |
293 | .m = { .min = 70, .max = 120 }, | |
53a7d2d1 PJ |
294 | .m1 = { .min = 8, .max = 18 }, |
295 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
296 | .p = { .min = 7, .max = 98 }, |
297 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
298 | .p2 = { .dot_limit = 112000, |
299 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 KP |
300 | }; |
301 | ||
273e27ca | 302 | |
e4b36699 | 303 | static const intel_limit_t intel_limits_g4x_sdvo = { |
273e27ca EA |
304 | .dot = { .min = 25000, .max = 270000 }, |
305 | .vco = { .min = 1750000, .max = 3500000}, | |
306 | .n = { .min = 1, .max = 4 }, | |
307 | .m = { .min = 104, .max = 138 }, | |
308 | .m1 = { .min = 17, .max = 23 }, | |
309 | .m2 = { .min = 5, .max = 11 }, | |
310 | .p = { .min = 10, .max = 30 }, | |
311 | .p1 = { .min = 1, .max = 3}, | |
312 | .p2 = { .dot_limit = 270000, | |
313 | .p2_slow = 10, | |
314 | .p2_fast = 10 | |
044c7c41 | 315 | }, |
e4b36699 KP |
316 | }; |
317 | ||
318 | static const intel_limit_t intel_limits_g4x_hdmi = { | |
273e27ca EA |
319 | .dot = { .min = 22000, .max = 400000 }, |
320 | .vco = { .min = 1750000, .max = 3500000}, | |
321 | .n = { .min = 1, .max = 4 }, | |
322 | .m = { .min = 104, .max = 138 }, | |
323 | .m1 = { .min = 16, .max = 23 }, | |
324 | .m2 = { .min = 5, .max = 11 }, | |
325 | .p = { .min = 5, .max = 80 }, | |
326 | .p1 = { .min = 1, .max = 8}, | |
327 | .p2 = { .dot_limit = 165000, | |
328 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
329 | }; |
330 | ||
331 | static const intel_limit_t intel_limits_g4x_single_channel_lvds = { | |
273e27ca EA |
332 | .dot = { .min = 20000, .max = 115000 }, |
333 | .vco = { .min = 1750000, .max = 3500000 }, | |
334 | .n = { .min = 1, .max = 3 }, | |
335 | .m = { .min = 104, .max = 138 }, | |
336 | .m1 = { .min = 17, .max = 23 }, | |
337 | .m2 = { .min = 5, .max = 11 }, | |
338 | .p = { .min = 28, .max = 112 }, | |
339 | .p1 = { .min = 2, .max = 8 }, | |
340 | .p2 = { .dot_limit = 0, | |
341 | .p2_slow = 14, .p2_fast = 14 | |
044c7c41 | 342 | }, |
e4b36699 KP |
343 | }; |
344 | ||
345 | static const intel_limit_t intel_limits_g4x_dual_channel_lvds = { | |
273e27ca EA |
346 | .dot = { .min = 80000, .max = 224000 }, |
347 | .vco = { .min = 1750000, .max = 3500000 }, | |
348 | .n = { .min = 1, .max = 3 }, | |
349 | .m = { .min = 104, .max = 138 }, | |
350 | .m1 = { .min = 17, .max = 23 }, | |
351 | .m2 = { .min = 5, .max = 11 }, | |
352 | .p = { .min = 14, .max = 42 }, | |
353 | .p1 = { .min = 2, .max = 6 }, | |
354 | .p2 = { .dot_limit = 0, | |
355 | .p2_slow = 7, .p2_fast = 7 | |
044c7c41 | 356 | }, |
e4b36699 KP |
357 | }; |
358 | ||
f2b115e6 | 359 | static const intel_limit_t intel_limits_pineview_sdvo = { |
0206e353 AJ |
360 | .dot = { .min = 20000, .max = 400000}, |
361 | .vco = { .min = 1700000, .max = 3500000 }, | |
273e27ca | 362 | /* Pineview's Ncounter is a ring counter */ |
0206e353 AJ |
363 | .n = { .min = 3, .max = 6 }, |
364 | .m = { .min = 2, .max = 256 }, | |
273e27ca | 365 | /* Pineview only has one combined m divider, which we treat as m2. */ |
0206e353 AJ |
366 | .m1 = { .min = 0, .max = 0 }, |
367 | .m2 = { .min = 0, .max = 254 }, | |
368 | .p = { .min = 5, .max = 80 }, | |
369 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
370 | .p2 = { .dot_limit = 200000, |
371 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
372 | }; |
373 | ||
f2b115e6 | 374 | static const intel_limit_t intel_limits_pineview_lvds = { |
0206e353 AJ |
375 | .dot = { .min = 20000, .max = 400000 }, |
376 | .vco = { .min = 1700000, .max = 3500000 }, | |
377 | .n = { .min = 3, .max = 6 }, | |
378 | .m = { .min = 2, .max = 256 }, | |
379 | .m1 = { .min = 0, .max = 0 }, | |
380 | .m2 = { .min = 0, .max = 254 }, | |
381 | .p = { .min = 7, .max = 112 }, | |
382 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
383 | .p2 = { .dot_limit = 112000, |
384 | .p2_slow = 14, .p2_fast = 14 }, | |
e4b36699 KP |
385 | }; |
386 | ||
273e27ca EA |
387 | /* Ironlake / Sandybridge |
388 | * | |
389 | * We calculate clock using (register_value + 2) for N/M1/M2, so here | |
390 | * the range value for them is (actual_value - 2). | |
391 | */ | |
b91ad0ec | 392 | static const intel_limit_t intel_limits_ironlake_dac = { |
273e27ca EA |
393 | .dot = { .min = 25000, .max = 350000 }, |
394 | .vco = { .min = 1760000, .max = 3510000 }, | |
395 | .n = { .min = 1, .max = 5 }, | |
396 | .m = { .min = 79, .max = 127 }, | |
397 | .m1 = { .min = 12, .max = 22 }, | |
398 | .m2 = { .min = 5, .max = 9 }, | |
399 | .p = { .min = 5, .max = 80 }, | |
400 | .p1 = { .min = 1, .max = 8 }, | |
401 | .p2 = { .dot_limit = 225000, | |
402 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
403 | }; |
404 | ||
b91ad0ec | 405 | static const intel_limit_t intel_limits_ironlake_single_lvds = { |
273e27ca EA |
406 | .dot = { .min = 25000, .max = 350000 }, |
407 | .vco = { .min = 1760000, .max = 3510000 }, | |
408 | .n = { .min = 1, .max = 3 }, | |
409 | .m = { .min = 79, .max = 118 }, | |
410 | .m1 = { .min = 12, .max = 22 }, | |
411 | .m2 = { .min = 5, .max = 9 }, | |
412 | .p = { .min = 28, .max = 112 }, | |
413 | .p1 = { .min = 2, .max = 8 }, | |
414 | .p2 = { .dot_limit = 225000, | |
415 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
416 | }; |
417 | ||
418 | static const intel_limit_t intel_limits_ironlake_dual_lvds = { | |
273e27ca EA |
419 | .dot = { .min = 25000, .max = 350000 }, |
420 | .vco = { .min = 1760000, .max = 3510000 }, | |
421 | .n = { .min = 1, .max = 3 }, | |
422 | .m = { .min = 79, .max = 127 }, | |
423 | .m1 = { .min = 12, .max = 22 }, | |
424 | .m2 = { .min = 5, .max = 9 }, | |
425 | .p = { .min = 14, .max = 56 }, | |
426 | .p1 = { .min = 2, .max = 8 }, | |
427 | .p2 = { .dot_limit = 225000, | |
428 | .p2_slow = 7, .p2_fast = 7 }, | |
b91ad0ec ZW |
429 | }; |
430 | ||
273e27ca | 431 | /* LVDS 100mhz refclk limits. */ |
b91ad0ec | 432 | static const intel_limit_t intel_limits_ironlake_single_lvds_100m = { |
273e27ca EA |
433 | .dot = { .min = 25000, .max = 350000 }, |
434 | .vco = { .min = 1760000, .max = 3510000 }, | |
435 | .n = { .min = 1, .max = 2 }, | |
436 | .m = { .min = 79, .max = 126 }, | |
437 | .m1 = { .min = 12, .max = 22 }, | |
438 | .m2 = { .min = 5, .max = 9 }, | |
439 | .p = { .min = 28, .max = 112 }, | |
0206e353 | 440 | .p1 = { .min = 2, .max = 8 }, |
273e27ca EA |
441 | .p2 = { .dot_limit = 225000, |
442 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
443 | }; |
444 | ||
445 | static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = { | |
273e27ca EA |
446 | .dot = { .min = 25000, .max = 350000 }, |
447 | .vco = { .min = 1760000, .max = 3510000 }, | |
448 | .n = { .min = 1, .max = 3 }, | |
449 | .m = { .min = 79, .max = 126 }, | |
450 | .m1 = { .min = 12, .max = 22 }, | |
451 | .m2 = { .min = 5, .max = 9 }, | |
452 | .p = { .min = 14, .max = 42 }, | |
0206e353 | 453 | .p1 = { .min = 2, .max = 6 }, |
273e27ca EA |
454 | .p2 = { .dot_limit = 225000, |
455 | .p2_slow = 7, .p2_fast = 7 }, | |
4547668a ZY |
456 | }; |
457 | ||
dc730512 | 458 | static const intel_limit_t intel_limits_vlv = { |
f01b7962 VS |
459 | /* |
460 | * These are the data rate limits (measured in fast clocks) | |
461 | * since those are the strictest limits we have. The fast | |
462 | * clock and actual rate limits are more relaxed, so checking | |
463 | * them would make no difference. | |
464 | */ | |
465 | .dot = { .min = 25000 * 5, .max = 270000 * 5 }, | |
75e53986 | 466 | .vco = { .min = 4000000, .max = 6000000 }, |
a0c4da24 | 467 | .n = { .min = 1, .max = 7 }, |
a0c4da24 JB |
468 | .m1 = { .min = 2, .max = 3 }, |
469 | .m2 = { .min = 11, .max = 156 }, | |
b99ab663 | 470 | .p1 = { .min = 2, .max = 3 }, |
5fdc9c49 | 471 | .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */ |
a0c4da24 JB |
472 | }; |
473 | ||
ef9348c8 CML |
474 | static const intel_limit_t intel_limits_chv = { |
475 | /* | |
476 | * These are the data rate limits (measured in fast clocks) | |
477 | * since those are the strictest limits we have. The fast | |
478 | * clock and actual rate limits are more relaxed, so checking | |
479 | * them would make no difference. | |
480 | */ | |
481 | .dot = { .min = 25000 * 5, .max = 540000 * 5}, | |
17fe1021 | 482 | .vco = { .min = 4800000, .max = 6480000 }, |
ef9348c8 CML |
483 | .n = { .min = 1, .max = 1 }, |
484 | .m1 = { .min = 2, .max = 2 }, | |
485 | .m2 = { .min = 24 << 22, .max = 175 << 22 }, | |
486 | .p1 = { .min = 2, .max = 4 }, | |
487 | .p2 = { .p2_slow = 1, .p2_fast = 14 }, | |
488 | }; | |
489 | ||
5ab7b0b7 ID |
490 | static const intel_limit_t intel_limits_bxt = { |
491 | /* FIXME: find real dot limits */ | |
492 | .dot = { .min = 0, .max = INT_MAX }, | |
e6292556 | 493 | .vco = { .min = 4800000, .max = 6700000 }, |
5ab7b0b7 ID |
494 | .n = { .min = 1, .max = 1 }, |
495 | .m1 = { .min = 2, .max = 2 }, | |
496 | /* FIXME: find real m2 limits */ | |
497 | .m2 = { .min = 2 << 22, .max = 255 << 22 }, | |
498 | .p1 = { .min = 2, .max = 4 }, | |
499 | .p2 = { .p2_slow = 1, .p2_fast = 20 }, | |
500 | }; | |
501 | ||
cdba954e ACO |
502 | static bool |
503 | needs_modeset(struct drm_crtc_state *state) | |
504 | { | |
fc596660 | 505 | return drm_atomic_crtc_needs_modeset(state); |
cdba954e ACO |
506 | } |
507 | ||
e0638cdf PZ |
508 | /** |
509 | * Returns whether any output on the specified pipe is of the specified type | |
510 | */ | |
4093561b | 511 | bool intel_pipe_has_type(struct intel_crtc *crtc, enum intel_output_type type) |
e0638cdf | 512 | { |
409ee761 | 513 | struct drm_device *dev = crtc->base.dev; |
e0638cdf PZ |
514 | struct intel_encoder *encoder; |
515 | ||
409ee761 | 516 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) |
e0638cdf PZ |
517 | if (encoder->type == type) |
518 | return true; | |
519 | ||
520 | return false; | |
521 | } | |
522 | ||
d0737e1d ACO |
523 | /** |
524 | * Returns whether any output on the specified pipe will have the specified | |
525 | * type after a staged modeset is complete, i.e., the same as | |
526 | * intel_pipe_has_type() but looking at encoder->new_crtc instead of | |
527 | * encoder->crtc. | |
528 | */ | |
a93e255f ACO |
529 | static bool intel_pipe_will_have_type(const struct intel_crtc_state *crtc_state, |
530 | int type) | |
d0737e1d | 531 | { |
a93e255f | 532 | struct drm_atomic_state *state = crtc_state->base.state; |
da3ced29 | 533 | struct drm_connector *connector; |
a93e255f | 534 | struct drm_connector_state *connector_state; |
d0737e1d | 535 | struct intel_encoder *encoder; |
a93e255f ACO |
536 | int i, num_connectors = 0; |
537 | ||
da3ced29 | 538 | for_each_connector_in_state(state, connector, connector_state, i) { |
a93e255f ACO |
539 | if (connector_state->crtc != crtc_state->base.crtc) |
540 | continue; | |
541 | ||
542 | num_connectors++; | |
d0737e1d | 543 | |
a93e255f ACO |
544 | encoder = to_intel_encoder(connector_state->best_encoder); |
545 | if (encoder->type == type) | |
d0737e1d | 546 | return true; |
a93e255f ACO |
547 | } |
548 | ||
549 | WARN_ON(num_connectors == 0); | |
d0737e1d ACO |
550 | |
551 | return false; | |
552 | } | |
553 | ||
a93e255f ACO |
554 | static const intel_limit_t * |
555 | intel_ironlake_limit(struct intel_crtc_state *crtc_state, int refclk) | |
2c07245f | 556 | { |
a93e255f | 557 | struct drm_device *dev = crtc_state->base.crtc->dev; |
2c07245f | 558 | const intel_limit_t *limit; |
b91ad0ec | 559 | |
a93e255f | 560 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
1974cad0 | 561 | if (intel_is_dual_link_lvds(dev)) { |
1b894b59 | 562 | if (refclk == 100000) |
b91ad0ec ZW |
563 | limit = &intel_limits_ironlake_dual_lvds_100m; |
564 | else | |
565 | limit = &intel_limits_ironlake_dual_lvds; | |
566 | } else { | |
1b894b59 | 567 | if (refclk == 100000) |
b91ad0ec ZW |
568 | limit = &intel_limits_ironlake_single_lvds_100m; |
569 | else | |
570 | limit = &intel_limits_ironlake_single_lvds; | |
571 | } | |
c6bb3538 | 572 | } else |
b91ad0ec | 573 | limit = &intel_limits_ironlake_dac; |
2c07245f ZW |
574 | |
575 | return limit; | |
576 | } | |
577 | ||
a93e255f ACO |
578 | static const intel_limit_t * |
579 | intel_g4x_limit(struct intel_crtc_state *crtc_state) | |
044c7c41 | 580 | { |
a93e255f | 581 | struct drm_device *dev = crtc_state->base.crtc->dev; |
044c7c41 ML |
582 | const intel_limit_t *limit; |
583 | ||
a93e255f | 584 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
1974cad0 | 585 | if (intel_is_dual_link_lvds(dev)) |
e4b36699 | 586 | limit = &intel_limits_g4x_dual_channel_lvds; |
044c7c41 | 587 | else |
e4b36699 | 588 | limit = &intel_limits_g4x_single_channel_lvds; |
a93e255f ACO |
589 | } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_HDMI) || |
590 | intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_ANALOG)) { | |
e4b36699 | 591 | limit = &intel_limits_g4x_hdmi; |
a93e255f | 592 | } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_SDVO)) { |
e4b36699 | 593 | limit = &intel_limits_g4x_sdvo; |
044c7c41 | 594 | } else /* The option is for other outputs */ |
e4b36699 | 595 | limit = &intel_limits_i9xx_sdvo; |
044c7c41 ML |
596 | |
597 | return limit; | |
598 | } | |
599 | ||
a93e255f ACO |
600 | static const intel_limit_t * |
601 | intel_limit(struct intel_crtc_state *crtc_state, int refclk) | |
79e53945 | 602 | { |
a93e255f | 603 | struct drm_device *dev = crtc_state->base.crtc->dev; |
79e53945 JB |
604 | const intel_limit_t *limit; |
605 | ||
5ab7b0b7 ID |
606 | if (IS_BROXTON(dev)) |
607 | limit = &intel_limits_bxt; | |
608 | else if (HAS_PCH_SPLIT(dev)) | |
a93e255f | 609 | limit = intel_ironlake_limit(crtc_state, refclk); |
2c07245f | 610 | else if (IS_G4X(dev)) { |
a93e255f | 611 | limit = intel_g4x_limit(crtc_state); |
f2b115e6 | 612 | } else if (IS_PINEVIEW(dev)) { |
a93e255f | 613 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) |
f2b115e6 | 614 | limit = &intel_limits_pineview_lvds; |
2177832f | 615 | else |
f2b115e6 | 616 | limit = &intel_limits_pineview_sdvo; |
ef9348c8 CML |
617 | } else if (IS_CHERRYVIEW(dev)) { |
618 | limit = &intel_limits_chv; | |
a0c4da24 | 619 | } else if (IS_VALLEYVIEW(dev)) { |
dc730512 | 620 | limit = &intel_limits_vlv; |
a6c45cf0 | 621 | } else if (!IS_GEN2(dev)) { |
a93e255f | 622 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) |
a6c45cf0 CW |
623 | limit = &intel_limits_i9xx_lvds; |
624 | else | |
625 | limit = &intel_limits_i9xx_sdvo; | |
79e53945 | 626 | } else { |
a93e255f | 627 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) |
e4b36699 | 628 | limit = &intel_limits_i8xx_lvds; |
a93e255f | 629 | else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_DVO)) |
e4b36699 | 630 | limit = &intel_limits_i8xx_dvo; |
5d536e28 DV |
631 | else |
632 | limit = &intel_limits_i8xx_dac; | |
79e53945 JB |
633 | } |
634 | return limit; | |
635 | } | |
636 | ||
dccbea3b ID |
637 | /* |
638 | * Platform specific helpers to calculate the port PLL loopback- (clock.m), | |
639 | * and post-divider (clock.p) values, pre- (clock.vco) and post-divided fast | |
640 | * (clock.dot) clock rates. This fast dot clock is fed to the port's IO logic. | |
641 | * The helpers' return value is the rate of the clock that is fed to the | |
642 | * display engine's pipe which can be the above fast dot clock rate or a | |
643 | * divided-down version of it. | |
644 | */ | |
f2b115e6 | 645 | /* m1 is reserved as 0 in Pineview, n is a ring counter */ |
dccbea3b | 646 | static int pnv_calc_dpll_params(int refclk, intel_clock_t *clock) |
79e53945 | 647 | { |
2177832f SL |
648 | clock->m = clock->m2 + 2; |
649 | clock->p = clock->p1 * clock->p2; | |
ed5ca77e | 650 | if (WARN_ON(clock->n == 0 || clock->p == 0)) |
dccbea3b | 651 | return 0; |
fb03ac01 VS |
652 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
653 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
654 | |
655 | return clock->dot; | |
2177832f SL |
656 | } |
657 | ||
7429e9d4 DV |
658 | static uint32_t i9xx_dpll_compute_m(struct dpll *dpll) |
659 | { | |
660 | return 5 * (dpll->m1 + 2) + (dpll->m2 + 2); | |
661 | } | |
662 | ||
dccbea3b | 663 | static int i9xx_calc_dpll_params(int refclk, intel_clock_t *clock) |
2177832f | 664 | { |
7429e9d4 | 665 | clock->m = i9xx_dpll_compute_m(clock); |
79e53945 | 666 | clock->p = clock->p1 * clock->p2; |
ed5ca77e | 667 | if (WARN_ON(clock->n + 2 == 0 || clock->p == 0)) |
dccbea3b | 668 | return 0; |
fb03ac01 VS |
669 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2); |
670 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
671 | |
672 | return clock->dot; | |
79e53945 JB |
673 | } |
674 | ||
dccbea3b | 675 | static int vlv_calc_dpll_params(int refclk, intel_clock_t *clock) |
589eca67 ID |
676 | { |
677 | clock->m = clock->m1 * clock->m2; | |
678 | clock->p = clock->p1 * clock->p2; | |
679 | if (WARN_ON(clock->n == 0 || clock->p == 0)) | |
dccbea3b | 680 | return 0; |
589eca67 ID |
681 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
682 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
683 | |
684 | return clock->dot / 5; | |
589eca67 ID |
685 | } |
686 | ||
dccbea3b | 687 | int chv_calc_dpll_params(int refclk, intel_clock_t *clock) |
ef9348c8 CML |
688 | { |
689 | clock->m = clock->m1 * clock->m2; | |
690 | clock->p = clock->p1 * clock->p2; | |
691 | if (WARN_ON(clock->n == 0 || clock->p == 0)) | |
dccbea3b | 692 | return 0; |
ef9348c8 CML |
693 | clock->vco = DIV_ROUND_CLOSEST_ULL((uint64_t)refclk * clock->m, |
694 | clock->n << 22); | |
695 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
696 | |
697 | return clock->dot / 5; | |
ef9348c8 CML |
698 | } |
699 | ||
7c04d1d9 | 700 | #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0) |
79e53945 JB |
701 | /** |
702 | * Returns whether the given set of divisors are valid for a given refclk with | |
703 | * the given connectors. | |
704 | */ | |
705 | ||
1b894b59 CW |
706 | static bool intel_PLL_is_valid(struct drm_device *dev, |
707 | const intel_limit_t *limit, | |
708 | const intel_clock_t *clock) | |
79e53945 | 709 | { |
f01b7962 VS |
710 | if (clock->n < limit->n.min || limit->n.max < clock->n) |
711 | INTELPllInvalid("n out of range\n"); | |
79e53945 | 712 | if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) |
0206e353 | 713 | INTELPllInvalid("p1 out of range\n"); |
79e53945 | 714 | if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) |
0206e353 | 715 | INTELPllInvalid("m2 out of range\n"); |
79e53945 | 716 | if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) |
0206e353 | 717 | INTELPllInvalid("m1 out of range\n"); |
f01b7962 | 718 | |
5ab7b0b7 | 719 | if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev) && !IS_BROXTON(dev)) |
f01b7962 VS |
720 | if (clock->m1 <= clock->m2) |
721 | INTELPllInvalid("m1 <= m2\n"); | |
722 | ||
5ab7b0b7 | 723 | if (!IS_VALLEYVIEW(dev) && !IS_BROXTON(dev)) { |
f01b7962 VS |
724 | if (clock->p < limit->p.min || limit->p.max < clock->p) |
725 | INTELPllInvalid("p out of range\n"); | |
726 | if (clock->m < limit->m.min || limit->m.max < clock->m) | |
727 | INTELPllInvalid("m out of range\n"); | |
728 | } | |
729 | ||
79e53945 | 730 | if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) |
0206e353 | 731 | INTELPllInvalid("vco out of range\n"); |
79e53945 JB |
732 | /* XXX: We may need to be checking "Dot clock" depending on the multiplier, |
733 | * connector, etc., rather than just a single range. | |
734 | */ | |
735 | if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) | |
0206e353 | 736 | INTELPllInvalid("dot out of range\n"); |
79e53945 JB |
737 | |
738 | return true; | |
739 | } | |
740 | ||
3b1429d9 VS |
741 | static int |
742 | i9xx_select_p2_div(const intel_limit_t *limit, | |
743 | const struct intel_crtc_state *crtc_state, | |
744 | int target) | |
79e53945 | 745 | { |
3b1429d9 | 746 | struct drm_device *dev = crtc_state->base.crtc->dev; |
79e53945 | 747 | |
a93e255f | 748 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
79e53945 | 749 | /* |
a210b028 DV |
750 | * For LVDS just rely on its current settings for dual-channel. |
751 | * We haven't figured out how to reliably set up different | |
752 | * single/dual channel state, if we even can. | |
79e53945 | 753 | */ |
1974cad0 | 754 | if (intel_is_dual_link_lvds(dev)) |
3b1429d9 | 755 | return limit->p2.p2_fast; |
79e53945 | 756 | else |
3b1429d9 | 757 | return limit->p2.p2_slow; |
79e53945 JB |
758 | } else { |
759 | if (target < limit->p2.dot_limit) | |
3b1429d9 | 760 | return limit->p2.p2_slow; |
79e53945 | 761 | else |
3b1429d9 | 762 | return limit->p2.p2_fast; |
79e53945 | 763 | } |
3b1429d9 VS |
764 | } |
765 | ||
766 | static bool | |
767 | i9xx_find_best_dpll(const intel_limit_t *limit, | |
768 | struct intel_crtc_state *crtc_state, | |
769 | int target, int refclk, intel_clock_t *match_clock, | |
770 | intel_clock_t *best_clock) | |
771 | { | |
772 | struct drm_device *dev = crtc_state->base.crtc->dev; | |
773 | intel_clock_t clock; | |
774 | int err = target; | |
79e53945 | 775 | |
0206e353 | 776 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 777 | |
3b1429d9 VS |
778 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); |
779 | ||
42158660 ZY |
780 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
781 | clock.m1++) { | |
782 | for (clock.m2 = limit->m2.min; | |
783 | clock.m2 <= limit->m2.max; clock.m2++) { | |
c0efc387 | 784 | if (clock.m2 >= clock.m1) |
42158660 ZY |
785 | break; |
786 | for (clock.n = limit->n.min; | |
787 | clock.n <= limit->n.max; clock.n++) { | |
788 | for (clock.p1 = limit->p1.min; | |
789 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
790 | int this_err; |
791 | ||
dccbea3b | 792 | i9xx_calc_dpll_params(refclk, &clock); |
ac58c3f0 DV |
793 | if (!intel_PLL_is_valid(dev, limit, |
794 | &clock)) | |
795 | continue; | |
796 | if (match_clock && | |
797 | clock.p != match_clock->p) | |
798 | continue; | |
799 | ||
800 | this_err = abs(clock.dot - target); | |
801 | if (this_err < err) { | |
802 | *best_clock = clock; | |
803 | err = this_err; | |
804 | } | |
805 | } | |
806 | } | |
807 | } | |
808 | } | |
809 | ||
810 | return (err != target); | |
811 | } | |
812 | ||
813 | static bool | |
a93e255f ACO |
814 | pnv_find_best_dpll(const intel_limit_t *limit, |
815 | struct intel_crtc_state *crtc_state, | |
ee9300bb DV |
816 | int target, int refclk, intel_clock_t *match_clock, |
817 | intel_clock_t *best_clock) | |
79e53945 | 818 | { |
3b1429d9 | 819 | struct drm_device *dev = crtc_state->base.crtc->dev; |
79e53945 | 820 | intel_clock_t clock; |
79e53945 JB |
821 | int err = target; |
822 | ||
0206e353 | 823 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 824 | |
3b1429d9 VS |
825 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); |
826 | ||
42158660 ZY |
827 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
828 | clock.m1++) { | |
829 | for (clock.m2 = limit->m2.min; | |
830 | clock.m2 <= limit->m2.max; clock.m2++) { | |
42158660 ZY |
831 | for (clock.n = limit->n.min; |
832 | clock.n <= limit->n.max; clock.n++) { | |
833 | for (clock.p1 = limit->p1.min; | |
834 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
835 | int this_err; |
836 | ||
dccbea3b | 837 | pnv_calc_dpll_params(refclk, &clock); |
1b894b59 CW |
838 | if (!intel_PLL_is_valid(dev, limit, |
839 | &clock)) | |
79e53945 | 840 | continue; |
cec2f356 SP |
841 | if (match_clock && |
842 | clock.p != match_clock->p) | |
843 | continue; | |
79e53945 JB |
844 | |
845 | this_err = abs(clock.dot - target); | |
846 | if (this_err < err) { | |
847 | *best_clock = clock; | |
848 | err = this_err; | |
849 | } | |
850 | } | |
851 | } | |
852 | } | |
853 | } | |
854 | ||
855 | return (err != target); | |
856 | } | |
857 | ||
d4906093 | 858 | static bool |
a93e255f ACO |
859 | g4x_find_best_dpll(const intel_limit_t *limit, |
860 | struct intel_crtc_state *crtc_state, | |
ee9300bb DV |
861 | int target, int refclk, intel_clock_t *match_clock, |
862 | intel_clock_t *best_clock) | |
d4906093 | 863 | { |
3b1429d9 | 864 | struct drm_device *dev = crtc_state->base.crtc->dev; |
d4906093 ML |
865 | intel_clock_t clock; |
866 | int max_n; | |
3b1429d9 | 867 | bool found = false; |
6ba770dc AJ |
868 | /* approximately equals target * 0.00585 */ |
869 | int err_most = (target >> 8) + (target >> 9); | |
d4906093 ML |
870 | |
871 | memset(best_clock, 0, sizeof(*best_clock)); | |
3b1429d9 VS |
872 | |
873 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); | |
874 | ||
d4906093 | 875 | max_n = limit->n.max; |
f77f13e2 | 876 | /* based on hardware requirement, prefer smaller n to precision */ |
d4906093 | 877 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
f77f13e2 | 878 | /* based on hardware requirement, prefere larger m1,m2 */ |
d4906093 ML |
879 | for (clock.m1 = limit->m1.max; |
880 | clock.m1 >= limit->m1.min; clock.m1--) { | |
881 | for (clock.m2 = limit->m2.max; | |
882 | clock.m2 >= limit->m2.min; clock.m2--) { | |
883 | for (clock.p1 = limit->p1.max; | |
884 | clock.p1 >= limit->p1.min; clock.p1--) { | |
885 | int this_err; | |
886 | ||
dccbea3b | 887 | i9xx_calc_dpll_params(refclk, &clock); |
1b894b59 CW |
888 | if (!intel_PLL_is_valid(dev, limit, |
889 | &clock)) | |
d4906093 | 890 | continue; |
1b894b59 CW |
891 | |
892 | this_err = abs(clock.dot - target); | |
d4906093 ML |
893 | if (this_err < err_most) { |
894 | *best_clock = clock; | |
895 | err_most = this_err; | |
896 | max_n = clock.n; | |
897 | found = true; | |
898 | } | |
899 | } | |
900 | } | |
901 | } | |
902 | } | |
2c07245f ZW |
903 | return found; |
904 | } | |
905 | ||
d5dd62bd ID |
906 | /* |
907 | * Check if the calculated PLL configuration is more optimal compared to the | |
908 | * best configuration and error found so far. Return the calculated error. | |
909 | */ | |
910 | static bool vlv_PLL_is_optimal(struct drm_device *dev, int target_freq, | |
911 | const intel_clock_t *calculated_clock, | |
912 | const intel_clock_t *best_clock, | |
913 | unsigned int best_error_ppm, | |
914 | unsigned int *error_ppm) | |
915 | { | |
9ca3ba01 ID |
916 | /* |
917 | * For CHV ignore the error and consider only the P value. | |
918 | * Prefer a bigger P value based on HW requirements. | |
919 | */ | |
920 | if (IS_CHERRYVIEW(dev)) { | |
921 | *error_ppm = 0; | |
922 | ||
923 | return calculated_clock->p > best_clock->p; | |
924 | } | |
925 | ||
24be4e46 ID |
926 | if (WARN_ON_ONCE(!target_freq)) |
927 | return false; | |
928 | ||
d5dd62bd ID |
929 | *error_ppm = div_u64(1000000ULL * |
930 | abs(target_freq - calculated_clock->dot), | |
931 | target_freq); | |
932 | /* | |
933 | * Prefer a better P value over a better (smaller) error if the error | |
934 | * is small. Ensure this preference for future configurations too by | |
935 | * setting the error to 0. | |
936 | */ | |
937 | if (*error_ppm < 100 && calculated_clock->p > best_clock->p) { | |
938 | *error_ppm = 0; | |
939 | ||
940 | return true; | |
941 | } | |
942 | ||
943 | return *error_ppm + 10 < best_error_ppm; | |
944 | } | |
945 | ||
a0c4da24 | 946 | static bool |
a93e255f ACO |
947 | vlv_find_best_dpll(const intel_limit_t *limit, |
948 | struct intel_crtc_state *crtc_state, | |
ee9300bb DV |
949 | int target, int refclk, intel_clock_t *match_clock, |
950 | intel_clock_t *best_clock) | |
a0c4da24 | 951 | { |
a93e255f | 952 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); |
a919ff14 | 953 | struct drm_device *dev = crtc->base.dev; |
6b4bf1c4 | 954 | intel_clock_t clock; |
69e4f900 | 955 | unsigned int bestppm = 1000000; |
27e639bf VS |
956 | /* min update 19.2 MHz */ |
957 | int max_n = min(limit->n.max, refclk / 19200); | |
49e497ef | 958 | bool found = false; |
a0c4da24 | 959 | |
6b4bf1c4 VS |
960 | target *= 5; /* fast clock */ |
961 | ||
962 | memset(best_clock, 0, sizeof(*best_clock)); | |
a0c4da24 JB |
963 | |
964 | /* based on hardware requirement, prefer smaller n to precision */ | |
27e639bf | 965 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
811bbf05 | 966 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { |
889059d8 | 967 | for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow; |
c1a9ae43 | 968 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { |
6b4bf1c4 | 969 | clock.p = clock.p1 * clock.p2; |
a0c4da24 | 970 | /* based on hardware requirement, prefer bigger m1,m2 values */ |
6b4bf1c4 | 971 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) { |
d5dd62bd | 972 | unsigned int ppm; |
69e4f900 | 973 | |
6b4bf1c4 VS |
974 | clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n, |
975 | refclk * clock.m1); | |
976 | ||
dccbea3b | 977 | vlv_calc_dpll_params(refclk, &clock); |
43b0ac53 | 978 | |
f01b7962 VS |
979 | if (!intel_PLL_is_valid(dev, limit, |
980 | &clock)) | |
43b0ac53 VS |
981 | continue; |
982 | ||
d5dd62bd ID |
983 | if (!vlv_PLL_is_optimal(dev, target, |
984 | &clock, | |
985 | best_clock, | |
986 | bestppm, &ppm)) | |
987 | continue; | |
6b4bf1c4 | 988 | |
d5dd62bd ID |
989 | *best_clock = clock; |
990 | bestppm = ppm; | |
991 | found = true; | |
a0c4da24 JB |
992 | } |
993 | } | |
994 | } | |
995 | } | |
a0c4da24 | 996 | |
49e497ef | 997 | return found; |
a0c4da24 | 998 | } |
a4fc5ed6 | 999 | |
ef9348c8 | 1000 | static bool |
a93e255f ACO |
1001 | chv_find_best_dpll(const intel_limit_t *limit, |
1002 | struct intel_crtc_state *crtc_state, | |
ef9348c8 CML |
1003 | int target, int refclk, intel_clock_t *match_clock, |
1004 | intel_clock_t *best_clock) | |
1005 | { | |
a93e255f | 1006 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); |
a919ff14 | 1007 | struct drm_device *dev = crtc->base.dev; |
9ca3ba01 | 1008 | unsigned int best_error_ppm; |
ef9348c8 CML |
1009 | intel_clock_t clock; |
1010 | uint64_t m2; | |
1011 | int found = false; | |
1012 | ||
1013 | memset(best_clock, 0, sizeof(*best_clock)); | |
9ca3ba01 | 1014 | best_error_ppm = 1000000; |
ef9348c8 CML |
1015 | |
1016 | /* | |
1017 | * Based on hardware doc, the n always set to 1, and m1 always | |
1018 | * set to 2. If requires to support 200Mhz refclk, we need to | |
1019 | * revisit this because n may not 1 anymore. | |
1020 | */ | |
1021 | clock.n = 1, clock.m1 = 2; | |
1022 | target *= 5; /* fast clock */ | |
1023 | ||
1024 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { | |
1025 | for (clock.p2 = limit->p2.p2_fast; | |
1026 | clock.p2 >= limit->p2.p2_slow; | |
1027 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { | |
9ca3ba01 | 1028 | unsigned int error_ppm; |
ef9348c8 CML |
1029 | |
1030 | clock.p = clock.p1 * clock.p2; | |
1031 | ||
1032 | m2 = DIV_ROUND_CLOSEST_ULL(((uint64_t)target * clock.p * | |
1033 | clock.n) << 22, refclk * clock.m1); | |
1034 | ||
1035 | if (m2 > INT_MAX/clock.m1) | |
1036 | continue; | |
1037 | ||
1038 | clock.m2 = m2; | |
1039 | ||
dccbea3b | 1040 | chv_calc_dpll_params(refclk, &clock); |
ef9348c8 CML |
1041 | |
1042 | if (!intel_PLL_is_valid(dev, limit, &clock)) | |
1043 | continue; | |
1044 | ||
9ca3ba01 ID |
1045 | if (!vlv_PLL_is_optimal(dev, target, &clock, best_clock, |
1046 | best_error_ppm, &error_ppm)) | |
1047 | continue; | |
1048 | ||
1049 | *best_clock = clock; | |
1050 | best_error_ppm = error_ppm; | |
1051 | found = true; | |
ef9348c8 CML |
1052 | } |
1053 | } | |
1054 | ||
1055 | return found; | |
1056 | } | |
1057 | ||
5ab7b0b7 ID |
1058 | bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock, |
1059 | intel_clock_t *best_clock) | |
1060 | { | |
1061 | int refclk = i9xx_get_refclk(crtc_state, 0); | |
1062 | ||
1063 | return chv_find_best_dpll(intel_limit(crtc_state, refclk), crtc_state, | |
1064 | target_clock, refclk, NULL, best_clock); | |
1065 | } | |
1066 | ||
20ddf665 VS |
1067 | bool intel_crtc_active(struct drm_crtc *crtc) |
1068 | { | |
1069 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1070 | ||
1071 | /* Be paranoid as we can arrive here with only partial | |
1072 | * state retrieved from the hardware during setup. | |
1073 | * | |
241bfc38 | 1074 | * We can ditch the adjusted_mode.crtc_clock check as soon |
20ddf665 VS |
1075 | * as Haswell has gained clock readout/fastboot support. |
1076 | * | |
66e514c1 | 1077 | * We can ditch the crtc->primary->fb check as soon as we can |
20ddf665 | 1078 | * properly reconstruct framebuffers. |
c3d1f436 MR |
1079 | * |
1080 | * FIXME: The intel_crtc->active here should be switched to | |
1081 | * crtc->state->active once we have proper CRTC states wired up | |
1082 | * for atomic. | |
20ddf665 | 1083 | */ |
c3d1f436 | 1084 | return intel_crtc->active && crtc->primary->state->fb && |
6e3c9717 | 1085 | intel_crtc->config->base.adjusted_mode.crtc_clock; |
20ddf665 VS |
1086 | } |
1087 | ||
a5c961d1 PZ |
1088 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
1089 | enum pipe pipe) | |
1090 | { | |
1091 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
1092 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1093 | ||
6e3c9717 | 1094 | return intel_crtc->config->cpu_transcoder; |
a5c961d1 PZ |
1095 | } |
1096 | ||
fbf49ea2 VS |
1097 | static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe) |
1098 | { | |
1099 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 1100 | i915_reg_t reg = PIPEDSL(pipe); |
fbf49ea2 VS |
1101 | u32 line1, line2; |
1102 | u32 line_mask; | |
1103 | ||
1104 | if (IS_GEN2(dev)) | |
1105 | line_mask = DSL_LINEMASK_GEN2; | |
1106 | else | |
1107 | line_mask = DSL_LINEMASK_GEN3; | |
1108 | ||
1109 | line1 = I915_READ(reg) & line_mask; | |
6adfb1ef | 1110 | msleep(5); |
fbf49ea2 VS |
1111 | line2 = I915_READ(reg) & line_mask; |
1112 | ||
1113 | return line1 == line2; | |
1114 | } | |
1115 | ||
ab7ad7f6 KP |
1116 | /* |
1117 | * intel_wait_for_pipe_off - wait for pipe to turn off | |
575f7ab7 | 1118 | * @crtc: crtc whose pipe to wait for |
9d0498a2 JB |
1119 | * |
1120 | * After disabling a pipe, we can't wait for vblank in the usual way, | |
1121 | * spinning on the vblank interrupt status bit, since we won't actually | |
1122 | * see an interrupt when the pipe is disabled. | |
1123 | * | |
ab7ad7f6 KP |
1124 | * On Gen4 and above: |
1125 | * wait for the pipe register state bit to turn off | |
1126 | * | |
1127 | * Otherwise: | |
1128 | * wait for the display line value to settle (it usually | |
1129 | * ends up stopping at the start of the next frame). | |
58e10eb9 | 1130 | * |
9d0498a2 | 1131 | */ |
575f7ab7 | 1132 | static void intel_wait_for_pipe_off(struct intel_crtc *crtc) |
9d0498a2 | 1133 | { |
575f7ab7 | 1134 | struct drm_device *dev = crtc->base.dev; |
9d0498a2 | 1135 | struct drm_i915_private *dev_priv = dev->dev_private; |
6e3c9717 | 1136 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
575f7ab7 | 1137 | enum pipe pipe = crtc->pipe; |
ab7ad7f6 KP |
1138 | |
1139 | if (INTEL_INFO(dev)->gen >= 4) { | |
f0f59a00 | 1140 | i915_reg_t reg = PIPECONF(cpu_transcoder); |
ab7ad7f6 KP |
1141 | |
1142 | /* Wait for the Pipe State to go off */ | |
58e10eb9 CW |
1143 | if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0, |
1144 | 100)) | |
284637d9 | 1145 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 1146 | } else { |
ab7ad7f6 | 1147 | /* Wait for the display line to settle */ |
fbf49ea2 | 1148 | if (wait_for(pipe_dsl_stopped(dev, pipe), 100)) |
284637d9 | 1149 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 1150 | } |
79e53945 JB |
1151 | } |
1152 | ||
b24e7179 JB |
1153 | static const char *state_string(bool enabled) |
1154 | { | |
1155 | return enabled ? "on" : "off"; | |
1156 | } | |
1157 | ||
1158 | /* Only for pre-ILK configs */ | |
55607e8a DV |
1159 | void assert_pll(struct drm_i915_private *dev_priv, |
1160 | enum pipe pipe, bool state) | |
b24e7179 | 1161 | { |
b24e7179 JB |
1162 | u32 val; |
1163 | bool cur_state; | |
1164 | ||
649636ef | 1165 | val = I915_READ(DPLL(pipe)); |
b24e7179 | 1166 | cur_state = !!(val & DPLL_VCO_ENABLE); |
e2c719b7 | 1167 | I915_STATE_WARN(cur_state != state, |
b24e7179 JB |
1168 | "PLL state assertion failure (expected %s, current %s)\n", |
1169 | state_string(state), state_string(cur_state)); | |
1170 | } | |
b24e7179 | 1171 | |
23538ef1 JN |
1172 | /* XXX: the dsi pll is shared between MIPI DSI ports */ |
1173 | static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state) | |
1174 | { | |
1175 | u32 val; | |
1176 | bool cur_state; | |
1177 | ||
a580516d | 1178 | mutex_lock(&dev_priv->sb_lock); |
23538ef1 | 1179 | val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL); |
a580516d | 1180 | mutex_unlock(&dev_priv->sb_lock); |
23538ef1 JN |
1181 | |
1182 | cur_state = val & DSI_PLL_VCO_EN; | |
e2c719b7 | 1183 | I915_STATE_WARN(cur_state != state, |
23538ef1 JN |
1184 | "DSI PLL state assertion failure (expected %s, current %s)\n", |
1185 | state_string(state), state_string(cur_state)); | |
1186 | } | |
1187 | #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true) | |
1188 | #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false) | |
1189 | ||
55607e8a | 1190 | struct intel_shared_dpll * |
e2b78267 DV |
1191 | intel_crtc_to_shared_dpll(struct intel_crtc *crtc) |
1192 | { | |
1193 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; | |
1194 | ||
6e3c9717 | 1195 | if (crtc->config->shared_dpll < 0) |
e2b78267 DV |
1196 | return NULL; |
1197 | ||
6e3c9717 | 1198 | return &dev_priv->shared_dplls[crtc->config->shared_dpll]; |
e2b78267 DV |
1199 | } |
1200 | ||
040484af | 1201 | /* For ILK+ */ |
55607e8a DV |
1202 | void assert_shared_dpll(struct drm_i915_private *dev_priv, |
1203 | struct intel_shared_dpll *pll, | |
1204 | bool state) | |
040484af | 1205 | { |
040484af | 1206 | bool cur_state; |
5358901f | 1207 | struct intel_dpll_hw_state hw_state; |
040484af | 1208 | |
92b27b08 | 1209 | if (WARN (!pll, |
46edb027 | 1210 | "asserting DPLL %s with no DPLL\n", state_string(state))) |
ee7b9f93 | 1211 | return; |
ee7b9f93 | 1212 | |
5358901f | 1213 | cur_state = pll->get_hw_state(dev_priv, pll, &hw_state); |
e2c719b7 | 1214 | I915_STATE_WARN(cur_state != state, |
5358901f DV |
1215 | "%s assertion failure (expected %s, current %s)\n", |
1216 | pll->name, state_string(state), state_string(cur_state)); | |
040484af | 1217 | } |
040484af JB |
1218 | |
1219 | static void assert_fdi_tx(struct drm_i915_private *dev_priv, | |
1220 | enum pipe pipe, bool state) | |
1221 | { | |
040484af | 1222 | bool cur_state; |
ad80a810 PZ |
1223 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1224 | pipe); | |
040484af | 1225 | |
affa9354 PZ |
1226 | if (HAS_DDI(dev_priv->dev)) { |
1227 | /* DDI does not have a specific FDI_TX register */ | |
649636ef | 1228 | u32 val = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder)); |
ad80a810 | 1229 | cur_state = !!(val & TRANS_DDI_FUNC_ENABLE); |
bf507ef7 | 1230 | } else { |
649636ef | 1231 | u32 val = I915_READ(FDI_TX_CTL(pipe)); |
bf507ef7 ED |
1232 | cur_state = !!(val & FDI_TX_ENABLE); |
1233 | } | |
e2c719b7 | 1234 | I915_STATE_WARN(cur_state != state, |
040484af JB |
1235 | "FDI TX state assertion failure (expected %s, current %s)\n", |
1236 | state_string(state), state_string(cur_state)); | |
1237 | } | |
1238 | #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true) | |
1239 | #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false) | |
1240 | ||
1241 | static void assert_fdi_rx(struct drm_i915_private *dev_priv, | |
1242 | enum pipe pipe, bool state) | |
1243 | { | |
040484af JB |
1244 | u32 val; |
1245 | bool cur_state; | |
1246 | ||
649636ef | 1247 | val = I915_READ(FDI_RX_CTL(pipe)); |
d63fa0dc | 1248 | cur_state = !!(val & FDI_RX_ENABLE); |
e2c719b7 | 1249 | I915_STATE_WARN(cur_state != state, |
040484af JB |
1250 | "FDI RX state assertion failure (expected %s, current %s)\n", |
1251 | state_string(state), state_string(cur_state)); | |
1252 | } | |
1253 | #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true) | |
1254 | #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false) | |
1255 | ||
1256 | static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv, | |
1257 | enum pipe pipe) | |
1258 | { | |
040484af JB |
1259 | u32 val; |
1260 | ||
1261 | /* ILK FDI PLL is always enabled */ | |
3d13ef2e | 1262 | if (INTEL_INFO(dev_priv->dev)->gen == 5) |
040484af JB |
1263 | return; |
1264 | ||
bf507ef7 | 1265 | /* On Haswell, DDI ports are responsible for the FDI PLL setup */ |
affa9354 | 1266 | if (HAS_DDI(dev_priv->dev)) |
bf507ef7 ED |
1267 | return; |
1268 | ||
649636ef | 1269 | val = I915_READ(FDI_TX_CTL(pipe)); |
e2c719b7 | 1270 | I915_STATE_WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n"); |
040484af JB |
1271 | } |
1272 | ||
55607e8a DV |
1273 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1274 | enum pipe pipe, bool state) | |
040484af | 1275 | { |
040484af | 1276 | u32 val; |
55607e8a | 1277 | bool cur_state; |
040484af | 1278 | |
649636ef | 1279 | val = I915_READ(FDI_RX_CTL(pipe)); |
55607e8a | 1280 | cur_state = !!(val & FDI_RX_PLL_ENABLE); |
e2c719b7 | 1281 | I915_STATE_WARN(cur_state != state, |
55607e8a DV |
1282 | "FDI RX PLL assertion failure (expected %s, current %s)\n", |
1283 | state_string(state), state_string(cur_state)); | |
040484af JB |
1284 | } |
1285 | ||
b680c37a DV |
1286 | void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1287 | enum pipe pipe) | |
ea0760cf | 1288 | { |
bedd4dba | 1289 | struct drm_device *dev = dev_priv->dev; |
f0f59a00 | 1290 | i915_reg_t pp_reg; |
ea0760cf JB |
1291 | u32 val; |
1292 | enum pipe panel_pipe = PIPE_A; | |
0de3b485 | 1293 | bool locked = true; |
ea0760cf | 1294 | |
bedd4dba JN |
1295 | if (WARN_ON(HAS_DDI(dev))) |
1296 | return; | |
1297 | ||
1298 | if (HAS_PCH_SPLIT(dev)) { | |
1299 | u32 port_sel; | |
1300 | ||
ea0760cf | 1301 | pp_reg = PCH_PP_CONTROL; |
bedd4dba JN |
1302 | port_sel = I915_READ(PCH_PP_ON_DELAYS) & PANEL_PORT_SELECT_MASK; |
1303 | ||
1304 | if (port_sel == PANEL_PORT_SELECT_LVDS && | |
1305 | I915_READ(PCH_LVDS) & LVDS_PIPEB_SELECT) | |
1306 | panel_pipe = PIPE_B; | |
1307 | /* XXX: else fix for eDP */ | |
1308 | } else if (IS_VALLEYVIEW(dev)) { | |
1309 | /* presumably write lock depends on pipe, not port select */ | |
1310 | pp_reg = VLV_PIPE_PP_CONTROL(pipe); | |
1311 | panel_pipe = pipe; | |
ea0760cf JB |
1312 | } else { |
1313 | pp_reg = PP_CONTROL; | |
bedd4dba JN |
1314 | if (I915_READ(LVDS) & LVDS_PIPEB_SELECT) |
1315 | panel_pipe = PIPE_B; | |
ea0760cf JB |
1316 | } |
1317 | ||
1318 | val = I915_READ(pp_reg); | |
1319 | if (!(val & PANEL_POWER_ON) || | |
ec49ba2d | 1320 | ((val & PANEL_UNLOCK_MASK) == PANEL_UNLOCK_REGS)) |
ea0760cf JB |
1321 | locked = false; |
1322 | ||
e2c719b7 | 1323 | I915_STATE_WARN(panel_pipe == pipe && locked, |
ea0760cf | 1324 | "panel assertion failure, pipe %c regs locked\n", |
9db4a9c7 | 1325 | pipe_name(pipe)); |
ea0760cf JB |
1326 | } |
1327 | ||
93ce0ba6 JN |
1328 | static void assert_cursor(struct drm_i915_private *dev_priv, |
1329 | enum pipe pipe, bool state) | |
1330 | { | |
1331 | struct drm_device *dev = dev_priv->dev; | |
1332 | bool cur_state; | |
1333 | ||
d9d82081 | 1334 | if (IS_845G(dev) || IS_I865G(dev)) |
0b87c24e | 1335 | cur_state = I915_READ(CURCNTR(PIPE_A)) & CURSOR_ENABLE; |
d9d82081 | 1336 | else |
5efb3e28 | 1337 | cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE; |
93ce0ba6 | 1338 | |
e2c719b7 | 1339 | I915_STATE_WARN(cur_state != state, |
93ce0ba6 JN |
1340 | "cursor on pipe %c assertion failure (expected %s, current %s)\n", |
1341 | pipe_name(pipe), state_string(state), state_string(cur_state)); | |
1342 | } | |
1343 | #define assert_cursor_enabled(d, p) assert_cursor(d, p, true) | |
1344 | #define assert_cursor_disabled(d, p) assert_cursor(d, p, false) | |
1345 | ||
b840d907 JB |
1346 | void assert_pipe(struct drm_i915_private *dev_priv, |
1347 | enum pipe pipe, bool state) | |
b24e7179 | 1348 | { |
63d7bbe9 | 1349 | bool cur_state; |
702e7a56 PZ |
1350 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1351 | pipe); | |
b24e7179 | 1352 | |
b6b5d049 VS |
1353 | /* if we need the pipe quirk it must be always on */ |
1354 | if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || | |
1355 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
8e636784 DV |
1356 | state = true; |
1357 | ||
f458ebbc | 1358 | if (!intel_display_power_is_enabled(dev_priv, |
b97186f0 | 1359 | POWER_DOMAIN_TRANSCODER(cpu_transcoder))) { |
69310161 PZ |
1360 | cur_state = false; |
1361 | } else { | |
649636ef | 1362 | u32 val = I915_READ(PIPECONF(cpu_transcoder)); |
69310161 PZ |
1363 | cur_state = !!(val & PIPECONF_ENABLE); |
1364 | } | |
1365 | ||
e2c719b7 | 1366 | I915_STATE_WARN(cur_state != state, |
63d7bbe9 | 1367 | "pipe %c assertion failure (expected %s, current %s)\n", |
9db4a9c7 | 1368 | pipe_name(pipe), state_string(state), state_string(cur_state)); |
b24e7179 JB |
1369 | } |
1370 | ||
931872fc CW |
1371 | static void assert_plane(struct drm_i915_private *dev_priv, |
1372 | enum plane plane, bool state) | |
b24e7179 | 1373 | { |
b24e7179 | 1374 | u32 val; |
931872fc | 1375 | bool cur_state; |
b24e7179 | 1376 | |
649636ef | 1377 | val = I915_READ(DSPCNTR(plane)); |
931872fc | 1378 | cur_state = !!(val & DISPLAY_PLANE_ENABLE); |
e2c719b7 | 1379 | I915_STATE_WARN(cur_state != state, |
931872fc CW |
1380 | "plane %c assertion failure (expected %s, current %s)\n", |
1381 | plane_name(plane), state_string(state), state_string(cur_state)); | |
b24e7179 JB |
1382 | } |
1383 | ||
931872fc CW |
1384 | #define assert_plane_enabled(d, p) assert_plane(d, p, true) |
1385 | #define assert_plane_disabled(d, p) assert_plane(d, p, false) | |
1386 | ||
b24e7179 JB |
1387 | static void assert_planes_disabled(struct drm_i915_private *dev_priv, |
1388 | enum pipe pipe) | |
1389 | { | |
653e1026 | 1390 | struct drm_device *dev = dev_priv->dev; |
649636ef | 1391 | int i; |
b24e7179 | 1392 | |
653e1026 VS |
1393 | /* Primary planes are fixed to pipes on gen4+ */ |
1394 | if (INTEL_INFO(dev)->gen >= 4) { | |
649636ef | 1395 | u32 val = I915_READ(DSPCNTR(pipe)); |
e2c719b7 | 1396 | I915_STATE_WARN(val & DISPLAY_PLANE_ENABLE, |
28c05794 AJ |
1397 | "plane %c assertion failure, should be disabled but not\n", |
1398 | plane_name(pipe)); | |
19ec1358 | 1399 | return; |
28c05794 | 1400 | } |
19ec1358 | 1401 | |
b24e7179 | 1402 | /* Need to check both planes against the pipe */ |
055e393f | 1403 | for_each_pipe(dev_priv, i) { |
649636ef VS |
1404 | u32 val = I915_READ(DSPCNTR(i)); |
1405 | enum pipe cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >> | |
b24e7179 | 1406 | DISPPLANE_SEL_PIPE_SHIFT; |
e2c719b7 | 1407 | I915_STATE_WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe, |
9db4a9c7 JB |
1408 | "plane %c assertion failure, should be off on pipe %c but is still active\n", |
1409 | plane_name(i), pipe_name(pipe)); | |
b24e7179 JB |
1410 | } |
1411 | } | |
1412 | ||
19332d7a JB |
1413 | static void assert_sprites_disabled(struct drm_i915_private *dev_priv, |
1414 | enum pipe pipe) | |
1415 | { | |
20674eef | 1416 | struct drm_device *dev = dev_priv->dev; |
649636ef | 1417 | int sprite; |
19332d7a | 1418 | |
7feb8b88 | 1419 | if (INTEL_INFO(dev)->gen >= 9) { |
3bdcfc0c | 1420 | for_each_sprite(dev_priv, pipe, sprite) { |
649636ef | 1421 | u32 val = I915_READ(PLANE_CTL(pipe, sprite)); |
e2c719b7 | 1422 | I915_STATE_WARN(val & PLANE_CTL_ENABLE, |
7feb8b88 DL |
1423 | "plane %d assertion failure, should be off on pipe %c but is still active\n", |
1424 | sprite, pipe_name(pipe)); | |
1425 | } | |
1426 | } else if (IS_VALLEYVIEW(dev)) { | |
3bdcfc0c | 1427 | for_each_sprite(dev_priv, pipe, sprite) { |
649636ef | 1428 | u32 val = I915_READ(SPCNTR(pipe, sprite)); |
e2c719b7 | 1429 | I915_STATE_WARN(val & SP_ENABLE, |
20674eef | 1430 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
1fe47785 | 1431 | sprite_name(pipe, sprite), pipe_name(pipe)); |
20674eef VS |
1432 | } |
1433 | } else if (INTEL_INFO(dev)->gen >= 7) { | |
649636ef | 1434 | u32 val = I915_READ(SPRCTL(pipe)); |
e2c719b7 | 1435 | I915_STATE_WARN(val & SPRITE_ENABLE, |
06da8da2 | 1436 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef VS |
1437 | plane_name(pipe), pipe_name(pipe)); |
1438 | } else if (INTEL_INFO(dev)->gen >= 5) { | |
649636ef | 1439 | u32 val = I915_READ(DVSCNTR(pipe)); |
e2c719b7 | 1440 | I915_STATE_WARN(val & DVS_ENABLE, |
06da8da2 | 1441 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef | 1442 | plane_name(pipe), pipe_name(pipe)); |
19332d7a JB |
1443 | } |
1444 | } | |
1445 | ||
08c71e5e VS |
1446 | static void assert_vblank_disabled(struct drm_crtc *crtc) |
1447 | { | |
e2c719b7 | 1448 | if (I915_STATE_WARN_ON(drm_crtc_vblank_get(crtc) == 0)) |
08c71e5e VS |
1449 | drm_crtc_vblank_put(crtc); |
1450 | } | |
1451 | ||
89eff4be | 1452 | static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv) |
92f2584a JB |
1453 | { |
1454 | u32 val; | |
1455 | bool enabled; | |
1456 | ||
e2c719b7 | 1457 | I915_STATE_WARN_ON(!(HAS_PCH_IBX(dev_priv->dev) || HAS_PCH_CPT(dev_priv->dev))); |
9d82aa17 | 1458 | |
92f2584a JB |
1459 | val = I915_READ(PCH_DREF_CONTROL); |
1460 | enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK | | |
1461 | DREF_SUPERSPREAD_SOURCE_MASK)); | |
e2c719b7 | 1462 | I915_STATE_WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n"); |
92f2584a JB |
1463 | } |
1464 | ||
ab9412ba DV |
1465 | static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1466 | enum pipe pipe) | |
92f2584a | 1467 | { |
92f2584a JB |
1468 | u32 val; |
1469 | bool enabled; | |
1470 | ||
649636ef | 1471 | val = I915_READ(PCH_TRANSCONF(pipe)); |
92f2584a | 1472 | enabled = !!(val & TRANS_ENABLE); |
e2c719b7 | 1473 | I915_STATE_WARN(enabled, |
9db4a9c7 JB |
1474 | "transcoder assertion failed, should be off on pipe %c but is still active\n", |
1475 | pipe_name(pipe)); | |
92f2584a JB |
1476 | } |
1477 | ||
4e634389 KP |
1478 | static bool dp_pipe_enabled(struct drm_i915_private *dev_priv, |
1479 | enum pipe pipe, u32 port_sel, u32 val) | |
f0575e92 KP |
1480 | { |
1481 | if ((val & DP_PORT_EN) == 0) | |
1482 | return false; | |
1483 | ||
1484 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
f0f59a00 | 1485 | u32 trans_dp_ctl = I915_READ(TRANS_DP_CTL(pipe)); |
f0575e92 KP |
1486 | if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel) |
1487 | return false; | |
44f37d1f CML |
1488 | } else if (IS_CHERRYVIEW(dev_priv->dev)) { |
1489 | if ((val & DP_PIPE_MASK_CHV) != DP_PIPE_SELECT_CHV(pipe)) | |
1490 | return false; | |
f0575e92 KP |
1491 | } else { |
1492 | if ((val & DP_PIPE_MASK) != (pipe << 30)) | |
1493 | return false; | |
1494 | } | |
1495 | return true; | |
1496 | } | |
1497 | ||
1519b995 KP |
1498 | static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv, |
1499 | enum pipe pipe, u32 val) | |
1500 | { | |
dc0fa718 | 1501 | if ((val & SDVO_ENABLE) == 0) |
1519b995 KP |
1502 | return false; |
1503 | ||
1504 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
dc0fa718 | 1505 | if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe)) |
1519b995 | 1506 | return false; |
44f37d1f CML |
1507 | } else if (IS_CHERRYVIEW(dev_priv->dev)) { |
1508 | if ((val & SDVO_PIPE_SEL_MASK_CHV) != SDVO_PIPE_SEL_CHV(pipe)) | |
1509 | return false; | |
1519b995 | 1510 | } else { |
dc0fa718 | 1511 | if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe)) |
1519b995 KP |
1512 | return false; |
1513 | } | |
1514 | return true; | |
1515 | } | |
1516 | ||
1517 | static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv, | |
1518 | enum pipe pipe, u32 val) | |
1519 | { | |
1520 | if ((val & LVDS_PORT_EN) == 0) | |
1521 | return false; | |
1522 | ||
1523 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1524 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1525 | return false; | |
1526 | } else { | |
1527 | if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe)) | |
1528 | return false; | |
1529 | } | |
1530 | return true; | |
1531 | } | |
1532 | ||
1533 | static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv, | |
1534 | enum pipe pipe, u32 val) | |
1535 | { | |
1536 | if ((val & ADPA_DAC_ENABLE) == 0) | |
1537 | return false; | |
1538 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1539 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1540 | return false; | |
1541 | } else { | |
1542 | if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe)) | |
1543 | return false; | |
1544 | } | |
1545 | return true; | |
1546 | } | |
1547 | ||
291906f1 | 1548 | static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv, |
f0f59a00 VS |
1549 | enum pipe pipe, i915_reg_t reg, |
1550 | u32 port_sel) | |
291906f1 | 1551 | { |
47a05eca | 1552 | u32 val = I915_READ(reg); |
e2c719b7 | 1553 | I915_STATE_WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val), |
291906f1 | 1554 | "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n", |
f0f59a00 | 1555 | i915_mmio_reg_offset(reg), pipe_name(pipe)); |
de9a35ab | 1556 | |
e2c719b7 | 1557 | I915_STATE_WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0 |
75c5da27 | 1558 | && (val & DP_PIPEB_SELECT), |
de9a35ab | 1559 | "IBX PCH dp port still using transcoder B\n"); |
291906f1 JB |
1560 | } |
1561 | ||
1562 | static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv, | |
f0f59a00 | 1563 | enum pipe pipe, i915_reg_t reg) |
291906f1 | 1564 | { |
47a05eca | 1565 | u32 val = I915_READ(reg); |
e2c719b7 | 1566 | I915_STATE_WARN(hdmi_pipe_enabled(dev_priv, pipe, val), |
23c99e77 | 1567 | "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n", |
f0f59a00 | 1568 | i915_mmio_reg_offset(reg), pipe_name(pipe)); |
de9a35ab | 1569 | |
e2c719b7 | 1570 | I915_STATE_WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_ENABLE) == 0 |
75c5da27 | 1571 | && (val & SDVO_PIPE_B_SELECT), |
de9a35ab | 1572 | "IBX PCH hdmi port still using transcoder B\n"); |
291906f1 JB |
1573 | } |
1574 | ||
1575 | static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv, | |
1576 | enum pipe pipe) | |
1577 | { | |
291906f1 | 1578 | u32 val; |
291906f1 | 1579 | |
f0575e92 KP |
1580 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B); |
1581 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C); | |
1582 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D); | |
291906f1 | 1583 | |
649636ef | 1584 | val = I915_READ(PCH_ADPA); |
e2c719b7 | 1585 | I915_STATE_WARN(adpa_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1586 | "PCH VGA enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1587 | pipe_name(pipe)); |
291906f1 | 1588 | |
649636ef | 1589 | val = I915_READ(PCH_LVDS); |
e2c719b7 | 1590 | I915_STATE_WARN(lvds_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1591 | "PCH LVDS enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1592 | pipe_name(pipe)); |
291906f1 | 1593 | |
e2debe91 PZ |
1594 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB); |
1595 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC); | |
1596 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID); | |
291906f1 JB |
1597 | } |
1598 | ||
d288f65f | 1599 | static void vlv_enable_pll(struct intel_crtc *crtc, |
5cec258b | 1600 | const struct intel_crtc_state *pipe_config) |
87442f73 | 1601 | { |
426115cf DV |
1602 | struct drm_device *dev = crtc->base.dev; |
1603 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 1604 | i915_reg_t reg = DPLL(crtc->pipe); |
d288f65f | 1605 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
87442f73 | 1606 | |
426115cf | 1607 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87442f73 DV |
1608 | |
1609 | /* No really, not for ILK+ */ | |
1610 | BUG_ON(!IS_VALLEYVIEW(dev_priv->dev)); | |
1611 | ||
1612 | /* PLL is protected by panel, make sure we can write it */ | |
6a9e7363 | 1613 | if (IS_MOBILE(dev_priv->dev)) |
426115cf | 1614 | assert_panel_unlocked(dev_priv, crtc->pipe); |
87442f73 | 1615 | |
426115cf DV |
1616 | I915_WRITE(reg, dpll); |
1617 | POSTING_READ(reg); | |
1618 | udelay(150); | |
1619 | ||
1620 | if (wait_for(((I915_READ(reg) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1)) | |
1621 | DRM_ERROR("DPLL %d failed to lock\n", crtc->pipe); | |
1622 | ||
d288f65f | 1623 | I915_WRITE(DPLL_MD(crtc->pipe), pipe_config->dpll_hw_state.dpll_md); |
426115cf | 1624 | POSTING_READ(DPLL_MD(crtc->pipe)); |
87442f73 DV |
1625 | |
1626 | /* We do this three times for luck */ | |
426115cf | 1627 | I915_WRITE(reg, dpll); |
87442f73 DV |
1628 | POSTING_READ(reg); |
1629 | udelay(150); /* wait for warmup */ | |
426115cf | 1630 | I915_WRITE(reg, dpll); |
87442f73 DV |
1631 | POSTING_READ(reg); |
1632 | udelay(150); /* wait for warmup */ | |
426115cf | 1633 | I915_WRITE(reg, dpll); |
87442f73 DV |
1634 | POSTING_READ(reg); |
1635 | udelay(150); /* wait for warmup */ | |
1636 | } | |
1637 | ||
d288f65f | 1638 | static void chv_enable_pll(struct intel_crtc *crtc, |
5cec258b | 1639 | const struct intel_crtc_state *pipe_config) |
9d556c99 CML |
1640 | { |
1641 | struct drm_device *dev = crtc->base.dev; | |
1642 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1643 | int pipe = crtc->pipe; | |
1644 | enum dpio_channel port = vlv_pipe_to_channel(pipe); | |
9d556c99 CML |
1645 | u32 tmp; |
1646 | ||
1647 | assert_pipe_disabled(dev_priv, crtc->pipe); | |
1648 | ||
1649 | BUG_ON(!IS_CHERRYVIEW(dev_priv->dev)); | |
1650 | ||
a580516d | 1651 | mutex_lock(&dev_priv->sb_lock); |
9d556c99 CML |
1652 | |
1653 | /* Enable back the 10bit clock to display controller */ | |
1654 | tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)); | |
1655 | tmp |= DPIO_DCLKP_EN; | |
1656 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), tmp); | |
1657 | ||
54433e91 VS |
1658 | mutex_unlock(&dev_priv->sb_lock); |
1659 | ||
9d556c99 CML |
1660 | /* |
1661 | * Need to wait > 100ns between dclkp clock enable bit and PLL enable. | |
1662 | */ | |
1663 | udelay(1); | |
1664 | ||
1665 | /* Enable PLL */ | |
d288f65f | 1666 | I915_WRITE(DPLL(pipe), pipe_config->dpll_hw_state.dpll); |
9d556c99 CML |
1667 | |
1668 | /* Check PLL is locked */ | |
a11b0703 | 1669 | if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1)) |
9d556c99 CML |
1670 | DRM_ERROR("PLL %d failed to lock\n", pipe); |
1671 | ||
a11b0703 | 1672 | /* not sure when this should be written */ |
d288f65f | 1673 | I915_WRITE(DPLL_MD(pipe), pipe_config->dpll_hw_state.dpll_md); |
a11b0703 | 1674 | POSTING_READ(DPLL_MD(pipe)); |
9d556c99 CML |
1675 | } |
1676 | ||
1c4e0274 VS |
1677 | static int intel_num_dvo_pipes(struct drm_device *dev) |
1678 | { | |
1679 | struct intel_crtc *crtc; | |
1680 | int count = 0; | |
1681 | ||
1682 | for_each_intel_crtc(dev, crtc) | |
3538b9df | 1683 | count += crtc->base.state->active && |
409ee761 | 1684 | intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO); |
1c4e0274 VS |
1685 | |
1686 | return count; | |
1687 | } | |
1688 | ||
66e3d5c0 | 1689 | static void i9xx_enable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1690 | { |
66e3d5c0 DV |
1691 | struct drm_device *dev = crtc->base.dev; |
1692 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 1693 | i915_reg_t reg = DPLL(crtc->pipe); |
6e3c9717 | 1694 | u32 dpll = crtc->config->dpll_hw_state.dpll; |
63d7bbe9 | 1695 | |
66e3d5c0 | 1696 | assert_pipe_disabled(dev_priv, crtc->pipe); |
58c6eaa2 | 1697 | |
63d7bbe9 | 1698 | /* No really, not for ILK+ */ |
3d13ef2e | 1699 | BUG_ON(INTEL_INFO(dev)->gen >= 5); |
63d7bbe9 JB |
1700 | |
1701 | /* PLL is protected by panel, make sure we can write it */ | |
66e3d5c0 DV |
1702 | if (IS_MOBILE(dev) && !IS_I830(dev)) |
1703 | assert_panel_unlocked(dev_priv, crtc->pipe); | |
63d7bbe9 | 1704 | |
1c4e0274 VS |
1705 | /* Enable DVO 2x clock on both PLLs if necessary */ |
1706 | if (IS_I830(dev) && intel_num_dvo_pipes(dev) > 0) { | |
1707 | /* | |
1708 | * It appears to be important that we don't enable this | |
1709 | * for the current pipe before otherwise configuring the | |
1710 | * PLL. No idea how this should be handled if multiple | |
1711 | * DVO outputs are enabled simultaneosly. | |
1712 | */ | |
1713 | dpll |= DPLL_DVO_2X_MODE; | |
1714 | I915_WRITE(DPLL(!crtc->pipe), | |
1715 | I915_READ(DPLL(!crtc->pipe)) | DPLL_DVO_2X_MODE); | |
1716 | } | |
66e3d5c0 | 1717 | |
c2b63374 VS |
1718 | /* |
1719 | * Apparently we need to have VGA mode enabled prior to changing | |
1720 | * the P1/P2 dividers. Otherwise the DPLL will keep using the old | |
1721 | * dividers, even though the register value does change. | |
1722 | */ | |
1723 | I915_WRITE(reg, 0); | |
1724 | ||
8e7a65aa VS |
1725 | I915_WRITE(reg, dpll); |
1726 | ||
66e3d5c0 DV |
1727 | /* Wait for the clocks to stabilize. */ |
1728 | POSTING_READ(reg); | |
1729 | udelay(150); | |
1730 | ||
1731 | if (INTEL_INFO(dev)->gen >= 4) { | |
1732 | I915_WRITE(DPLL_MD(crtc->pipe), | |
6e3c9717 | 1733 | crtc->config->dpll_hw_state.dpll_md); |
66e3d5c0 DV |
1734 | } else { |
1735 | /* The pixel multiplier can only be updated once the | |
1736 | * DPLL is enabled and the clocks are stable. | |
1737 | * | |
1738 | * So write it again. | |
1739 | */ | |
1740 | I915_WRITE(reg, dpll); | |
1741 | } | |
63d7bbe9 JB |
1742 | |
1743 | /* We do this three times for luck */ | |
66e3d5c0 | 1744 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1745 | POSTING_READ(reg); |
1746 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1747 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1748 | POSTING_READ(reg); |
1749 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1750 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1751 | POSTING_READ(reg); |
1752 | udelay(150); /* wait for warmup */ | |
1753 | } | |
1754 | ||
1755 | /** | |
50b44a44 | 1756 | * i9xx_disable_pll - disable a PLL |
63d7bbe9 JB |
1757 | * @dev_priv: i915 private structure |
1758 | * @pipe: pipe PLL to disable | |
1759 | * | |
1760 | * Disable the PLL for @pipe, making sure the pipe is off first. | |
1761 | * | |
1762 | * Note! This is for pre-ILK only. | |
1763 | */ | |
1c4e0274 | 1764 | static void i9xx_disable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1765 | { |
1c4e0274 VS |
1766 | struct drm_device *dev = crtc->base.dev; |
1767 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1768 | enum pipe pipe = crtc->pipe; | |
1769 | ||
1770 | /* Disable DVO 2x clock on both PLLs if necessary */ | |
1771 | if (IS_I830(dev) && | |
409ee761 | 1772 | intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO) && |
3538b9df | 1773 | !intel_num_dvo_pipes(dev)) { |
1c4e0274 VS |
1774 | I915_WRITE(DPLL(PIPE_B), |
1775 | I915_READ(DPLL(PIPE_B)) & ~DPLL_DVO_2X_MODE); | |
1776 | I915_WRITE(DPLL(PIPE_A), | |
1777 | I915_READ(DPLL(PIPE_A)) & ~DPLL_DVO_2X_MODE); | |
1778 | } | |
1779 | ||
b6b5d049 VS |
1780 | /* Don't disable pipe or pipe PLLs if needed */ |
1781 | if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || | |
1782 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
63d7bbe9 JB |
1783 | return; |
1784 | ||
1785 | /* Make sure the pipe isn't still relying on us */ | |
1786 | assert_pipe_disabled(dev_priv, pipe); | |
1787 | ||
b8afb911 | 1788 | I915_WRITE(DPLL(pipe), DPLL_VGA_MODE_DIS); |
50b44a44 | 1789 | POSTING_READ(DPLL(pipe)); |
63d7bbe9 JB |
1790 | } |
1791 | ||
f6071166 JB |
1792 | static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) |
1793 | { | |
b8afb911 | 1794 | u32 val; |
f6071166 JB |
1795 | |
1796 | /* Make sure the pipe isn't still relying on us */ | |
1797 | assert_pipe_disabled(dev_priv, pipe); | |
1798 | ||
e5cbfbfb ID |
1799 | /* |
1800 | * Leave integrated clock source and reference clock enabled for pipe B. | |
1801 | * The latter is needed for VGA hotplug / manual detection. | |
1802 | */ | |
b8afb911 | 1803 | val = DPLL_VGA_MODE_DIS; |
f6071166 | 1804 | if (pipe == PIPE_B) |
60bfe44f | 1805 | val = DPLL_INTEGRATED_CRI_CLK_VLV | DPLL_REF_CLK_ENABLE_VLV; |
f6071166 JB |
1806 | I915_WRITE(DPLL(pipe), val); |
1807 | POSTING_READ(DPLL(pipe)); | |
076ed3b2 CML |
1808 | |
1809 | } | |
1810 | ||
1811 | static void chv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) | |
1812 | { | |
d752048d | 1813 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
076ed3b2 CML |
1814 | u32 val; |
1815 | ||
a11b0703 VS |
1816 | /* Make sure the pipe isn't still relying on us */ |
1817 | assert_pipe_disabled(dev_priv, pipe); | |
076ed3b2 | 1818 | |
a11b0703 | 1819 | /* Set PLL en = 0 */ |
60bfe44f VS |
1820 | val = DPLL_SSC_REF_CLK_CHV | |
1821 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; | |
a11b0703 VS |
1822 | if (pipe != PIPE_A) |
1823 | val |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
1824 | I915_WRITE(DPLL(pipe), val); | |
1825 | POSTING_READ(DPLL(pipe)); | |
d752048d | 1826 | |
a580516d | 1827 | mutex_lock(&dev_priv->sb_lock); |
d752048d VS |
1828 | |
1829 | /* Disable 10bit clock to display controller */ | |
1830 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)); | |
1831 | val &= ~DPIO_DCLKP_EN; | |
1832 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), val); | |
1833 | ||
a580516d | 1834 | mutex_unlock(&dev_priv->sb_lock); |
f6071166 JB |
1835 | } |
1836 | ||
e4607fcf | 1837 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
9b6de0a1 VS |
1838 | struct intel_digital_port *dport, |
1839 | unsigned int expected_mask) | |
89b667f8 JB |
1840 | { |
1841 | u32 port_mask; | |
f0f59a00 | 1842 | i915_reg_t dpll_reg; |
89b667f8 | 1843 | |
e4607fcf CML |
1844 | switch (dport->port) { |
1845 | case PORT_B: | |
89b667f8 | 1846 | port_mask = DPLL_PORTB_READY_MASK; |
00fc31b7 | 1847 | dpll_reg = DPLL(0); |
e4607fcf CML |
1848 | break; |
1849 | case PORT_C: | |
89b667f8 | 1850 | port_mask = DPLL_PORTC_READY_MASK; |
00fc31b7 | 1851 | dpll_reg = DPLL(0); |
9b6de0a1 | 1852 | expected_mask <<= 4; |
00fc31b7 CML |
1853 | break; |
1854 | case PORT_D: | |
1855 | port_mask = DPLL_PORTD_READY_MASK; | |
1856 | dpll_reg = DPIO_PHY_STATUS; | |
e4607fcf CML |
1857 | break; |
1858 | default: | |
1859 | BUG(); | |
1860 | } | |
89b667f8 | 1861 | |
9b6de0a1 VS |
1862 | if (wait_for((I915_READ(dpll_reg) & port_mask) == expected_mask, 1000)) |
1863 | WARN(1, "timed out waiting for port %c ready: got 0x%x, expected 0x%x\n", | |
1864 | port_name(dport->port), I915_READ(dpll_reg) & port_mask, expected_mask); | |
89b667f8 JB |
1865 | } |
1866 | ||
b14b1055 DV |
1867 | static void intel_prepare_shared_dpll(struct intel_crtc *crtc) |
1868 | { | |
1869 | struct drm_device *dev = crtc->base.dev; | |
1870 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1871 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); | |
1872 | ||
be19f0ff CW |
1873 | if (WARN_ON(pll == NULL)) |
1874 | return; | |
1875 | ||
3e369b76 | 1876 | WARN_ON(!pll->config.crtc_mask); |
b14b1055 DV |
1877 | if (pll->active == 0) { |
1878 | DRM_DEBUG_DRIVER("setting up %s\n", pll->name); | |
1879 | WARN_ON(pll->on); | |
1880 | assert_shared_dpll_disabled(dev_priv, pll); | |
1881 | ||
1882 | pll->mode_set(dev_priv, pll); | |
1883 | } | |
1884 | } | |
1885 | ||
92f2584a | 1886 | /** |
85b3894f | 1887 | * intel_enable_shared_dpll - enable PCH PLL |
92f2584a JB |
1888 | * @dev_priv: i915 private structure |
1889 | * @pipe: pipe PLL to enable | |
1890 | * | |
1891 | * The PCH PLL needs to be enabled before the PCH transcoder, since it | |
1892 | * drives the transcoder clock. | |
1893 | */ | |
85b3894f | 1894 | static void intel_enable_shared_dpll(struct intel_crtc *crtc) |
92f2584a | 1895 | { |
3d13ef2e DL |
1896 | struct drm_device *dev = crtc->base.dev; |
1897 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2b78267 | 1898 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
92f2584a | 1899 | |
87a875bb | 1900 | if (WARN_ON(pll == NULL)) |
48da64a8 CW |
1901 | return; |
1902 | ||
3e369b76 | 1903 | if (WARN_ON(pll->config.crtc_mask == 0)) |
48da64a8 | 1904 | return; |
ee7b9f93 | 1905 | |
74dd6928 | 1906 | DRM_DEBUG_KMS("enable %s (active %d, on? %d) for crtc %d\n", |
46edb027 | 1907 | pll->name, pll->active, pll->on, |
e2b78267 | 1908 | crtc->base.base.id); |
92f2584a | 1909 | |
cdbd2316 DV |
1910 | if (pll->active++) { |
1911 | WARN_ON(!pll->on); | |
e9d6944e | 1912 | assert_shared_dpll_enabled(dev_priv, pll); |
ee7b9f93 JB |
1913 | return; |
1914 | } | |
f4a091c7 | 1915 | WARN_ON(pll->on); |
ee7b9f93 | 1916 | |
bd2bb1b9 PZ |
1917 | intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS); |
1918 | ||
46edb027 | 1919 | DRM_DEBUG_KMS("enabling %s\n", pll->name); |
e7b903d2 | 1920 | pll->enable(dev_priv, pll); |
ee7b9f93 | 1921 | pll->on = true; |
92f2584a JB |
1922 | } |
1923 | ||
f6daaec2 | 1924 | static void intel_disable_shared_dpll(struct intel_crtc *crtc) |
92f2584a | 1925 | { |
3d13ef2e DL |
1926 | struct drm_device *dev = crtc->base.dev; |
1927 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2b78267 | 1928 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
4c609cb8 | 1929 | |
92f2584a | 1930 | /* PCH only available on ILK+ */ |
80aa9312 JB |
1931 | if (INTEL_INFO(dev)->gen < 5) |
1932 | return; | |
1933 | ||
eddfcbcd ML |
1934 | if (pll == NULL) |
1935 | return; | |
92f2584a | 1936 | |
eddfcbcd | 1937 | if (WARN_ON(!(pll->config.crtc_mask & (1 << drm_crtc_index(&crtc->base))))) |
48da64a8 | 1938 | return; |
7a419866 | 1939 | |
46edb027 DV |
1940 | DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n", |
1941 | pll->name, pll->active, pll->on, | |
e2b78267 | 1942 | crtc->base.base.id); |
7a419866 | 1943 | |
48da64a8 | 1944 | if (WARN_ON(pll->active == 0)) { |
e9d6944e | 1945 | assert_shared_dpll_disabled(dev_priv, pll); |
48da64a8 CW |
1946 | return; |
1947 | } | |
1948 | ||
e9d6944e | 1949 | assert_shared_dpll_enabled(dev_priv, pll); |
f4a091c7 | 1950 | WARN_ON(!pll->on); |
cdbd2316 | 1951 | if (--pll->active) |
7a419866 | 1952 | return; |
ee7b9f93 | 1953 | |
46edb027 | 1954 | DRM_DEBUG_KMS("disabling %s\n", pll->name); |
e7b903d2 | 1955 | pll->disable(dev_priv, pll); |
ee7b9f93 | 1956 | pll->on = false; |
bd2bb1b9 PZ |
1957 | |
1958 | intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS); | |
92f2584a JB |
1959 | } |
1960 | ||
b8a4f404 PZ |
1961 | static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
1962 | enum pipe pipe) | |
040484af | 1963 | { |
23670b32 | 1964 | struct drm_device *dev = dev_priv->dev; |
7c26e5c6 | 1965 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
e2b78267 | 1966 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
f0f59a00 VS |
1967 | i915_reg_t reg; |
1968 | uint32_t val, pipeconf_val; | |
040484af JB |
1969 | |
1970 | /* PCH only available on ILK+ */ | |
55522f37 | 1971 | BUG_ON(!HAS_PCH_SPLIT(dev)); |
040484af JB |
1972 | |
1973 | /* Make sure PCH DPLL is enabled */ | |
e72f9fbf | 1974 | assert_shared_dpll_enabled(dev_priv, |
e9d6944e | 1975 | intel_crtc_to_shared_dpll(intel_crtc)); |
040484af JB |
1976 | |
1977 | /* FDI must be feeding us bits for PCH ports */ | |
1978 | assert_fdi_tx_enabled(dev_priv, pipe); | |
1979 | assert_fdi_rx_enabled(dev_priv, pipe); | |
1980 | ||
23670b32 DV |
1981 | if (HAS_PCH_CPT(dev)) { |
1982 | /* Workaround: Set the timing override bit before enabling the | |
1983 | * pch transcoder. */ | |
1984 | reg = TRANS_CHICKEN2(pipe); | |
1985 | val = I915_READ(reg); | |
1986 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1987 | I915_WRITE(reg, val); | |
59c859d6 | 1988 | } |
23670b32 | 1989 | |
ab9412ba | 1990 | reg = PCH_TRANSCONF(pipe); |
040484af | 1991 | val = I915_READ(reg); |
5f7f726d | 1992 | pipeconf_val = I915_READ(PIPECONF(pipe)); |
e9bcff5c JB |
1993 | |
1994 | if (HAS_PCH_IBX(dev_priv->dev)) { | |
1995 | /* | |
c5de7c6f VS |
1996 | * Make the BPC in transcoder be consistent with |
1997 | * that in pipeconf reg. For HDMI we must use 8bpc | |
1998 | * here for both 8bpc and 12bpc. | |
e9bcff5c | 1999 | */ |
dfd07d72 | 2000 | val &= ~PIPECONF_BPC_MASK; |
c5de7c6f VS |
2001 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_HDMI)) |
2002 | val |= PIPECONF_8BPC; | |
2003 | else | |
2004 | val |= pipeconf_val & PIPECONF_BPC_MASK; | |
e9bcff5c | 2005 | } |
5f7f726d PZ |
2006 | |
2007 | val &= ~TRANS_INTERLACE_MASK; | |
2008 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK) | |
7c26e5c6 | 2009 | if (HAS_PCH_IBX(dev_priv->dev) && |
409ee761 | 2010 | intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
7c26e5c6 PZ |
2011 | val |= TRANS_LEGACY_INTERLACED_ILK; |
2012 | else | |
2013 | val |= TRANS_INTERLACED; | |
5f7f726d PZ |
2014 | else |
2015 | val |= TRANS_PROGRESSIVE; | |
2016 | ||
040484af JB |
2017 | I915_WRITE(reg, val | TRANS_ENABLE); |
2018 | if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100)) | |
4bb6f1f3 | 2019 | DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe)); |
040484af JB |
2020 | } |
2021 | ||
8fb033d7 | 2022 | static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
937bb610 | 2023 | enum transcoder cpu_transcoder) |
040484af | 2024 | { |
8fb033d7 | 2025 | u32 val, pipeconf_val; |
8fb033d7 PZ |
2026 | |
2027 | /* PCH only available on ILK+ */ | |
55522f37 | 2028 | BUG_ON(!HAS_PCH_SPLIT(dev_priv->dev)); |
8fb033d7 | 2029 | |
8fb033d7 | 2030 | /* FDI must be feeding us bits for PCH ports */ |
1a240d4d | 2031 | assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder); |
937bb610 | 2032 | assert_fdi_rx_enabled(dev_priv, TRANSCODER_A); |
8fb033d7 | 2033 | |
223a6fdf | 2034 | /* Workaround: set timing override bit. */ |
36c0d0cf | 2035 | val = I915_READ(TRANS_CHICKEN2(PIPE_A)); |
23670b32 | 2036 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; |
36c0d0cf | 2037 | I915_WRITE(TRANS_CHICKEN2(PIPE_A), val); |
223a6fdf | 2038 | |
25f3ef11 | 2039 | val = TRANS_ENABLE; |
937bb610 | 2040 | pipeconf_val = I915_READ(PIPECONF(cpu_transcoder)); |
8fb033d7 | 2041 | |
9a76b1c6 PZ |
2042 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) == |
2043 | PIPECONF_INTERLACED_ILK) | |
a35f2679 | 2044 | val |= TRANS_INTERLACED; |
8fb033d7 PZ |
2045 | else |
2046 | val |= TRANS_PROGRESSIVE; | |
2047 | ||
ab9412ba DV |
2048 | I915_WRITE(LPT_TRANSCONF, val); |
2049 | if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100)) | |
937bb610 | 2050 | DRM_ERROR("Failed to enable PCH transcoder\n"); |
8fb033d7 PZ |
2051 | } |
2052 | ||
b8a4f404 PZ |
2053 | static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv, |
2054 | enum pipe pipe) | |
040484af | 2055 | { |
23670b32 | 2056 | struct drm_device *dev = dev_priv->dev; |
f0f59a00 VS |
2057 | i915_reg_t reg; |
2058 | uint32_t val; | |
040484af JB |
2059 | |
2060 | /* FDI relies on the transcoder */ | |
2061 | assert_fdi_tx_disabled(dev_priv, pipe); | |
2062 | assert_fdi_rx_disabled(dev_priv, pipe); | |
2063 | ||
291906f1 JB |
2064 | /* Ports must be off as well */ |
2065 | assert_pch_ports_disabled(dev_priv, pipe); | |
2066 | ||
ab9412ba | 2067 | reg = PCH_TRANSCONF(pipe); |
040484af JB |
2068 | val = I915_READ(reg); |
2069 | val &= ~TRANS_ENABLE; | |
2070 | I915_WRITE(reg, val); | |
2071 | /* wait for PCH transcoder off, transcoder state */ | |
2072 | if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50)) | |
4bb6f1f3 | 2073 | DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe)); |
23670b32 | 2074 | |
c465613b | 2075 | if (HAS_PCH_CPT(dev)) { |
23670b32 DV |
2076 | /* Workaround: Clear the timing override chicken bit again. */ |
2077 | reg = TRANS_CHICKEN2(pipe); | |
2078 | val = I915_READ(reg); | |
2079 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; | |
2080 | I915_WRITE(reg, val); | |
2081 | } | |
040484af JB |
2082 | } |
2083 | ||
ab4d966c | 2084 | static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv) |
8fb033d7 | 2085 | { |
8fb033d7 PZ |
2086 | u32 val; |
2087 | ||
ab9412ba | 2088 | val = I915_READ(LPT_TRANSCONF); |
8fb033d7 | 2089 | val &= ~TRANS_ENABLE; |
ab9412ba | 2090 | I915_WRITE(LPT_TRANSCONF, val); |
8fb033d7 | 2091 | /* wait for PCH transcoder off, transcoder state */ |
ab9412ba | 2092 | if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50)) |
8a52fd9f | 2093 | DRM_ERROR("Failed to disable PCH transcoder\n"); |
223a6fdf PZ |
2094 | |
2095 | /* Workaround: clear timing override bit. */ | |
36c0d0cf | 2096 | val = I915_READ(TRANS_CHICKEN2(PIPE_A)); |
23670b32 | 2097 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; |
36c0d0cf | 2098 | I915_WRITE(TRANS_CHICKEN2(PIPE_A), val); |
040484af JB |
2099 | } |
2100 | ||
b24e7179 | 2101 | /** |
309cfea8 | 2102 | * intel_enable_pipe - enable a pipe, asserting requirements |
0372264a | 2103 | * @crtc: crtc responsible for the pipe |
b24e7179 | 2104 | * |
0372264a | 2105 | * Enable @crtc's pipe, making sure that various hardware specific requirements |
b24e7179 | 2106 | * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc. |
b24e7179 | 2107 | */ |
e1fdc473 | 2108 | static void intel_enable_pipe(struct intel_crtc *crtc) |
b24e7179 | 2109 | { |
0372264a PZ |
2110 | struct drm_device *dev = crtc->base.dev; |
2111 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2112 | enum pipe pipe = crtc->pipe; | |
1a70a728 | 2113 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
1a240d4d | 2114 | enum pipe pch_transcoder; |
f0f59a00 | 2115 | i915_reg_t reg; |
b24e7179 JB |
2116 | u32 val; |
2117 | ||
9e2ee2dd VS |
2118 | DRM_DEBUG_KMS("enabling pipe %c\n", pipe_name(pipe)); |
2119 | ||
58c6eaa2 | 2120 | assert_planes_disabled(dev_priv, pipe); |
93ce0ba6 | 2121 | assert_cursor_disabled(dev_priv, pipe); |
58c6eaa2 DV |
2122 | assert_sprites_disabled(dev_priv, pipe); |
2123 | ||
681e5811 | 2124 | if (HAS_PCH_LPT(dev_priv->dev)) |
cc391bbb PZ |
2125 | pch_transcoder = TRANSCODER_A; |
2126 | else | |
2127 | pch_transcoder = pipe; | |
2128 | ||
b24e7179 JB |
2129 | /* |
2130 | * A pipe without a PLL won't actually be able to drive bits from | |
2131 | * a plane. On ILK+ the pipe PLLs are integrated, so we don't | |
2132 | * need the check. | |
2133 | */ | |
50360403 | 2134 | if (HAS_GMCH_DISPLAY(dev_priv->dev)) |
a65347ba | 2135 | if (crtc->config->has_dsi_encoder) |
23538ef1 JN |
2136 | assert_dsi_pll_enabled(dev_priv); |
2137 | else | |
2138 | assert_pll_enabled(dev_priv, pipe); | |
040484af | 2139 | else { |
6e3c9717 | 2140 | if (crtc->config->has_pch_encoder) { |
040484af | 2141 | /* if driving the PCH, we need FDI enabled */ |
cc391bbb | 2142 | assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder); |
1a240d4d DV |
2143 | assert_fdi_tx_pll_enabled(dev_priv, |
2144 | (enum pipe) cpu_transcoder); | |
040484af JB |
2145 | } |
2146 | /* FIXME: assert CPU port conditions for SNB+ */ | |
2147 | } | |
b24e7179 | 2148 | |
702e7a56 | 2149 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 2150 | val = I915_READ(reg); |
7ad25d48 | 2151 | if (val & PIPECONF_ENABLE) { |
b6b5d049 VS |
2152 | WARN_ON(!((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || |
2153 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))); | |
00d70b15 | 2154 | return; |
7ad25d48 | 2155 | } |
00d70b15 CW |
2156 | |
2157 | I915_WRITE(reg, val | PIPECONF_ENABLE); | |
851855d8 | 2158 | POSTING_READ(reg); |
b24e7179 JB |
2159 | } |
2160 | ||
2161 | /** | |
309cfea8 | 2162 | * intel_disable_pipe - disable a pipe, asserting requirements |
575f7ab7 | 2163 | * @crtc: crtc whose pipes is to be disabled |
b24e7179 | 2164 | * |
575f7ab7 VS |
2165 | * Disable the pipe of @crtc, making sure that various hardware |
2166 | * specific requirements are met, if applicable, e.g. plane | |
2167 | * disabled, panel fitter off, etc. | |
b24e7179 JB |
2168 | * |
2169 | * Will wait until the pipe has shut down before returning. | |
2170 | */ | |
575f7ab7 | 2171 | static void intel_disable_pipe(struct intel_crtc *crtc) |
b24e7179 | 2172 | { |
575f7ab7 | 2173 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; |
6e3c9717 | 2174 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
575f7ab7 | 2175 | enum pipe pipe = crtc->pipe; |
f0f59a00 | 2176 | i915_reg_t reg; |
b24e7179 JB |
2177 | u32 val; |
2178 | ||
9e2ee2dd VS |
2179 | DRM_DEBUG_KMS("disabling pipe %c\n", pipe_name(pipe)); |
2180 | ||
b24e7179 JB |
2181 | /* |
2182 | * Make sure planes won't keep trying to pump pixels to us, | |
2183 | * or we might hang the display. | |
2184 | */ | |
2185 | assert_planes_disabled(dev_priv, pipe); | |
93ce0ba6 | 2186 | assert_cursor_disabled(dev_priv, pipe); |
19332d7a | 2187 | assert_sprites_disabled(dev_priv, pipe); |
b24e7179 | 2188 | |
702e7a56 | 2189 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 2190 | val = I915_READ(reg); |
00d70b15 CW |
2191 | if ((val & PIPECONF_ENABLE) == 0) |
2192 | return; | |
2193 | ||
67adc644 VS |
2194 | /* |
2195 | * Double wide has implications for planes | |
2196 | * so best keep it disabled when not needed. | |
2197 | */ | |
6e3c9717 | 2198 | if (crtc->config->double_wide) |
67adc644 VS |
2199 | val &= ~PIPECONF_DOUBLE_WIDE; |
2200 | ||
2201 | /* Don't disable pipe or pipe PLLs if needed */ | |
b6b5d049 VS |
2202 | if (!(pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) && |
2203 | !(pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
67adc644 VS |
2204 | val &= ~PIPECONF_ENABLE; |
2205 | ||
2206 | I915_WRITE(reg, val); | |
2207 | if ((val & PIPECONF_ENABLE) == 0) | |
2208 | intel_wait_for_pipe_off(crtc); | |
b24e7179 JB |
2209 | } |
2210 | ||
693db184 CW |
2211 | static bool need_vtd_wa(struct drm_device *dev) |
2212 | { | |
2213 | #ifdef CONFIG_INTEL_IOMMU | |
2214 | if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped) | |
2215 | return true; | |
2216 | #endif | |
2217 | return false; | |
2218 | } | |
2219 | ||
50470bb0 | 2220 | unsigned int |
6761dd31 | 2221 | intel_tile_height(struct drm_device *dev, uint32_t pixel_format, |
fe47ea0c | 2222 | uint64_t fb_format_modifier, unsigned int plane) |
a57ce0b2 | 2223 | { |
6761dd31 TU |
2224 | unsigned int tile_height; |
2225 | uint32_t pixel_bytes; | |
a57ce0b2 | 2226 | |
b5d0e9bf DL |
2227 | switch (fb_format_modifier) { |
2228 | case DRM_FORMAT_MOD_NONE: | |
2229 | tile_height = 1; | |
2230 | break; | |
2231 | case I915_FORMAT_MOD_X_TILED: | |
2232 | tile_height = IS_GEN2(dev) ? 16 : 8; | |
2233 | break; | |
2234 | case I915_FORMAT_MOD_Y_TILED: | |
2235 | tile_height = 32; | |
2236 | break; | |
2237 | case I915_FORMAT_MOD_Yf_TILED: | |
fe47ea0c | 2238 | pixel_bytes = drm_format_plane_cpp(pixel_format, plane); |
6761dd31 | 2239 | switch (pixel_bytes) { |
b5d0e9bf | 2240 | default: |
6761dd31 | 2241 | case 1: |
b5d0e9bf DL |
2242 | tile_height = 64; |
2243 | break; | |
6761dd31 TU |
2244 | case 2: |
2245 | case 4: | |
b5d0e9bf DL |
2246 | tile_height = 32; |
2247 | break; | |
6761dd31 | 2248 | case 8: |
b5d0e9bf DL |
2249 | tile_height = 16; |
2250 | break; | |
6761dd31 | 2251 | case 16: |
b5d0e9bf DL |
2252 | WARN_ONCE(1, |
2253 | "128-bit pixels are not supported for display!"); | |
2254 | tile_height = 16; | |
2255 | break; | |
2256 | } | |
2257 | break; | |
2258 | default: | |
2259 | MISSING_CASE(fb_format_modifier); | |
2260 | tile_height = 1; | |
2261 | break; | |
2262 | } | |
091df6cb | 2263 | |
6761dd31 TU |
2264 | return tile_height; |
2265 | } | |
2266 | ||
2267 | unsigned int | |
2268 | intel_fb_align_height(struct drm_device *dev, unsigned int height, | |
2269 | uint32_t pixel_format, uint64_t fb_format_modifier) | |
2270 | { | |
2271 | return ALIGN(height, intel_tile_height(dev, pixel_format, | |
fe47ea0c | 2272 | fb_format_modifier, 0)); |
a57ce0b2 JB |
2273 | } |
2274 | ||
75c82a53 | 2275 | static void |
f64b98cd TU |
2276 | intel_fill_fb_ggtt_view(struct i915_ggtt_view *view, struct drm_framebuffer *fb, |
2277 | const struct drm_plane_state *plane_state) | |
2278 | { | |
a6d09186 | 2279 | struct intel_rotation_info *info = &view->params.rotation_info; |
84fe03f7 | 2280 | unsigned int tile_height, tile_pitch; |
50470bb0 | 2281 | |
f64b98cd TU |
2282 | *view = i915_ggtt_view_normal; |
2283 | ||
50470bb0 | 2284 | if (!plane_state) |
75c82a53 | 2285 | return; |
50470bb0 | 2286 | |
121920fa | 2287 | if (!intel_rotation_90_or_270(plane_state->rotation)) |
75c82a53 | 2288 | return; |
50470bb0 | 2289 | |
9abc4648 | 2290 | *view = i915_ggtt_view_rotated; |
50470bb0 TU |
2291 | |
2292 | info->height = fb->height; | |
2293 | info->pixel_format = fb->pixel_format; | |
2294 | info->pitch = fb->pitches[0]; | |
89e3e142 | 2295 | info->uv_offset = fb->offsets[1]; |
50470bb0 TU |
2296 | info->fb_modifier = fb->modifier[0]; |
2297 | ||
84fe03f7 | 2298 | tile_height = intel_tile_height(fb->dev, fb->pixel_format, |
fe47ea0c | 2299 | fb->modifier[0], 0); |
84fe03f7 TU |
2300 | tile_pitch = PAGE_SIZE / tile_height; |
2301 | info->width_pages = DIV_ROUND_UP(fb->pitches[0], tile_pitch); | |
2302 | info->height_pages = DIV_ROUND_UP(fb->height, tile_height); | |
2303 | info->size = info->width_pages * info->height_pages * PAGE_SIZE; | |
2304 | ||
89e3e142 TU |
2305 | if (info->pixel_format == DRM_FORMAT_NV12) { |
2306 | tile_height = intel_tile_height(fb->dev, fb->pixel_format, | |
2307 | fb->modifier[0], 1); | |
2308 | tile_pitch = PAGE_SIZE / tile_height; | |
2309 | info->width_pages_uv = DIV_ROUND_UP(fb->pitches[0], tile_pitch); | |
2310 | info->height_pages_uv = DIV_ROUND_UP(fb->height / 2, | |
2311 | tile_height); | |
2312 | info->size_uv = info->width_pages_uv * info->height_pages_uv * | |
2313 | PAGE_SIZE; | |
2314 | } | |
f64b98cd TU |
2315 | } |
2316 | ||
4e9a86b6 VS |
2317 | static unsigned int intel_linear_alignment(struct drm_i915_private *dev_priv) |
2318 | { | |
2319 | if (INTEL_INFO(dev_priv)->gen >= 9) | |
2320 | return 256 * 1024; | |
985b8bb4 VS |
2321 | else if (IS_BROADWATER(dev_priv) || IS_CRESTLINE(dev_priv) || |
2322 | IS_VALLEYVIEW(dev_priv)) | |
4e9a86b6 VS |
2323 | return 128 * 1024; |
2324 | else if (INTEL_INFO(dev_priv)->gen >= 4) | |
2325 | return 4 * 1024; | |
2326 | else | |
44c5905e | 2327 | return 0; |
4e9a86b6 VS |
2328 | } |
2329 | ||
127bd2ac | 2330 | int |
850c4cdc TU |
2331 | intel_pin_and_fence_fb_obj(struct drm_plane *plane, |
2332 | struct drm_framebuffer *fb, | |
7580d774 | 2333 | const struct drm_plane_state *plane_state) |
6b95a207 | 2334 | { |
850c4cdc | 2335 | struct drm_device *dev = fb->dev; |
ce453d81 | 2336 | struct drm_i915_private *dev_priv = dev->dev_private; |
850c4cdc | 2337 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
f64b98cd | 2338 | struct i915_ggtt_view view; |
6b95a207 KH |
2339 | u32 alignment; |
2340 | int ret; | |
2341 | ||
ebcdd39e MR |
2342 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
2343 | ||
7b911adc TU |
2344 | switch (fb->modifier[0]) { |
2345 | case DRM_FORMAT_MOD_NONE: | |
4e9a86b6 | 2346 | alignment = intel_linear_alignment(dev_priv); |
6b95a207 | 2347 | break; |
7b911adc | 2348 | case I915_FORMAT_MOD_X_TILED: |
1fada4cc DL |
2349 | if (INTEL_INFO(dev)->gen >= 9) |
2350 | alignment = 256 * 1024; | |
2351 | else { | |
2352 | /* pin() will align the object as required by fence */ | |
2353 | alignment = 0; | |
2354 | } | |
6b95a207 | 2355 | break; |
7b911adc | 2356 | case I915_FORMAT_MOD_Y_TILED: |
1327b9a1 DL |
2357 | case I915_FORMAT_MOD_Yf_TILED: |
2358 | if (WARN_ONCE(INTEL_INFO(dev)->gen < 9, | |
2359 | "Y tiling bo slipped through, driver bug!\n")) | |
2360 | return -EINVAL; | |
2361 | alignment = 1 * 1024 * 1024; | |
2362 | break; | |
6b95a207 | 2363 | default: |
7b911adc TU |
2364 | MISSING_CASE(fb->modifier[0]); |
2365 | return -EINVAL; | |
6b95a207 KH |
2366 | } |
2367 | ||
75c82a53 | 2368 | intel_fill_fb_ggtt_view(&view, fb, plane_state); |
f64b98cd | 2369 | |
693db184 CW |
2370 | /* Note that the w/a also requires 64 PTE of padding following the |
2371 | * bo. We currently fill all unused PTE with the shadow page and so | |
2372 | * we should always have valid PTE following the scanout preventing | |
2373 | * the VT-d warning. | |
2374 | */ | |
2375 | if (need_vtd_wa(dev) && alignment < 256 * 1024) | |
2376 | alignment = 256 * 1024; | |
2377 | ||
d6dd6843 PZ |
2378 | /* |
2379 | * Global gtt pte registers are special registers which actually forward | |
2380 | * writes to a chunk of system memory. Which means that there is no risk | |
2381 | * that the register values disappear as soon as we call | |
2382 | * intel_runtime_pm_put(), so it is correct to wrap only the | |
2383 | * pin/unpin/fence and not more. | |
2384 | */ | |
2385 | intel_runtime_pm_get(dev_priv); | |
2386 | ||
7580d774 ML |
2387 | ret = i915_gem_object_pin_to_display_plane(obj, alignment, |
2388 | &view); | |
48b956c5 | 2389 | if (ret) |
b26a6b35 | 2390 | goto err_pm; |
6b95a207 KH |
2391 | |
2392 | /* Install a fence for tiled scan-out. Pre-i965 always needs a | |
2393 | * fence, whereas 965+ only requires a fence if using | |
2394 | * framebuffer compression. For simplicity, we always install | |
2395 | * a fence as the cost is not that onerous. | |
2396 | */ | |
9807216f VK |
2397 | if (view.type == I915_GGTT_VIEW_NORMAL) { |
2398 | ret = i915_gem_object_get_fence(obj); | |
2399 | if (ret == -EDEADLK) { | |
2400 | /* | |
2401 | * -EDEADLK means there are no free fences | |
2402 | * no pending flips. | |
2403 | * | |
2404 | * This is propagated to atomic, but it uses | |
2405 | * -EDEADLK to force a locking recovery, so | |
2406 | * change the returned error to -EBUSY. | |
2407 | */ | |
2408 | ret = -EBUSY; | |
2409 | goto err_unpin; | |
2410 | } else if (ret) | |
2411 | goto err_unpin; | |
1690e1eb | 2412 | |
9807216f VK |
2413 | i915_gem_object_pin_fence(obj); |
2414 | } | |
6b95a207 | 2415 | |
d6dd6843 | 2416 | intel_runtime_pm_put(dev_priv); |
6b95a207 | 2417 | return 0; |
48b956c5 CW |
2418 | |
2419 | err_unpin: | |
f64b98cd | 2420 | i915_gem_object_unpin_from_display_plane(obj, &view); |
b26a6b35 | 2421 | err_pm: |
d6dd6843 | 2422 | intel_runtime_pm_put(dev_priv); |
48b956c5 | 2423 | return ret; |
6b95a207 KH |
2424 | } |
2425 | ||
82bc3b2d TU |
2426 | static void intel_unpin_fb_obj(struct drm_framebuffer *fb, |
2427 | const struct drm_plane_state *plane_state) | |
1690e1eb | 2428 | { |
82bc3b2d | 2429 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
f64b98cd | 2430 | struct i915_ggtt_view view; |
82bc3b2d | 2431 | |
ebcdd39e MR |
2432 | WARN_ON(!mutex_is_locked(&obj->base.dev->struct_mutex)); |
2433 | ||
75c82a53 | 2434 | intel_fill_fb_ggtt_view(&view, fb, plane_state); |
f64b98cd | 2435 | |
9807216f VK |
2436 | if (view.type == I915_GGTT_VIEW_NORMAL) |
2437 | i915_gem_object_unpin_fence(obj); | |
2438 | ||
f64b98cd | 2439 | i915_gem_object_unpin_from_display_plane(obj, &view); |
1690e1eb CW |
2440 | } |
2441 | ||
c2c75131 DV |
2442 | /* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel |
2443 | * is assumed to be a power-of-two. */ | |
4e9a86b6 VS |
2444 | unsigned long intel_gen4_compute_page_offset(struct drm_i915_private *dev_priv, |
2445 | int *x, int *y, | |
bc752862 CW |
2446 | unsigned int tiling_mode, |
2447 | unsigned int cpp, | |
2448 | unsigned int pitch) | |
c2c75131 | 2449 | { |
bc752862 CW |
2450 | if (tiling_mode != I915_TILING_NONE) { |
2451 | unsigned int tile_rows, tiles; | |
c2c75131 | 2452 | |
bc752862 CW |
2453 | tile_rows = *y / 8; |
2454 | *y %= 8; | |
c2c75131 | 2455 | |
bc752862 CW |
2456 | tiles = *x / (512/cpp); |
2457 | *x %= 512/cpp; | |
2458 | ||
2459 | return tile_rows * pitch * 8 + tiles * 4096; | |
2460 | } else { | |
4e9a86b6 | 2461 | unsigned int alignment = intel_linear_alignment(dev_priv) - 1; |
bc752862 CW |
2462 | unsigned int offset; |
2463 | ||
2464 | offset = *y * pitch + *x * cpp; | |
4e9a86b6 VS |
2465 | *y = (offset & alignment) / pitch; |
2466 | *x = ((offset & alignment) - *y * pitch) / cpp; | |
2467 | return offset & ~alignment; | |
bc752862 | 2468 | } |
c2c75131 DV |
2469 | } |
2470 | ||
b35d63fa | 2471 | static int i9xx_format_to_fourcc(int format) |
46f297fb JB |
2472 | { |
2473 | switch (format) { | |
2474 | case DISPPLANE_8BPP: | |
2475 | return DRM_FORMAT_C8; | |
2476 | case DISPPLANE_BGRX555: | |
2477 | return DRM_FORMAT_XRGB1555; | |
2478 | case DISPPLANE_BGRX565: | |
2479 | return DRM_FORMAT_RGB565; | |
2480 | default: | |
2481 | case DISPPLANE_BGRX888: | |
2482 | return DRM_FORMAT_XRGB8888; | |
2483 | case DISPPLANE_RGBX888: | |
2484 | return DRM_FORMAT_XBGR8888; | |
2485 | case DISPPLANE_BGRX101010: | |
2486 | return DRM_FORMAT_XRGB2101010; | |
2487 | case DISPPLANE_RGBX101010: | |
2488 | return DRM_FORMAT_XBGR2101010; | |
2489 | } | |
2490 | } | |
2491 | ||
bc8d7dff DL |
2492 | static int skl_format_to_fourcc(int format, bool rgb_order, bool alpha) |
2493 | { | |
2494 | switch (format) { | |
2495 | case PLANE_CTL_FORMAT_RGB_565: | |
2496 | return DRM_FORMAT_RGB565; | |
2497 | default: | |
2498 | case PLANE_CTL_FORMAT_XRGB_8888: | |
2499 | if (rgb_order) { | |
2500 | if (alpha) | |
2501 | return DRM_FORMAT_ABGR8888; | |
2502 | else | |
2503 | return DRM_FORMAT_XBGR8888; | |
2504 | } else { | |
2505 | if (alpha) | |
2506 | return DRM_FORMAT_ARGB8888; | |
2507 | else | |
2508 | return DRM_FORMAT_XRGB8888; | |
2509 | } | |
2510 | case PLANE_CTL_FORMAT_XRGB_2101010: | |
2511 | if (rgb_order) | |
2512 | return DRM_FORMAT_XBGR2101010; | |
2513 | else | |
2514 | return DRM_FORMAT_XRGB2101010; | |
2515 | } | |
2516 | } | |
2517 | ||
5724dbd1 | 2518 | static bool |
f6936e29 DV |
2519 | intel_alloc_initial_plane_obj(struct intel_crtc *crtc, |
2520 | struct intel_initial_plane_config *plane_config) | |
46f297fb JB |
2521 | { |
2522 | struct drm_device *dev = crtc->base.dev; | |
3badb49f | 2523 | struct drm_i915_private *dev_priv = to_i915(dev); |
46f297fb JB |
2524 | struct drm_i915_gem_object *obj = NULL; |
2525 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; | |
2d14030b | 2526 | struct drm_framebuffer *fb = &plane_config->fb->base; |
f37b5c2b DV |
2527 | u32 base_aligned = round_down(plane_config->base, PAGE_SIZE); |
2528 | u32 size_aligned = round_up(plane_config->base + plane_config->size, | |
2529 | PAGE_SIZE); | |
2530 | ||
2531 | size_aligned -= base_aligned; | |
46f297fb | 2532 | |
ff2652ea CW |
2533 | if (plane_config->size == 0) |
2534 | return false; | |
2535 | ||
3badb49f PZ |
2536 | /* If the FB is too big, just don't use it since fbdev is not very |
2537 | * important and we should probably use that space with FBC or other | |
2538 | * features. */ | |
2539 | if (size_aligned * 2 > dev_priv->gtt.stolen_usable_size) | |
2540 | return false; | |
2541 | ||
f37b5c2b DV |
2542 | obj = i915_gem_object_create_stolen_for_preallocated(dev, |
2543 | base_aligned, | |
2544 | base_aligned, | |
2545 | size_aligned); | |
46f297fb | 2546 | if (!obj) |
484b41dd | 2547 | return false; |
46f297fb | 2548 | |
49af449b DL |
2549 | obj->tiling_mode = plane_config->tiling; |
2550 | if (obj->tiling_mode == I915_TILING_X) | |
6bf129df | 2551 | obj->stride = fb->pitches[0]; |
46f297fb | 2552 | |
6bf129df DL |
2553 | mode_cmd.pixel_format = fb->pixel_format; |
2554 | mode_cmd.width = fb->width; | |
2555 | mode_cmd.height = fb->height; | |
2556 | mode_cmd.pitches[0] = fb->pitches[0]; | |
18c5247e DV |
2557 | mode_cmd.modifier[0] = fb->modifier[0]; |
2558 | mode_cmd.flags = DRM_MODE_FB_MODIFIERS; | |
46f297fb JB |
2559 | |
2560 | mutex_lock(&dev->struct_mutex); | |
6bf129df | 2561 | if (intel_framebuffer_init(dev, to_intel_framebuffer(fb), |
484b41dd | 2562 | &mode_cmd, obj)) { |
46f297fb JB |
2563 | DRM_DEBUG_KMS("intel fb init failed\n"); |
2564 | goto out_unref_obj; | |
2565 | } | |
46f297fb | 2566 | mutex_unlock(&dev->struct_mutex); |
484b41dd | 2567 | |
f6936e29 | 2568 | DRM_DEBUG_KMS("initial plane fb obj %p\n", obj); |
484b41dd | 2569 | return true; |
46f297fb JB |
2570 | |
2571 | out_unref_obj: | |
2572 | drm_gem_object_unreference(&obj->base); | |
2573 | mutex_unlock(&dev->struct_mutex); | |
484b41dd JB |
2574 | return false; |
2575 | } | |
2576 | ||
afd65eb4 MR |
2577 | /* Update plane->state->fb to match plane->fb after driver-internal updates */ |
2578 | static void | |
2579 | update_state_fb(struct drm_plane *plane) | |
2580 | { | |
2581 | if (plane->fb == plane->state->fb) | |
2582 | return; | |
2583 | ||
2584 | if (plane->state->fb) | |
2585 | drm_framebuffer_unreference(plane->state->fb); | |
2586 | plane->state->fb = plane->fb; | |
2587 | if (plane->state->fb) | |
2588 | drm_framebuffer_reference(plane->state->fb); | |
2589 | } | |
2590 | ||
5724dbd1 | 2591 | static void |
f6936e29 DV |
2592 | intel_find_initial_plane_obj(struct intel_crtc *intel_crtc, |
2593 | struct intel_initial_plane_config *plane_config) | |
484b41dd JB |
2594 | { |
2595 | struct drm_device *dev = intel_crtc->base.dev; | |
d9ceb816 | 2596 | struct drm_i915_private *dev_priv = dev->dev_private; |
484b41dd JB |
2597 | struct drm_crtc *c; |
2598 | struct intel_crtc *i; | |
2ff8fde1 | 2599 | struct drm_i915_gem_object *obj; |
88595ac9 | 2600 | struct drm_plane *primary = intel_crtc->base.primary; |
be5651f2 | 2601 | struct drm_plane_state *plane_state = primary->state; |
88595ac9 | 2602 | struct drm_framebuffer *fb; |
484b41dd | 2603 | |
2d14030b | 2604 | if (!plane_config->fb) |
484b41dd JB |
2605 | return; |
2606 | ||
f6936e29 | 2607 | if (intel_alloc_initial_plane_obj(intel_crtc, plane_config)) { |
88595ac9 DV |
2608 | fb = &plane_config->fb->base; |
2609 | goto valid_fb; | |
f55548b5 | 2610 | } |
484b41dd | 2611 | |
2d14030b | 2612 | kfree(plane_config->fb); |
484b41dd JB |
2613 | |
2614 | /* | |
2615 | * Failed to alloc the obj, check to see if we should share | |
2616 | * an fb with another CRTC instead | |
2617 | */ | |
70e1e0ec | 2618 | for_each_crtc(dev, c) { |
484b41dd JB |
2619 | i = to_intel_crtc(c); |
2620 | ||
2621 | if (c == &intel_crtc->base) | |
2622 | continue; | |
2623 | ||
2ff8fde1 MR |
2624 | if (!i->active) |
2625 | continue; | |
2626 | ||
88595ac9 DV |
2627 | fb = c->primary->fb; |
2628 | if (!fb) | |
484b41dd JB |
2629 | continue; |
2630 | ||
88595ac9 | 2631 | obj = intel_fb_obj(fb); |
2ff8fde1 | 2632 | if (i915_gem_obj_ggtt_offset(obj) == plane_config->base) { |
88595ac9 DV |
2633 | drm_framebuffer_reference(fb); |
2634 | goto valid_fb; | |
484b41dd JB |
2635 | } |
2636 | } | |
88595ac9 DV |
2637 | |
2638 | return; | |
2639 | ||
2640 | valid_fb: | |
f44e2659 VS |
2641 | plane_state->src_x = 0; |
2642 | plane_state->src_y = 0; | |
be5651f2 ML |
2643 | plane_state->src_w = fb->width << 16; |
2644 | plane_state->src_h = fb->height << 16; | |
2645 | ||
f44e2659 VS |
2646 | plane_state->crtc_x = 0; |
2647 | plane_state->crtc_y = 0; | |
be5651f2 ML |
2648 | plane_state->crtc_w = fb->width; |
2649 | plane_state->crtc_h = fb->height; | |
2650 | ||
88595ac9 DV |
2651 | obj = intel_fb_obj(fb); |
2652 | if (obj->tiling_mode != I915_TILING_NONE) | |
2653 | dev_priv->preserve_bios_swizzle = true; | |
2654 | ||
be5651f2 ML |
2655 | drm_framebuffer_reference(fb); |
2656 | primary->fb = primary->state->fb = fb; | |
36750f28 | 2657 | primary->crtc = primary->state->crtc = &intel_crtc->base; |
36750f28 | 2658 | intel_crtc->base.state->plane_mask |= (1 << drm_plane_index(primary)); |
a9ff8714 | 2659 | obj->frontbuffer_bits |= to_intel_plane(primary)->frontbuffer_bit; |
46f297fb JB |
2660 | } |
2661 | ||
29b9bde6 DV |
2662 | static void i9xx_update_primary_plane(struct drm_crtc *crtc, |
2663 | struct drm_framebuffer *fb, | |
2664 | int x, int y) | |
81255565 JB |
2665 | { |
2666 | struct drm_device *dev = crtc->dev; | |
2667 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2668 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
b70709a6 ML |
2669 | struct drm_plane *primary = crtc->primary; |
2670 | bool visible = to_intel_plane_state(primary->state)->visible; | |
c9ba6fad | 2671 | struct drm_i915_gem_object *obj; |
81255565 | 2672 | int plane = intel_crtc->plane; |
e506a0c6 | 2673 | unsigned long linear_offset; |
81255565 | 2674 | u32 dspcntr; |
f0f59a00 | 2675 | i915_reg_t reg = DSPCNTR(plane); |
48404c1e | 2676 | int pixel_size; |
f45651ba | 2677 | |
b70709a6 | 2678 | if (!visible || !fb) { |
fdd508a6 VS |
2679 | I915_WRITE(reg, 0); |
2680 | if (INTEL_INFO(dev)->gen >= 4) | |
2681 | I915_WRITE(DSPSURF(plane), 0); | |
2682 | else | |
2683 | I915_WRITE(DSPADDR(plane), 0); | |
2684 | POSTING_READ(reg); | |
2685 | return; | |
2686 | } | |
2687 | ||
c9ba6fad VS |
2688 | obj = intel_fb_obj(fb); |
2689 | if (WARN_ON(obj == NULL)) | |
2690 | return; | |
2691 | ||
2692 | pixel_size = drm_format_plane_cpp(fb->pixel_format, 0); | |
2693 | ||
f45651ba VS |
2694 | dspcntr = DISPPLANE_GAMMA_ENABLE; |
2695 | ||
fdd508a6 | 2696 | dspcntr |= DISPLAY_PLANE_ENABLE; |
f45651ba VS |
2697 | |
2698 | if (INTEL_INFO(dev)->gen < 4) { | |
2699 | if (intel_crtc->pipe == PIPE_B) | |
2700 | dspcntr |= DISPPLANE_SEL_PIPE_B; | |
2701 | ||
2702 | /* pipesrc and dspsize control the size that is scaled from, | |
2703 | * which should always be the user's requested size. | |
2704 | */ | |
2705 | I915_WRITE(DSPSIZE(plane), | |
6e3c9717 ACO |
2706 | ((intel_crtc->config->pipe_src_h - 1) << 16) | |
2707 | (intel_crtc->config->pipe_src_w - 1)); | |
f45651ba | 2708 | I915_WRITE(DSPPOS(plane), 0); |
c14b0485 VS |
2709 | } else if (IS_CHERRYVIEW(dev) && plane == PLANE_B) { |
2710 | I915_WRITE(PRIMSIZE(plane), | |
6e3c9717 ACO |
2711 | ((intel_crtc->config->pipe_src_h - 1) << 16) | |
2712 | (intel_crtc->config->pipe_src_w - 1)); | |
c14b0485 VS |
2713 | I915_WRITE(PRIMPOS(plane), 0); |
2714 | I915_WRITE(PRIMCNSTALPHA(plane), 0); | |
f45651ba | 2715 | } |
81255565 | 2716 | |
57779d06 VS |
2717 | switch (fb->pixel_format) { |
2718 | case DRM_FORMAT_C8: | |
81255565 JB |
2719 | dspcntr |= DISPPLANE_8BPP; |
2720 | break; | |
57779d06 | 2721 | case DRM_FORMAT_XRGB1555: |
57779d06 | 2722 | dspcntr |= DISPPLANE_BGRX555; |
81255565 | 2723 | break; |
57779d06 VS |
2724 | case DRM_FORMAT_RGB565: |
2725 | dspcntr |= DISPPLANE_BGRX565; | |
2726 | break; | |
2727 | case DRM_FORMAT_XRGB8888: | |
57779d06 VS |
2728 | dspcntr |= DISPPLANE_BGRX888; |
2729 | break; | |
2730 | case DRM_FORMAT_XBGR8888: | |
57779d06 VS |
2731 | dspcntr |= DISPPLANE_RGBX888; |
2732 | break; | |
2733 | case DRM_FORMAT_XRGB2101010: | |
57779d06 VS |
2734 | dspcntr |= DISPPLANE_BGRX101010; |
2735 | break; | |
2736 | case DRM_FORMAT_XBGR2101010: | |
57779d06 | 2737 | dspcntr |= DISPPLANE_RGBX101010; |
81255565 JB |
2738 | break; |
2739 | default: | |
baba133a | 2740 | BUG(); |
81255565 | 2741 | } |
57779d06 | 2742 | |
f45651ba VS |
2743 | if (INTEL_INFO(dev)->gen >= 4 && |
2744 | obj->tiling_mode != I915_TILING_NONE) | |
2745 | dspcntr |= DISPPLANE_TILED; | |
81255565 | 2746 | |
de1aa629 VS |
2747 | if (IS_G4X(dev)) |
2748 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; | |
2749 | ||
b9897127 | 2750 | linear_offset = y * fb->pitches[0] + x * pixel_size; |
81255565 | 2751 | |
c2c75131 DV |
2752 | if (INTEL_INFO(dev)->gen >= 4) { |
2753 | intel_crtc->dspaddr_offset = | |
4e9a86b6 VS |
2754 | intel_gen4_compute_page_offset(dev_priv, |
2755 | &x, &y, obj->tiling_mode, | |
b9897127 | 2756 | pixel_size, |
bc752862 | 2757 | fb->pitches[0]); |
c2c75131 DV |
2758 | linear_offset -= intel_crtc->dspaddr_offset; |
2759 | } else { | |
e506a0c6 | 2760 | intel_crtc->dspaddr_offset = linear_offset; |
c2c75131 | 2761 | } |
e506a0c6 | 2762 | |
8e7d688b | 2763 | if (crtc->primary->state->rotation == BIT(DRM_ROTATE_180)) { |
48404c1e SJ |
2764 | dspcntr |= DISPPLANE_ROTATE_180; |
2765 | ||
6e3c9717 ACO |
2766 | x += (intel_crtc->config->pipe_src_w - 1); |
2767 | y += (intel_crtc->config->pipe_src_h - 1); | |
48404c1e SJ |
2768 | |
2769 | /* Finding the last pixel of the last line of the display | |
2770 | data and adding to linear_offset*/ | |
2771 | linear_offset += | |
6e3c9717 ACO |
2772 | (intel_crtc->config->pipe_src_h - 1) * fb->pitches[0] + |
2773 | (intel_crtc->config->pipe_src_w - 1) * pixel_size; | |
48404c1e SJ |
2774 | } |
2775 | ||
2db3366b PZ |
2776 | intel_crtc->adjusted_x = x; |
2777 | intel_crtc->adjusted_y = y; | |
2778 | ||
48404c1e SJ |
2779 | I915_WRITE(reg, dspcntr); |
2780 | ||
01f2c773 | 2781 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
a6c45cf0 | 2782 | if (INTEL_INFO(dev)->gen >= 4) { |
85ba7b7d DV |
2783 | I915_WRITE(DSPSURF(plane), |
2784 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
5eddb70b | 2785 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); |
e506a0c6 | 2786 | I915_WRITE(DSPLINOFF(plane), linear_offset); |
5eddb70b | 2787 | } else |
f343c5f6 | 2788 | I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset); |
5eddb70b | 2789 | POSTING_READ(reg); |
17638cd6 JB |
2790 | } |
2791 | ||
29b9bde6 DV |
2792 | static void ironlake_update_primary_plane(struct drm_crtc *crtc, |
2793 | struct drm_framebuffer *fb, | |
2794 | int x, int y) | |
17638cd6 JB |
2795 | { |
2796 | struct drm_device *dev = crtc->dev; | |
2797 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2798 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
b70709a6 ML |
2799 | struct drm_plane *primary = crtc->primary; |
2800 | bool visible = to_intel_plane_state(primary->state)->visible; | |
c9ba6fad | 2801 | struct drm_i915_gem_object *obj; |
17638cd6 | 2802 | int plane = intel_crtc->plane; |
e506a0c6 | 2803 | unsigned long linear_offset; |
17638cd6 | 2804 | u32 dspcntr; |
f0f59a00 | 2805 | i915_reg_t reg = DSPCNTR(plane); |
48404c1e | 2806 | int pixel_size; |
f45651ba | 2807 | |
b70709a6 | 2808 | if (!visible || !fb) { |
fdd508a6 VS |
2809 | I915_WRITE(reg, 0); |
2810 | I915_WRITE(DSPSURF(plane), 0); | |
2811 | POSTING_READ(reg); | |
2812 | return; | |
2813 | } | |
2814 | ||
c9ba6fad VS |
2815 | obj = intel_fb_obj(fb); |
2816 | if (WARN_ON(obj == NULL)) | |
2817 | return; | |
2818 | ||
2819 | pixel_size = drm_format_plane_cpp(fb->pixel_format, 0); | |
2820 | ||
f45651ba VS |
2821 | dspcntr = DISPPLANE_GAMMA_ENABLE; |
2822 | ||
fdd508a6 | 2823 | dspcntr |= DISPLAY_PLANE_ENABLE; |
f45651ba VS |
2824 | |
2825 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) | |
2826 | dspcntr |= DISPPLANE_PIPE_CSC_ENABLE; | |
17638cd6 | 2827 | |
57779d06 VS |
2828 | switch (fb->pixel_format) { |
2829 | case DRM_FORMAT_C8: | |
17638cd6 JB |
2830 | dspcntr |= DISPPLANE_8BPP; |
2831 | break; | |
57779d06 VS |
2832 | case DRM_FORMAT_RGB565: |
2833 | dspcntr |= DISPPLANE_BGRX565; | |
17638cd6 | 2834 | break; |
57779d06 | 2835 | case DRM_FORMAT_XRGB8888: |
57779d06 VS |
2836 | dspcntr |= DISPPLANE_BGRX888; |
2837 | break; | |
2838 | case DRM_FORMAT_XBGR8888: | |
57779d06 VS |
2839 | dspcntr |= DISPPLANE_RGBX888; |
2840 | break; | |
2841 | case DRM_FORMAT_XRGB2101010: | |
57779d06 VS |
2842 | dspcntr |= DISPPLANE_BGRX101010; |
2843 | break; | |
2844 | case DRM_FORMAT_XBGR2101010: | |
57779d06 | 2845 | dspcntr |= DISPPLANE_RGBX101010; |
17638cd6 JB |
2846 | break; |
2847 | default: | |
baba133a | 2848 | BUG(); |
17638cd6 JB |
2849 | } |
2850 | ||
2851 | if (obj->tiling_mode != I915_TILING_NONE) | |
2852 | dspcntr |= DISPPLANE_TILED; | |
17638cd6 | 2853 | |
f45651ba | 2854 | if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) |
1f5d76db | 2855 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; |
17638cd6 | 2856 | |
b9897127 | 2857 | linear_offset = y * fb->pitches[0] + x * pixel_size; |
c2c75131 | 2858 | intel_crtc->dspaddr_offset = |
4e9a86b6 VS |
2859 | intel_gen4_compute_page_offset(dev_priv, |
2860 | &x, &y, obj->tiling_mode, | |
b9897127 | 2861 | pixel_size, |
bc752862 | 2862 | fb->pitches[0]); |
c2c75131 | 2863 | linear_offset -= intel_crtc->dspaddr_offset; |
8e7d688b | 2864 | if (crtc->primary->state->rotation == BIT(DRM_ROTATE_180)) { |
48404c1e SJ |
2865 | dspcntr |= DISPPLANE_ROTATE_180; |
2866 | ||
2867 | if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) { | |
6e3c9717 ACO |
2868 | x += (intel_crtc->config->pipe_src_w - 1); |
2869 | y += (intel_crtc->config->pipe_src_h - 1); | |
48404c1e SJ |
2870 | |
2871 | /* Finding the last pixel of the last line of the display | |
2872 | data and adding to linear_offset*/ | |
2873 | linear_offset += | |
6e3c9717 ACO |
2874 | (intel_crtc->config->pipe_src_h - 1) * fb->pitches[0] + |
2875 | (intel_crtc->config->pipe_src_w - 1) * pixel_size; | |
48404c1e SJ |
2876 | } |
2877 | } | |
2878 | ||
2db3366b PZ |
2879 | intel_crtc->adjusted_x = x; |
2880 | intel_crtc->adjusted_y = y; | |
2881 | ||
48404c1e | 2882 | I915_WRITE(reg, dspcntr); |
17638cd6 | 2883 | |
01f2c773 | 2884 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
85ba7b7d DV |
2885 | I915_WRITE(DSPSURF(plane), |
2886 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
b3dc685e | 2887 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
bc1c91eb DL |
2888 | I915_WRITE(DSPOFFSET(plane), (y << 16) | x); |
2889 | } else { | |
2890 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); | |
2891 | I915_WRITE(DSPLINOFF(plane), linear_offset); | |
2892 | } | |
17638cd6 | 2893 | POSTING_READ(reg); |
17638cd6 JB |
2894 | } |
2895 | ||
b321803d DL |
2896 | u32 intel_fb_stride_alignment(struct drm_device *dev, uint64_t fb_modifier, |
2897 | uint32_t pixel_format) | |
2898 | { | |
2899 | u32 bits_per_pixel = drm_format_plane_cpp(pixel_format, 0) * 8; | |
2900 | ||
2901 | /* | |
2902 | * The stride is either expressed as a multiple of 64 bytes | |
2903 | * chunks for linear buffers or in number of tiles for tiled | |
2904 | * buffers. | |
2905 | */ | |
2906 | switch (fb_modifier) { | |
2907 | case DRM_FORMAT_MOD_NONE: | |
2908 | return 64; | |
2909 | case I915_FORMAT_MOD_X_TILED: | |
2910 | if (INTEL_INFO(dev)->gen == 2) | |
2911 | return 128; | |
2912 | return 512; | |
2913 | case I915_FORMAT_MOD_Y_TILED: | |
2914 | /* No need to check for old gens and Y tiling since this is | |
2915 | * about the display engine and those will be blocked before | |
2916 | * we get here. | |
2917 | */ | |
2918 | return 128; | |
2919 | case I915_FORMAT_MOD_Yf_TILED: | |
2920 | if (bits_per_pixel == 8) | |
2921 | return 64; | |
2922 | else | |
2923 | return 128; | |
2924 | default: | |
2925 | MISSING_CASE(fb_modifier); | |
2926 | return 64; | |
2927 | } | |
2928 | } | |
2929 | ||
44eb0cb9 MK |
2930 | u32 intel_plane_obj_offset(struct intel_plane *intel_plane, |
2931 | struct drm_i915_gem_object *obj, | |
2932 | unsigned int plane) | |
121920fa | 2933 | { |
ce7f1728 | 2934 | struct i915_ggtt_view view; |
dedf278c | 2935 | struct i915_vma *vma; |
44eb0cb9 | 2936 | u64 offset; |
121920fa | 2937 | |
ce7f1728 DV |
2938 | intel_fill_fb_ggtt_view(&view, intel_plane->base.fb, |
2939 | intel_plane->base.state); | |
121920fa | 2940 | |
ce7f1728 | 2941 | vma = i915_gem_obj_to_ggtt_view(obj, &view); |
dedf278c | 2942 | if (WARN(!vma, "ggtt vma for display object not found! (view=%u)\n", |
ce7f1728 | 2943 | view.type)) |
dedf278c TU |
2944 | return -1; |
2945 | ||
44eb0cb9 | 2946 | offset = vma->node.start; |
dedf278c TU |
2947 | |
2948 | if (plane == 1) { | |
a6d09186 | 2949 | offset += vma->ggtt_view.params.rotation_info.uv_start_page * |
dedf278c TU |
2950 | PAGE_SIZE; |
2951 | } | |
2952 | ||
44eb0cb9 MK |
2953 | WARN_ON(upper_32_bits(offset)); |
2954 | ||
2955 | return lower_32_bits(offset); | |
121920fa TU |
2956 | } |
2957 | ||
e435d6e5 ML |
2958 | static void skl_detach_scaler(struct intel_crtc *intel_crtc, int id) |
2959 | { | |
2960 | struct drm_device *dev = intel_crtc->base.dev; | |
2961 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2962 | ||
2963 | I915_WRITE(SKL_PS_CTRL(intel_crtc->pipe, id), 0); | |
2964 | I915_WRITE(SKL_PS_WIN_POS(intel_crtc->pipe, id), 0); | |
2965 | I915_WRITE(SKL_PS_WIN_SZ(intel_crtc->pipe, id), 0); | |
e435d6e5 ML |
2966 | } |
2967 | ||
a1b2278e CK |
2968 | /* |
2969 | * This function detaches (aka. unbinds) unused scalers in hardware | |
2970 | */ | |
0583236e | 2971 | static void skl_detach_scalers(struct intel_crtc *intel_crtc) |
a1b2278e | 2972 | { |
a1b2278e CK |
2973 | struct intel_crtc_scaler_state *scaler_state; |
2974 | int i; | |
2975 | ||
a1b2278e CK |
2976 | scaler_state = &intel_crtc->config->scaler_state; |
2977 | ||
2978 | /* loop through and disable scalers that aren't in use */ | |
2979 | for (i = 0; i < intel_crtc->num_scalers; i++) { | |
e435d6e5 ML |
2980 | if (!scaler_state->scalers[i].in_use) |
2981 | skl_detach_scaler(intel_crtc, i); | |
a1b2278e CK |
2982 | } |
2983 | } | |
2984 | ||
6156a456 | 2985 | u32 skl_plane_ctl_format(uint32_t pixel_format) |
70d21f0e | 2986 | { |
6156a456 | 2987 | switch (pixel_format) { |
d161cf7a | 2988 | case DRM_FORMAT_C8: |
c34ce3d1 | 2989 | return PLANE_CTL_FORMAT_INDEXED; |
70d21f0e | 2990 | case DRM_FORMAT_RGB565: |
c34ce3d1 | 2991 | return PLANE_CTL_FORMAT_RGB_565; |
70d21f0e | 2992 | case DRM_FORMAT_XBGR8888: |
c34ce3d1 | 2993 | return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX; |
6156a456 | 2994 | case DRM_FORMAT_XRGB8888: |
c34ce3d1 | 2995 | return PLANE_CTL_FORMAT_XRGB_8888; |
6156a456 CK |
2996 | /* |
2997 | * XXX: For ARBG/ABGR formats we default to expecting scanout buffers | |
2998 | * to be already pre-multiplied. We need to add a knob (or a different | |
2999 | * DRM_FORMAT) for user-space to configure that. | |
3000 | */ | |
f75fb42a | 3001 | case DRM_FORMAT_ABGR8888: |
c34ce3d1 | 3002 | return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX | |
6156a456 | 3003 | PLANE_CTL_ALPHA_SW_PREMULTIPLY; |
6156a456 | 3004 | case DRM_FORMAT_ARGB8888: |
c34ce3d1 | 3005 | return PLANE_CTL_FORMAT_XRGB_8888 | |
6156a456 | 3006 | PLANE_CTL_ALPHA_SW_PREMULTIPLY; |
70d21f0e | 3007 | case DRM_FORMAT_XRGB2101010: |
c34ce3d1 | 3008 | return PLANE_CTL_FORMAT_XRGB_2101010; |
70d21f0e | 3009 | case DRM_FORMAT_XBGR2101010: |
c34ce3d1 | 3010 | return PLANE_CTL_ORDER_RGBX | PLANE_CTL_FORMAT_XRGB_2101010; |
6156a456 | 3011 | case DRM_FORMAT_YUYV: |
c34ce3d1 | 3012 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YUYV; |
6156a456 | 3013 | case DRM_FORMAT_YVYU: |
c34ce3d1 | 3014 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YVYU; |
6156a456 | 3015 | case DRM_FORMAT_UYVY: |
c34ce3d1 | 3016 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_UYVY; |
6156a456 | 3017 | case DRM_FORMAT_VYUY: |
c34ce3d1 | 3018 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_VYUY; |
70d21f0e | 3019 | default: |
4249eeef | 3020 | MISSING_CASE(pixel_format); |
70d21f0e | 3021 | } |
8cfcba41 | 3022 | |
c34ce3d1 | 3023 | return 0; |
6156a456 | 3024 | } |
70d21f0e | 3025 | |
6156a456 CK |
3026 | u32 skl_plane_ctl_tiling(uint64_t fb_modifier) |
3027 | { | |
6156a456 | 3028 | switch (fb_modifier) { |
30af77c4 | 3029 | case DRM_FORMAT_MOD_NONE: |
70d21f0e | 3030 | break; |
30af77c4 | 3031 | case I915_FORMAT_MOD_X_TILED: |
c34ce3d1 | 3032 | return PLANE_CTL_TILED_X; |
b321803d | 3033 | case I915_FORMAT_MOD_Y_TILED: |
c34ce3d1 | 3034 | return PLANE_CTL_TILED_Y; |
b321803d | 3035 | case I915_FORMAT_MOD_Yf_TILED: |
c34ce3d1 | 3036 | return PLANE_CTL_TILED_YF; |
70d21f0e | 3037 | default: |
6156a456 | 3038 | MISSING_CASE(fb_modifier); |
70d21f0e | 3039 | } |
8cfcba41 | 3040 | |
c34ce3d1 | 3041 | return 0; |
6156a456 | 3042 | } |
70d21f0e | 3043 | |
6156a456 CK |
3044 | u32 skl_plane_ctl_rotation(unsigned int rotation) |
3045 | { | |
3b7a5119 | 3046 | switch (rotation) { |
6156a456 CK |
3047 | case BIT(DRM_ROTATE_0): |
3048 | break; | |
1e8df167 SJ |
3049 | /* |
3050 | * DRM_ROTATE_ is counter clockwise to stay compatible with Xrandr | |
3051 | * while i915 HW rotation is clockwise, thats why this swapping. | |
3052 | */ | |
3b7a5119 | 3053 | case BIT(DRM_ROTATE_90): |
1e8df167 | 3054 | return PLANE_CTL_ROTATE_270; |
3b7a5119 | 3055 | case BIT(DRM_ROTATE_180): |
c34ce3d1 | 3056 | return PLANE_CTL_ROTATE_180; |
3b7a5119 | 3057 | case BIT(DRM_ROTATE_270): |
1e8df167 | 3058 | return PLANE_CTL_ROTATE_90; |
6156a456 CK |
3059 | default: |
3060 | MISSING_CASE(rotation); | |
3061 | } | |
3062 | ||
c34ce3d1 | 3063 | return 0; |
6156a456 CK |
3064 | } |
3065 | ||
3066 | static void skylake_update_primary_plane(struct drm_crtc *crtc, | |
3067 | struct drm_framebuffer *fb, | |
3068 | int x, int y) | |
3069 | { | |
3070 | struct drm_device *dev = crtc->dev; | |
3071 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3072 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
b70709a6 ML |
3073 | struct drm_plane *plane = crtc->primary; |
3074 | bool visible = to_intel_plane_state(plane->state)->visible; | |
6156a456 CK |
3075 | struct drm_i915_gem_object *obj; |
3076 | int pipe = intel_crtc->pipe; | |
3077 | u32 plane_ctl, stride_div, stride; | |
3078 | u32 tile_height, plane_offset, plane_size; | |
3079 | unsigned int rotation; | |
3080 | int x_offset, y_offset; | |
44eb0cb9 | 3081 | u32 surf_addr; |
6156a456 CK |
3082 | struct intel_crtc_state *crtc_state = intel_crtc->config; |
3083 | struct intel_plane_state *plane_state; | |
3084 | int src_x = 0, src_y = 0, src_w = 0, src_h = 0; | |
3085 | int dst_x = 0, dst_y = 0, dst_w = 0, dst_h = 0; | |
3086 | int scaler_id = -1; | |
3087 | ||
6156a456 CK |
3088 | plane_state = to_intel_plane_state(plane->state); |
3089 | ||
b70709a6 | 3090 | if (!visible || !fb) { |
6156a456 CK |
3091 | I915_WRITE(PLANE_CTL(pipe, 0), 0); |
3092 | I915_WRITE(PLANE_SURF(pipe, 0), 0); | |
3093 | POSTING_READ(PLANE_CTL(pipe, 0)); | |
3094 | return; | |
3b7a5119 | 3095 | } |
70d21f0e | 3096 | |
6156a456 CK |
3097 | plane_ctl = PLANE_CTL_ENABLE | |
3098 | PLANE_CTL_PIPE_GAMMA_ENABLE | | |
3099 | PLANE_CTL_PIPE_CSC_ENABLE; | |
3100 | ||
3101 | plane_ctl |= skl_plane_ctl_format(fb->pixel_format); | |
3102 | plane_ctl |= skl_plane_ctl_tiling(fb->modifier[0]); | |
3103 | plane_ctl |= PLANE_CTL_PLANE_GAMMA_DISABLE; | |
3104 | ||
3105 | rotation = plane->state->rotation; | |
3106 | plane_ctl |= skl_plane_ctl_rotation(rotation); | |
3107 | ||
b321803d DL |
3108 | obj = intel_fb_obj(fb); |
3109 | stride_div = intel_fb_stride_alignment(dev, fb->modifier[0], | |
3110 | fb->pixel_format); | |
dedf278c | 3111 | surf_addr = intel_plane_obj_offset(to_intel_plane(plane), obj, 0); |
3b7a5119 | 3112 | |
a42e5a23 PZ |
3113 | WARN_ON(drm_rect_width(&plane_state->src) == 0); |
3114 | ||
3115 | scaler_id = plane_state->scaler_id; | |
3116 | src_x = plane_state->src.x1 >> 16; | |
3117 | src_y = plane_state->src.y1 >> 16; | |
3118 | src_w = drm_rect_width(&plane_state->src) >> 16; | |
3119 | src_h = drm_rect_height(&plane_state->src) >> 16; | |
3120 | dst_x = plane_state->dst.x1; | |
3121 | dst_y = plane_state->dst.y1; | |
3122 | dst_w = drm_rect_width(&plane_state->dst); | |
3123 | dst_h = drm_rect_height(&plane_state->dst); | |
3124 | ||
3125 | WARN_ON(x != src_x || y != src_y); | |
6156a456 | 3126 | |
3b7a5119 SJ |
3127 | if (intel_rotation_90_or_270(rotation)) { |
3128 | /* stride = Surface height in tiles */ | |
2614f17d | 3129 | tile_height = intel_tile_height(dev, fb->pixel_format, |
fe47ea0c | 3130 | fb->modifier[0], 0); |
3b7a5119 | 3131 | stride = DIV_ROUND_UP(fb->height, tile_height); |
6156a456 | 3132 | x_offset = stride * tile_height - y - src_h; |
3b7a5119 | 3133 | y_offset = x; |
6156a456 | 3134 | plane_size = (src_w - 1) << 16 | (src_h - 1); |
3b7a5119 SJ |
3135 | } else { |
3136 | stride = fb->pitches[0] / stride_div; | |
3137 | x_offset = x; | |
3138 | y_offset = y; | |
6156a456 | 3139 | plane_size = (src_h - 1) << 16 | (src_w - 1); |
3b7a5119 SJ |
3140 | } |
3141 | plane_offset = y_offset << 16 | x_offset; | |
b321803d | 3142 | |
2db3366b PZ |
3143 | intel_crtc->adjusted_x = x_offset; |
3144 | intel_crtc->adjusted_y = y_offset; | |
3145 | ||
70d21f0e | 3146 | I915_WRITE(PLANE_CTL(pipe, 0), plane_ctl); |
3b7a5119 SJ |
3147 | I915_WRITE(PLANE_OFFSET(pipe, 0), plane_offset); |
3148 | I915_WRITE(PLANE_SIZE(pipe, 0), plane_size); | |
3149 | I915_WRITE(PLANE_STRIDE(pipe, 0), stride); | |
6156a456 CK |
3150 | |
3151 | if (scaler_id >= 0) { | |
3152 | uint32_t ps_ctrl = 0; | |
3153 | ||
3154 | WARN_ON(!dst_w || !dst_h); | |
3155 | ps_ctrl = PS_SCALER_EN | PS_PLANE_SEL(0) | | |
3156 | crtc_state->scaler_state.scalers[scaler_id].mode; | |
3157 | I915_WRITE(SKL_PS_CTRL(pipe, scaler_id), ps_ctrl); | |
3158 | I915_WRITE(SKL_PS_PWR_GATE(pipe, scaler_id), 0); | |
3159 | I915_WRITE(SKL_PS_WIN_POS(pipe, scaler_id), (dst_x << 16) | dst_y); | |
3160 | I915_WRITE(SKL_PS_WIN_SZ(pipe, scaler_id), (dst_w << 16) | dst_h); | |
3161 | I915_WRITE(PLANE_POS(pipe, 0), 0); | |
3162 | } else { | |
3163 | I915_WRITE(PLANE_POS(pipe, 0), (dst_y << 16) | dst_x); | |
3164 | } | |
3165 | ||
121920fa | 3166 | I915_WRITE(PLANE_SURF(pipe, 0), surf_addr); |
70d21f0e DL |
3167 | |
3168 | POSTING_READ(PLANE_SURF(pipe, 0)); | |
3169 | } | |
3170 | ||
17638cd6 JB |
3171 | /* Assume fb object is pinned & idle & fenced and just update base pointers */ |
3172 | static int | |
3173 | intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb, | |
3174 | int x, int y, enum mode_set_atomic state) | |
3175 | { | |
3176 | struct drm_device *dev = crtc->dev; | |
3177 | struct drm_i915_private *dev_priv = dev->dev_private; | |
17638cd6 | 3178 | |
0e631adc PZ |
3179 | if (dev_priv->fbc.deactivate) |
3180 | dev_priv->fbc.deactivate(dev_priv); | |
81255565 | 3181 | |
29b9bde6 DV |
3182 | dev_priv->display.update_primary_plane(crtc, fb, x, y); |
3183 | ||
3184 | return 0; | |
81255565 JB |
3185 | } |
3186 | ||
7514747d | 3187 | static void intel_complete_page_flips(struct drm_device *dev) |
96a02917 | 3188 | { |
96a02917 VS |
3189 | struct drm_crtc *crtc; |
3190 | ||
70e1e0ec | 3191 | for_each_crtc(dev, crtc) { |
96a02917 VS |
3192 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
3193 | enum plane plane = intel_crtc->plane; | |
3194 | ||
3195 | intel_prepare_page_flip(dev, plane); | |
3196 | intel_finish_page_flip_plane(dev, plane); | |
3197 | } | |
7514747d VS |
3198 | } |
3199 | ||
3200 | static void intel_update_primary_planes(struct drm_device *dev) | |
3201 | { | |
7514747d | 3202 | struct drm_crtc *crtc; |
96a02917 | 3203 | |
70e1e0ec | 3204 | for_each_crtc(dev, crtc) { |
11c22da6 ML |
3205 | struct intel_plane *plane = to_intel_plane(crtc->primary); |
3206 | struct intel_plane_state *plane_state; | |
96a02917 | 3207 | |
11c22da6 | 3208 | drm_modeset_lock_crtc(crtc, &plane->base); |
11c22da6 ML |
3209 | plane_state = to_intel_plane_state(plane->base.state); |
3210 | ||
f029ee82 | 3211 | if (crtc->state->active && plane_state->base.fb) |
11c22da6 ML |
3212 | plane->commit_plane(&plane->base, plane_state); |
3213 | ||
3214 | drm_modeset_unlock_crtc(crtc); | |
96a02917 VS |
3215 | } |
3216 | } | |
3217 | ||
7514747d VS |
3218 | void intel_prepare_reset(struct drm_device *dev) |
3219 | { | |
3220 | /* no reset support for gen2 */ | |
3221 | if (IS_GEN2(dev)) | |
3222 | return; | |
3223 | ||
3224 | /* reset doesn't touch the display */ | |
3225 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) | |
3226 | return; | |
3227 | ||
3228 | drm_modeset_lock_all(dev); | |
f98ce92f VS |
3229 | /* |
3230 | * Disabling the crtcs gracefully seems nicer. Also the | |
3231 | * g33 docs say we should at least disable all the planes. | |
3232 | */ | |
6b72d486 | 3233 | intel_display_suspend(dev); |
7514747d VS |
3234 | } |
3235 | ||
3236 | void intel_finish_reset(struct drm_device *dev) | |
3237 | { | |
3238 | struct drm_i915_private *dev_priv = to_i915(dev); | |
3239 | ||
3240 | /* | |
3241 | * Flips in the rings will be nuked by the reset, | |
3242 | * so complete all pending flips so that user space | |
3243 | * will get its events and not get stuck. | |
3244 | */ | |
3245 | intel_complete_page_flips(dev); | |
3246 | ||
3247 | /* no reset support for gen2 */ | |
3248 | if (IS_GEN2(dev)) | |
3249 | return; | |
3250 | ||
3251 | /* reset doesn't touch the display */ | |
3252 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) { | |
3253 | /* | |
3254 | * Flips in the rings have been nuked by the reset, | |
3255 | * so update the base address of all primary | |
3256 | * planes to the the last fb to make sure we're | |
3257 | * showing the correct fb after a reset. | |
11c22da6 ML |
3258 | * |
3259 | * FIXME: Atomic will make this obsolete since we won't schedule | |
3260 | * CS-based flips (which might get lost in gpu resets) any more. | |
7514747d VS |
3261 | */ |
3262 | intel_update_primary_planes(dev); | |
3263 | return; | |
3264 | } | |
3265 | ||
3266 | /* | |
3267 | * The display has been reset as well, | |
3268 | * so need a full re-initialization. | |
3269 | */ | |
3270 | intel_runtime_pm_disable_interrupts(dev_priv); | |
3271 | intel_runtime_pm_enable_interrupts(dev_priv); | |
3272 | ||
3273 | intel_modeset_init_hw(dev); | |
3274 | ||
3275 | spin_lock_irq(&dev_priv->irq_lock); | |
3276 | if (dev_priv->display.hpd_irq_setup) | |
3277 | dev_priv->display.hpd_irq_setup(dev); | |
3278 | spin_unlock_irq(&dev_priv->irq_lock); | |
3279 | ||
043e9bda | 3280 | intel_display_resume(dev); |
7514747d VS |
3281 | |
3282 | intel_hpd_init(dev_priv); | |
3283 | ||
3284 | drm_modeset_unlock_all(dev); | |
3285 | } | |
3286 | ||
7d5e3799 CW |
3287 | static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc) |
3288 | { | |
3289 | struct drm_device *dev = crtc->dev; | |
3290 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3291 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7d5e3799 CW |
3292 | bool pending; |
3293 | ||
3294 | if (i915_reset_in_progress(&dev_priv->gpu_error) || | |
3295 | intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter)) | |
3296 | return false; | |
3297 | ||
5e2d7afc | 3298 | spin_lock_irq(&dev->event_lock); |
7d5e3799 | 3299 | pending = to_intel_crtc(crtc)->unpin_work != NULL; |
5e2d7afc | 3300 | spin_unlock_irq(&dev->event_lock); |
7d5e3799 CW |
3301 | |
3302 | return pending; | |
3303 | } | |
3304 | ||
bfd16b2a ML |
3305 | static void intel_update_pipe_config(struct intel_crtc *crtc, |
3306 | struct intel_crtc_state *old_crtc_state) | |
e30e8f75 GP |
3307 | { |
3308 | struct drm_device *dev = crtc->base.dev; | |
3309 | struct drm_i915_private *dev_priv = dev->dev_private; | |
bfd16b2a ML |
3310 | struct intel_crtc_state *pipe_config = |
3311 | to_intel_crtc_state(crtc->base.state); | |
e30e8f75 | 3312 | |
bfd16b2a ML |
3313 | /* drm_atomic_helper_update_legacy_modeset_state might not be called. */ |
3314 | crtc->base.mode = crtc->base.state->mode; | |
3315 | ||
3316 | DRM_DEBUG_KMS("Updating pipe size %ix%i -> %ix%i\n", | |
3317 | old_crtc_state->pipe_src_w, old_crtc_state->pipe_src_h, | |
3318 | pipe_config->pipe_src_w, pipe_config->pipe_src_h); | |
e30e8f75 | 3319 | |
44522d85 ML |
3320 | if (HAS_DDI(dev)) |
3321 | intel_set_pipe_csc(&crtc->base); | |
3322 | ||
e30e8f75 GP |
3323 | /* |
3324 | * Update pipe size and adjust fitter if needed: the reason for this is | |
3325 | * that in compute_mode_changes we check the native mode (not the pfit | |
3326 | * mode) to see if we can flip rather than do a full mode set. In the | |
3327 | * fastboot case, we'll flip, but if we don't update the pipesrc and | |
3328 | * pfit state, we'll end up with a big fb scanned out into the wrong | |
3329 | * sized surface. | |
e30e8f75 GP |
3330 | */ |
3331 | ||
e30e8f75 | 3332 | I915_WRITE(PIPESRC(crtc->pipe), |
bfd16b2a ML |
3333 | ((pipe_config->pipe_src_w - 1) << 16) | |
3334 | (pipe_config->pipe_src_h - 1)); | |
3335 | ||
3336 | /* on skylake this is done by detaching scalers */ | |
3337 | if (INTEL_INFO(dev)->gen >= 9) { | |
3338 | skl_detach_scalers(crtc); | |
3339 | ||
3340 | if (pipe_config->pch_pfit.enabled) | |
3341 | skylake_pfit_enable(crtc); | |
3342 | } else if (HAS_PCH_SPLIT(dev)) { | |
3343 | if (pipe_config->pch_pfit.enabled) | |
3344 | ironlake_pfit_enable(crtc); | |
3345 | else if (old_crtc_state->pch_pfit.enabled) | |
3346 | ironlake_pfit_disable(crtc, true); | |
e30e8f75 | 3347 | } |
e30e8f75 GP |
3348 | } |
3349 | ||
5e84e1a4 ZW |
3350 | static void intel_fdi_normal_train(struct drm_crtc *crtc) |
3351 | { | |
3352 | struct drm_device *dev = crtc->dev; | |
3353 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3354 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3355 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3356 | i915_reg_t reg; |
3357 | u32 temp; | |
5e84e1a4 ZW |
3358 | |
3359 | /* enable normal train */ | |
3360 | reg = FDI_TX_CTL(pipe); | |
3361 | temp = I915_READ(reg); | |
61e499bf | 3362 | if (IS_IVYBRIDGE(dev)) { |
357555c0 JB |
3363 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
3364 | temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE; | |
61e499bf KP |
3365 | } else { |
3366 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3367 | temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE; | |
357555c0 | 3368 | } |
5e84e1a4 ZW |
3369 | I915_WRITE(reg, temp); |
3370 | ||
3371 | reg = FDI_RX_CTL(pipe); | |
3372 | temp = I915_READ(reg); | |
3373 | if (HAS_PCH_CPT(dev)) { | |
3374 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3375 | temp |= FDI_LINK_TRAIN_NORMAL_CPT; | |
3376 | } else { | |
3377 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3378 | temp |= FDI_LINK_TRAIN_NONE; | |
3379 | } | |
3380 | I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE); | |
3381 | ||
3382 | /* wait one idle pattern time */ | |
3383 | POSTING_READ(reg); | |
3384 | udelay(1000); | |
357555c0 JB |
3385 | |
3386 | /* IVB wants error correction enabled */ | |
3387 | if (IS_IVYBRIDGE(dev)) | |
3388 | I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE | | |
3389 | FDI_FE_ERRC_ENABLE); | |
5e84e1a4 ZW |
3390 | } |
3391 | ||
8db9d77b ZW |
3392 | /* The FDI link training functions for ILK/Ibexpeak. */ |
3393 | static void ironlake_fdi_link_train(struct drm_crtc *crtc) | |
3394 | { | |
3395 | struct drm_device *dev = crtc->dev; | |
3396 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3397 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3398 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3399 | i915_reg_t reg; |
3400 | u32 temp, tries; | |
8db9d77b | 3401 | |
1c8562f6 | 3402 | /* FDI needs bits from pipe first */ |
0fc932b8 | 3403 | assert_pipe_enabled(dev_priv, pipe); |
0fc932b8 | 3404 | |
e1a44743 AJ |
3405 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
3406 | for train result */ | |
5eddb70b CW |
3407 | reg = FDI_RX_IMR(pipe); |
3408 | temp = I915_READ(reg); | |
e1a44743 AJ |
3409 | temp &= ~FDI_RX_SYMBOL_LOCK; |
3410 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
3411 | I915_WRITE(reg, temp); |
3412 | I915_READ(reg); | |
e1a44743 AJ |
3413 | udelay(150); |
3414 | ||
8db9d77b | 3415 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
3416 | reg = FDI_TX_CTL(pipe); |
3417 | temp = I915_READ(reg); | |
627eb5a3 | 3418 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3419 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
8db9d77b ZW |
3420 | temp &= ~FDI_LINK_TRAIN_NONE; |
3421 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b | 3422 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 3423 | |
5eddb70b CW |
3424 | reg = FDI_RX_CTL(pipe); |
3425 | temp = I915_READ(reg); | |
8db9d77b ZW |
3426 | temp &= ~FDI_LINK_TRAIN_NONE; |
3427 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b CW |
3428 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
3429 | ||
3430 | POSTING_READ(reg); | |
8db9d77b ZW |
3431 | udelay(150); |
3432 | ||
5b2adf89 | 3433 | /* Ironlake workaround, enable clock pointer after FDI enable*/ |
8f5718a6 DV |
3434 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
3435 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR | | |
3436 | FDI_RX_PHASE_SYNC_POINTER_EN); | |
5b2adf89 | 3437 | |
5eddb70b | 3438 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 3439 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 3440 | temp = I915_READ(reg); |
8db9d77b ZW |
3441 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
3442 | ||
3443 | if ((temp & FDI_RX_BIT_LOCK)) { | |
3444 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
5eddb70b | 3445 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); |
8db9d77b ZW |
3446 | break; |
3447 | } | |
8db9d77b | 3448 | } |
e1a44743 | 3449 | if (tries == 5) |
5eddb70b | 3450 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
3451 | |
3452 | /* Train 2 */ | |
5eddb70b CW |
3453 | reg = FDI_TX_CTL(pipe); |
3454 | temp = I915_READ(reg); | |
8db9d77b ZW |
3455 | temp &= ~FDI_LINK_TRAIN_NONE; |
3456 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 3457 | I915_WRITE(reg, temp); |
8db9d77b | 3458 | |
5eddb70b CW |
3459 | reg = FDI_RX_CTL(pipe); |
3460 | temp = I915_READ(reg); | |
8db9d77b ZW |
3461 | temp &= ~FDI_LINK_TRAIN_NONE; |
3462 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 3463 | I915_WRITE(reg, temp); |
8db9d77b | 3464 | |
5eddb70b CW |
3465 | POSTING_READ(reg); |
3466 | udelay(150); | |
8db9d77b | 3467 | |
5eddb70b | 3468 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 3469 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 3470 | temp = I915_READ(reg); |
8db9d77b ZW |
3471 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
3472 | ||
3473 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
5eddb70b | 3474 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); |
8db9d77b ZW |
3475 | DRM_DEBUG_KMS("FDI train 2 done.\n"); |
3476 | break; | |
3477 | } | |
8db9d77b | 3478 | } |
e1a44743 | 3479 | if (tries == 5) |
5eddb70b | 3480 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
3481 | |
3482 | DRM_DEBUG_KMS("FDI train done\n"); | |
5c5313c8 | 3483 | |
8db9d77b ZW |
3484 | } |
3485 | ||
0206e353 | 3486 | static const int snb_b_fdi_train_param[] = { |
8db9d77b ZW |
3487 | FDI_LINK_TRAIN_400MV_0DB_SNB_B, |
3488 | FDI_LINK_TRAIN_400MV_6DB_SNB_B, | |
3489 | FDI_LINK_TRAIN_600MV_3_5DB_SNB_B, | |
3490 | FDI_LINK_TRAIN_800MV_0DB_SNB_B, | |
3491 | }; | |
3492 | ||
3493 | /* The FDI link training functions for SNB/Cougarpoint. */ | |
3494 | static void gen6_fdi_link_train(struct drm_crtc *crtc) | |
3495 | { | |
3496 | struct drm_device *dev = crtc->dev; | |
3497 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3498 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3499 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3500 | i915_reg_t reg; |
3501 | u32 temp, i, retry; | |
8db9d77b | 3502 | |
e1a44743 AJ |
3503 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
3504 | for train result */ | |
5eddb70b CW |
3505 | reg = FDI_RX_IMR(pipe); |
3506 | temp = I915_READ(reg); | |
e1a44743 AJ |
3507 | temp &= ~FDI_RX_SYMBOL_LOCK; |
3508 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
3509 | I915_WRITE(reg, temp); |
3510 | ||
3511 | POSTING_READ(reg); | |
e1a44743 AJ |
3512 | udelay(150); |
3513 | ||
8db9d77b | 3514 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
3515 | reg = FDI_TX_CTL(pipe); |
3516 | temp = I915_READ(reg); | |
627eb5a3 | 3517 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3518 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
8db9d77b ZW |
3519 | temp &= ~FDI_LINK_TRAIN_NONE; |
3520 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3521 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
3522 | /* SNB-B */ | |
3523 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
5eddb70b | 3524 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 3525 | |
d74cf324 DV |
3526 | I915_WRITE(FDI_RX_MISC(pipe), |
3527 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
3528 | ||
5eddb70b CW |
3529 | reg = FDI_RX_CTL(pipe); |
3530 | temp = I915_READ(reg); | |
8db9d77b ZW |
3531 | if (HAS_PCH_CPT(dev)) { |
3532 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3533 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
3534 | } else { | |
3535 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3536 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3537 | } | |
5eddb70b CW |
3538 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
3539 | ||
3540 | POSTING_READ(reg); | |
8db9d77b ZW |
3541 | udelay(150); |
3542 | ||
0206e353 | 3543 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
3544 | reg = FDI_TX_CTL(pipe); |
3545 | temp = I915_READ(reg); | |
8db9d77b ZW |
3546 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
3547 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
3548 | I915_WRITE(reg, temp); |
3549 | ||
3550 | POSTING_READ(reg); | |
8db9d77b ZW |
3551 | udelay(500); |
3552 | ||
fa37d39e SP |
3553 | for (retry = 0; retry < 5; retry++) { |
3554 | reg = FDI_RX_IIR(pipe); | |
3555 | temp = I915_READ(reg); | |
3556 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
3557 | if (temp & FDI_RX_BIT_LOCK) { | |
3558 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
3559 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
3560 | break; | |
3561 | } | |
3562 | udelay(50); | |
8db9d77b | 3563 | } |
fa37d39e SP |
3564 | if (retry < 5) |
3565 | break; | |
8db9d77b ZW |
3566 | } |
3567 | if (i == 4) | |
5eddb70b | 3568 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
3569 | |
3570 | /* Train 2 */ | |
5eddb70b CW |
3571 | reg = FDI_TX_CTL(pipe); |
3572 | temp = I915_READ(reg); | |
8db9d77b ZW |
3573 | temp &= ~FDI_LINK_TRAIN_NONE; |
3574 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
3575 | if (IS_GEN6(dev)) { | |
3576 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
3577 | /* SNB-B */ | |
3578 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
3579 | } | |
5eddb70b | 3580 | I915_WRITE(reg, temp); |
8db9d77b | 3581 | |
5eddb70b CW |
3582 | reg = FDI_RX_CTL(pipe); |
3583 | temp = I915_READ(reg); | |
8db9d77b ZW |
3584 | if (HAS_PCH_CPT(dev)) { |
3585 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3586 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
3587 | } else { | |
3588 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3589 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
3590 | } | |
5eddb70b CW |
3591 | I915_WRITE(reg, temp); |
3592 | ||
3593 | POSTING_READ(reg); | |
8db9d77b ZW |
3594 | udelay(150); |
3595 | ||
0206e353 | 3596 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
3597 | reg = FDI_TX_CTL(pipe); |
3598 | temp = I915_READ(reg); | |
8db9d77b ZW |
3599 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
3600 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
3601 | I915_WRITE(reg, temp); |
3602 | ||
3603 | POSTING_READ(reg); | |
8db9d77b ZW |
3604 | udelay(500); |
3605 | ||
fa37d39e SP |
3606 | for (retry = 0; retry < 5; retry++) { |
3607 | reg = FDI_RX_IIR(pipe); | |
3608 | temp = I915_READ(reg); | |
3609 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
3610 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
3611 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
3612 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
3613 | break; | |
3614 | } | |
3615 | udelay(50); | |
8db9d77b | 3616 | } |
fa37d39e SP |
3617 | if (retry < 5) |
3618 | break; | |
8db9d77b ZW |
3619 | } |
3620 | if (i == 4) | |
5eddb70b | 3621 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
3622 | |
3623 | DRM_DEBUG_KMS("FDI train done.\n"); | |
3624 | } | |
3625 | ||
357555c0 JB |
3626 | /* Manual link training for Ivy Bridge A0 parts */ |
3627 | static void ivb_manual_fdi_link_train(struct drm_crtc *crtc) | |
3628 | { | |
3629 | struct drm_device *dev = crtc->dev; | |
3630 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3631 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3632 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3633 | i915_reg_t reg; |
3634 | u32 temp, i, j; | |
357555c0 JB |
3635 | |
3636 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit | |
3637 | for train result */ | |
3638 | reg = FDI_RX_IMR(pipe); | |
3639 | temp = I915_READ(reg); | |
3640 | temp &= ~FDI_RX_SYMBOL_LOCK; | |
3641 | temp &= ~FDI_RX_BIT_LOCK; | |
3642 | I915_WRITE(reg, temp); | |
3643 | ||
3644 | POSTING_READ(reg); | |
3645 | udelay(150); | |
3646 | ||
01a415fd DV |
3647 | DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n", |
3648 | I915_READ(FDI_RX_IIR(pipe))); | |
3649 | ||
139ccd3f JB |
3650 | /* Try each vswing and preemphasis setting twice before moving on */ |
3651 | for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) { | |
3652 | /* disable first in case we need to retry */ | |
3653 | reg = FDI_TX_CTL(pipe); | |
3654 | temp = I915_READ(reg); | |
3655 | temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB); | |
3656 | temp &= ~FDI_TX_ENABLE; | |
3657 | I915_WRITE(reg, temp); | |
357555c0 | 3658 | |
139ccd3f JB |
3659 | reg = FDI_RX_CTL(pipe); |
3660 | temp = I915_READ(reg); | |
3661 | temp &= ~FDI_LINK_TRAIN_AUTO; | |
3662 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3663 | temp &= ~FDI_RX_ENABLE; | |
3664 | I915_WRITE(reg, temp); | |
357555c0 | 3665 | |
139ccd3f | 3666 | /* enable CPU FDI TX and PCH FDI RX */ |
357555c0 JB |
3667 | reg = FDI_TX_CTL(pipe); |
3668 | temp = I915_READ(reg); | |
139ccd3f | 3669 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3670 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
139ccd3f | 3671 | temp |= FDI_LINK_TRAIN_PATTERN_1_IVB; |
357555c0 | 3672 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
139ccd3f JB |
3673 | temp |= snb_b_fdi_train_param[j/2]; |
3674 | temp |= FDI_COMPOSITE_SYNC; | |
3675 | I915_WRITE(reg, temp | FDI_TX_ENABLE); | |
357555c0 | 3676 | |
139ccd3f JB |
3677 | I915_WRITE(FDI_RX_MISC(pipe), |
3678 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
357555c0 | 3679 | |
139ccd3f | 3680 | reg = FDI_RX_CTL(pipe); |
357555c0 | 3681 | temp = I915_READ(reg); |
139ccd3f JB |
3682 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; |
3683 | temp |= FDI_COMPOSITE_SYNC; | |
3684 | I915_WRITE(reg, temp | FDI_RX_ENABLE); | |
357555c0 | 3685 | |
139ccd3f JB |
3686 | POSTING_READ(reg); |
3687 | udelay(1); /* should be 0.5us */ | |
357555c0 | 3688 | |
139ccd3f JB |
3689 | for (i = 0; i < 4; i++) { |
3690 | reg = FDI_RX_IIR(pipe); | |
3691 | temp = I915_READ(reg); | |
3692 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 3693 | |
139ccd3f JB |
3694 | if (temp & FDI_RX_BIT_LOCK || |
3695 | (I915_READ(reg) & FDI_RX_BIT_LOCK)) { | |
3696 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
3697 | DRM_DEBUG_KMS("FDI train 1 done, level %i.\n", | |
3698 | i); | |
3699 | break; | |
3700 | } | |
3701 | udelay(1); /* should be 0.5us */ | |
3702 | } | |
3703 | if (i == 4) { | |
3704 | DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2); | |
3705 | continue; | |
3706 | } | |
357555c0 | 3707 | |
139ccd3f | 3708 | /* Train 2 */ |
357555c0 JB |
3709 | reg = FDI_TX_CTL(pipe); |
3710 | temp = I915_READ(reg); | |
139ccd3f JB |
3711 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
3712 | temp |= FDI_LINK_TRAIN_PATTERN_2_IVB; | |
3713 | I915_WRITE(reg, temp); | |
3714 | ||
3715 | reg = FDI_RX_CTL(pipe); | |
3716 | temp = I915_READ(reg); | |
3717 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3718 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
357555c0 JB |
3719 | I915_WRITE(reg, temp); |
3720 | ||
3721 | POSTING_READ(reg); | |
139ccd3f | 3722 | udelay(2); /* should be 1.5us */ |
357555c0 | 3723 | |
139ccd3f JB |
3724 | for (i = 0; i < 4; i++) { |
3725 | reg = FDI_RX_IIR(pipe); | |
3726 | temp = I915_READ(reg); | |
3727 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 3728 | |
139ccd3f JB |
3729 | if (temp & FDI_RX_SYMBOL_LOCK || |
3730 | (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) { | |
3731 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
3732 | DRM_DEBUG_KMS("FDI train 2 done, level %i.\n", | |
3733 | i); | |
3734 | goto train_done; | |
3735 | } | |
3736 | udelay(2); /* should be 1.5us */ | |
357555c0 | 3737 | } |
139ccd3f JB |
3738 | if (i == 4) |
3739 | DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2); | |
357555c0 | 3740 | } |
357555c0 | 3741 | |
139ccd3f | 3742 | train_done: |
357555c0 JB |
3743 | DRM_DEBUG_KMS("FDI train done.\n"); |
3744 | } | |
3745 | ||
88cefb6c | 3746 | static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc) |
2c07245f | 3747 | { |
88cefb6c | 3748 | struct drm_device *dev = intel_crtc->base.dev; |
2c07245f | 3749 | struct drm_i915_private *dev_priv = dev->dev_private; |
2c07245f | 3750 | int pipe = intel_crtc->pipe; |
f0f59a00 VS |
3751 | i915_reg_t reg; |
3752 | u32 temp; | |
c64e311e | 3753 | |
c98e9dcf | 3754 | /* enable PCH FDI RX PLL, wait warmup plus DMI latency */ |
5eddb70b CW |
3755 | reg = FDI_RX_CTL(pipe); |
3756 | temp = I915_READ(reg); | |
627eb5a3 | 3757 | temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16)); |
6e3c9717 | 3758 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
dfd07d72 | 3759 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
5eddb70b CW |
3760 | I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE); |
3761 | ||
3762 | POSTING_READ(reg); | |
c98e9dcf JB |
3763 | udelay(200); |
3764 | ||
3765 | /* Switch from Rawclk to PCDclk */ | |
5eddb70b CW |
3766 | temp = I915_READ(reg); |
3767 | I915_WRITE(reg, temp | FDI_PCDCLK); | |
3768 | ||
3769 | POSTING_READ(reg); | |
c98e9dcf JB |
3770 | udelay(200); |
3771 | ||
20749730 PZ |
3772 | /* Enable CPU FDI TX PLL, always on for Ironlake */ |
3773 | reg = FDI_TX_CTL(pipe); | |
3774 | temp = I915_READ(reg); | |
3775 | if ((temp & FDI_TX_PLL_ENABLE) == 0) { | |
3776 | I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE); | |
5eddb70b | 3777 | |
20749730 PZ |
3778 | POSTING_READ(reg); |
3779 | udelay(100); | |
6be4a607 | 3780 | } |
0e23b99d JB |
3781 | } |
3782 | ||
88cefb6c DV |
3783 | static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc) |
3784 | { | |
3785 | struct drm_device *dev = intel_crtc->base.dev; | |
3786 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3787 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3788 | i915_reg_t reg; |
3789 | u32 temp; | |
88cefb6c DV |
3790 | |
3791 | /* Switch from PCDclk to Rawclk */ | |
3792 | reg = FDI_RX_CTL(pipe); | |
3793 | temp = I915_READ(reg); | |
3794 | I915_WRITE(reg, temp & ~FDI_PCDCLK); | |
3795 | ||
3796 | /* Disable CPU FDI TX PLL */ | |
3797 | reg = FDI_TX_CTL(pipe); | |
3798 | temp = I915_READ(reg); | |
3799 | I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE); | |
3800 | ||
3801 | POSTING_READ(reg); | |
3802 | udelay(100); | |
3803 | ||
3804 | reg = FDI_RX_CTL(pipe); | |
3805 | temp = I915_READ(reg); | |
3806 | I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE); | |
3807 | ||
3808 | /* Wait for the clocks to turn off. */ | |
3809 | POSTING_READ(reg); | |
3810 | udelay(100); | |
3811 | } | |
3812 | ||
0fc932b8 JB |
3813 | static void ironlake_fdi_disable(struct drm_crtc *crtc) |
3814 | { | |
3815 | struct drm_device *dev = crtc->dev; | |
3816 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3817 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3818 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3819 | i915_reg_t reg; |
3820 | u32 temp; | |
0fc932b8 JB |
3821 | |
3822 | /* disable CPU FDI tx and PCH FDI rx */ | |
3823 | reg = FDI_TX_CTL(pipe); | |
3824 | temp = I915_READ(reg); | |
3825 | I915_WRITE(reg, temp & ~FDI_TX_ENABLE); | |
3826 | POSTING_READ(reg); | |
3827 | ||
3828 | reg = FDI_RX_CTL(pipe); | |
3829 | temp = I915_READ(reg); | |
3830 | temp &= ~(0x7 << 16); | |
dfd07d72 | 3831 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
3832 | I915_WRITE(reg, temp & ~FDI_RX_ENABLE); |
3833 | ||
3834 | POSTING_READ(reg); | |
3835 | udelay(100); | |
3836 | ||
3837 | /* Ironlake workaround, disable clock pointer after downing FDI */ | |
eba905b2 | 3838 | if (HAS_PCH_IBX(dev)) |
6f06ce18 | 3839 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
0fc932b8 JB |
3840 | |
3841 | /* still set train pattern 1 */ | |
3842 | reg = FDI_TX_CTL(pipe); | |
3843 | temp = I915_READ(reg); | |
3844 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3845 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3846 | I915_WRITE(reg, temp); | |
3847 | ||
3848 | reg = FDI_RX_CTL(pipe); | |
3849 | temp = I915_READ(reg); | |
3850 | if (HAS_PCH_CPT(dev)) { | |
3851 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3852 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
3853 | } else { | |
3854 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3855 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3856 | } | |
3857 | /* BPC in FDI rx is consistent with that in PIPECONF */ | |
3858 | temp &= ~(0x07 << 16); | |
dfd07d72 | 3859 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
3860 | I915_WRITE(reg, temp); |
3861 | ||
3862 | POSTING_READ(reg); | |
3863 | udelay(100); | |
3864 | } | |
3865 | ||
5dce5b93 CW |
3866 | bool intel_has_pending_fb_unpin(struct drm_device *dev) |
3867 | { | |
3868 | struct intel_crtc *crtc; | |
3869 | ||
3870 | /* Note that we don't need to be called with mode_config.lock here | |
3871 | * as our list of CRTC objects is static for the lifetime of the | |
3872 | * device and so cannot disappear as we iterate. Similarly, we can | |
3873 | * happily treat the predicates as racy, atomic checks as userspace | |
3874 | * cannot claim and pin a new fb without at least acquring the | |
3875 | * struct_mutex and so serialising with us. | |
3876 | */ | |
d3fcc808 | 3877 | for_each_intel_crtc(dev, crtc) { |
5dce5b93 CW |
3878 | if (atomic_read(&crtc->unpin_work_count) == 0) |
3879 | continue; | |
3880 | ||
3881 | if (crtc->unpin_work) | |
3882 | intel_wait_for_vblank(dev, crtc->pipe); | |
3883 | ||
3884 | return true; | |
3885 | } | |
3886 | ||
3887 | return false; | |
3888 | } | |
3889 | ||
d6bbafa1 CW |
3890 | static void page_flip_completed(struct intel_crtc *intel_crtc) |
3891 | { | |
3892 | struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev); | |
3893 | struct intel_unpin_work *work = intel_crtc->unpin_work; | |
3894 | ||
3895 | /* ensure that the unpin work is consistent wrt ->pending. */ | |
3896 | smp_rmb(); | |
3897 | intel_crtc->unpin_work = NULL; | |
3898 | ||
3899 | if (work->event) | |
3900 | drm_send_vblank_event(intel_crtc->base.dev, | |
3901 | intel_crtc->pipe, | |
3902 | work->event); | |
3903 | ||
3904 | drm_crtc_vblank_put(&intel_crtc->base); | |
3905 | ||
3906 | wake_up_all(&dev_priv->pending_flip_queue); | |
3907 | queue_work(dev_priv->wq, &work->work); | |
3908 | ||
3909 | trace_i915_flip_complete(intel_crtc->plane, | |
3910 | work->pending_flip_obj); | |
3911 | } | |
3912 | ||
5008e874 | 3913 | static int intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc) |
e6c3a2a6 | 3914 | { |
0f91128d | 3915 | struct drm_device *dev = crtc->dev; |
5bb61643 | 3916 | struct drm_i915_private *dev_priv = dev->dev_private; |
5008e874 | 3917 | long ret; |
e6c3a2a6 | 3918 | |
2c10d571 | 3919 | WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue)); |
5008e874 ML |
3920 | |
3921 | ret = wait_event_interruptible_timeout( | |
3922 | dev_priv->pending_flip_queue, | |
3923 | !intel_crtc_has_pending_flip(crtc), | |
3924 | 60*HZ); | |
3925 | ||
3926 | if (ret < 0) | |
3927 | return ret; | |
3928 | ||
3929 | if (ret == 0) { | |
9c787942 | 3930 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
2c10d571 | 3931 | |
5e2d7afc | 3932 | spin_lock_irq(&dev->event_lock); |
9c787942 CW |
3933 | if (intel_crtc->unpin_work) { |
3934 | WARN_ONCE(1, "Removing stuck page flip\n"); | |
3935 | page_flip_completed(intel_crtc); | |
3936 | } | |
5e2d7afc | 3937 | spin_unlock_irq(&dev->event_lock); |
9c787942 | 3938 | } |
5bb61643 | 3939 | |
5008e874 | 3940 | return 0; |
e6c3a2a6 CW |
3941 | } |
3942 | ||
e615efe4 ED |
3943 | /* Program iCLKIP clock to the desired frequency */ |
3944 | static void lpt_program_iclkip(struct drm_crtc *crtc) | |
3945 | { | |
3946 | struct drm_device *dev = crtc->dev; | |
3947 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 3948 | int clock = to_intel_crtc(crtc)->config->base.adjusted_mode.crtc_clock; |
e615efe4 ED |
3949 | u32 divsel, phaseinc, auxdiv, phasedir = 0; |
3950 | u32 temp; | |
3951 | ||
a580516d | 3952 | mutex_lock(&dev_priv->sb_lock); |
09153000 | 3953 | |
e615efe4 ED |
3954 | /* It is necessary to ungate the pixclk gate prior to programming |
3955 | * the divisors, and gate it back when it is done. | |
3956 | */ | |
3957 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE); | |
3958 | ||
3959 | /* Disable SSCCTL */ | |
3960 | intel_sbi_write(dev_priv, SBI_SSCCTL6, | |
988d6ee8 PZ |
3961 | intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) | |
3962 | SBI_SSCCTL_DISABLE, | |
3963 | SBI_ICLK); | |
e615efe4 ED |
3964 | |
3965 | /* 20MHz is a corner case which is out of range for the 7-bit divisor */ | |
12d7ceed | 3966 | if (clock == 20000) { |
e615efe4 ED |
3967 | auxdiv = 1; |
3968 | divsel = 0x41; | |
3969 | phaseinc = 0x20; | |
3970 | } else { | |
3971 | /* The iCLK virtual clock root frequency is in MHz, | |
241bfc38 DL |
3972 | * but the adjusted_mode->crtc_clock in in KHz. To get the |
3973 | * divisors, it is necessary to divide one by another, so we | |
e615efe4 ED |
3974 | * convert the virtual clock precision to KHz here for higher |
3975 | * precision. | |
3976 | */ | |
3977 | u32 iclk_virtual_root_freq = 172800 * 1000; | |
3978 | u32 iclk_pi_range = 64; | |
3979 | u32 desired_divisor, msb_divisor_value, pi_value; | |
3980 | ||
a2572f5c | 3981 | desired_divisor = DIV_ROUND_CLOSEST(iclk_virtual_root_freq, clock); |
e615efe4 ED |
3982 | msb_divisor_value = desired_divisor / iclk_pi_range; |
3983 | pi_value = desired_divisor % iclk_pi_range; | |
3984 | ||
3985 | auxdiv = 0; | |
3986 | divsel = msb_divisor_value - 2; | |
3987 | phaseinc = pi_value; | |
3988 | } | |
3989 | ||
3990 | /* This should not happen with any sane values */ | |
3991 | WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) & | |
3992 | ~SBI_SSCDIVINTPHASE_DIVSEL_MASK); | |
3993 | WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) & | |
3994 | ~SBI_SSCDIVINTPHASE_INCVAL_MASK); | |
3995 | ||
3996 | DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n", | |
12d7ceed | 3997 | clock, |
e615efe4 ED |
3998 | auxdiv, |
3999 | divsel, | |
4000 | phasedir, | |
4001 | phaseinc); | |
4002 | ||
4003 | /* Program SSCDIVINTPHASE6 */ | |
988d6ee8 | 4004 | temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK); |
e615efe4 ED |
4005 | temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK; |
4006 | temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel); | |
4007 | temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK; | |
4008 | temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc); | |
4009 | temp |= SBI_SSCDIVINTPHASE_DIR(phasedir); | |
4010 | temp |= SBI_SSCDIVINTPHASE_PROPAGATE; | |
988d6ee8 | 4011 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK); |
e615efe4 ED |
4012 | |
4013 | /* Program SSCAUXDIV */ | |
988d6ee8 | 4014 | temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK); |
e615efe4 ED |
4015 | temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1); |
4016 | temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv); | |
988d6ee8 | 4017 | intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK); |
e615efe4 ED |
4018 | |
4019 | /* Enable modulator and associated divider */ | |
988d6ee8 | 4020 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); |
e615efe4 | 4021 | temp &= ~SBI_SSCCTL_DISABLE; |
988d6ee8 | 4022 | intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK); |
e615efe4 ED |
4023 | |
4024 | /* Wait for initialization time */ | |
4025 | udelay(24); | |
4026 | ||
4027 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE); | |
09153000 | 4028 | |
a580516d | 4029 | mutex_unlock(&dev_priv->sb_lock); |
e615efe4 ED |
4030 | } |
4031 | ||
275f01b2 DV |
4032 | static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc, |
4033 | enum pipe pch_transcoder) | |
4034 | { | |
4035 | struct drm_device *dev = crtc->base.dev; | |
4036 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 4037 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
275f01b2 DV |
4038 | |
4039 | I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder), | |
4040 | I915_READ(HTOTAL(cpu_transcoder))); | |
4041 | I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder), | |
4042 | I915_READ(HBLANK(cpu_transcoder))); | |
4043 | I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder), | |
4044 | I915_READ(HSYNC(cpu_transcoder))); | |
4045 | ||
4046 | I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder), | |
4047 | I915_READ(VTOTAL(cpu_transcoder))); | |
4048 | I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder), | |
4049 | I915_READ(VBLANK(cpu_transcoder))); | |
4050 | I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder), | |
4051 | I915_READ(VSYNC(cpu_transcoder))); | |
4052 | I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder), | |
4053 | I915_READ(VSYNCSHIFT(cpu_transcoder))); | |
4054 | } | |
4055 | ||
003632d9 | 4056 | static void cpt_set_fdi_bc_bifurcation(struct drm_device *dev, bool enable) |
1fbc0d78 DV |
4057 | { |
4058 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4059 | uint32_t temp; | |
4060 | ||
4061 | temp = I915_READ(SOUTH_CHICKEN1); | |
003632d9 | 4062 | if (!!(temp & FDI_BC_BIFURCATION_SELECT) == enable) |
1fbc0d78 DV |
4063 | return; |
4064 | ||
4065 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE); | |
4066 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE); | |
4067 | ||
003632d9 ACO |
4068 | temp &= ~FDI_BC_BIFURCATION_SELECT; |
4069 | if (enable) | |
4070 | temp |= FDI_BC_BIFURCATION_SELECT; | |
4071 | ||
4072 | DRM_DEBUG_KMS("%sabling fdi C rx\n", enable ? "en" : "dis"); | |
1fbc0d78 DV |
4073 | I915_WRITE(SOUTH_CHICKEN1, temp); |
4074 | POSTING_READ(SOUTH_CHICKEN1); | |
4075 | } | |
4076 | ||
4077 | static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc) | |
4078 | { | |
4079 | struct drm_device *dev = intel_crtc->base.dev; | |
1fbc0d78 DV |
4080 | |
4081 | switch (intel_crtc->pipe) { | |
4082 | case PIPE_A: | |
4083 | break; | |
4084 | case PIPE_B: | |
6e3c9717 | 4085 | if (intel_crtc->config->fdi_lanes > 2) |
003632d9 | 4086 | cpt_set_fdi_bc_bifurcation(dev, false); |
1fbc0d78 | 4087 | else |
003632d9 | 4088 | cpt_set_fdi_bc_bifurcation(dev, true); |
1fbc0d78 DV |
4089 | |
4090 | break; | |
4091 | case PIPE_C: | |
003632d9 | 4092 | cpt_set_fdi_bc_bifurcation(dev, true); |
1fbc0d78 DV |
4093 | |
4094 | break; | |
4095 | default: | |
4096 | BUG(); | |
4097 | } | |
4098 | } | |
4099 | ||
c48b5305 VS |
4100 | /* Return which DP Port should be selected for Transcoder DP control */ |
4101 | static enum port | |
4102 | intel_trans_dp_port_sel(struct drm_crtc *crtc) | |
4103 | { | |
4104 | struct drm_device *dev = crtc->dev; | |
4105 | struct intel_encoder *encoder; | |
4106 | ||
4107 | for_each_encoder_on_crtc(dev, crtc, encoder) { | |
4108 | if (encoder->type == INTEL_OUTPUT_DISPLAYPORT || | |
4109 | encoder->type == INTEL_OUTPUT_EDP) | |
4110 | return enc_to_dig_port(&encoder->base)->port; | |
4111 | } | |
4112 | ||
4113 | return -1; | |
4114 | } | |
4115 | ||
f67a559d JB |
4116 | /* |
4117 | * Enable PCH resources required for PCH ports: | |
4118 | * - PCH PLLs | |
4119 | * - FDI training & RX/TX | |
4120 | * - update transcoder timings | |
4121 | * - DP transcoding bits | |
4122 | * - transcoder | |
4123 | */ | |
4124 | static void ironlake_pch_enable(struct drm_crtc *crtc) | |
0e23b99d JB |
4125 | { |
4126 | struct drm_device *dev = crtc->dev; | |
4127 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4128 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4129 | int pipe = intel_crtc->pipe; | |
f0f59a00 | 4130 | u32 temp; |
2c07245f | 4131 | |
ab9412ba | 4132 | assert_pch_transcoder_disabled(dev_priv, pipe); |
e7e164db | 4133 | |
1fbc0d78 DV |
4134 | if (IS_IVYBRIDGE(dev)) |
4135 | ivybridge_update_fdi_bc_bifurcation(intel_crtc); | |
4136 | ||
cd986abb DV |
4137 | /* Write the TU size bits before fdi link training, so that error |
4138 | * detection works. */ | |
4139 | I915_WRITE(FDI_RX_TUSIZE1(pipe), | |
4140 | I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK); | |
4141 | ||
3860b2ec VS |
4142 | /* |
4143 | * Sometimes spurious CPU pipe underruns happen during FDI | |
4144 | * training, at least with VGA+HDMI cloning. Suppress them. | |
4145 | */ | |
4146 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
4147 | ||
c98e9dcf | 4148 | /* For PCH output, training FDI link */ |
674cf967 | 4149 | dev_priv->display.fdi_link_train(crtc); |
2c07245f | 4150 | |
3ad8a208 DV |
4151 | /* We need to program the right clock selection before writing the pixel |
4152 | * mutliplier into the DPLL. */ | |
303b81e0 | 4153 | if (HAS_PCH_CPT(dev)) { |
ee7b9f93 | 4154 | u32 sel; |
4b645f14 | 4155 | |
c98e9dcf | 4156 | temp = I915_READ(PCH_DPLL_SEL); |
11887397 DV |
4157 | temp |= TRANS_DPLL_ENABLE(pipe); |
4158 | sel = TRANS_DPLLB_SEL(pipe); | |
6e3c9717 | 4159 | if (intel_crtc->config->shared_dpll == DPLL_ID_PCH_PLL_B) |
ee7b9f93 JB |
4160 | temp |= sel; |
4161 | else | |
4162 | temp &= ~sel; | |
c98e9dcf | 4163 | I915_WRITE(PCH_DPLL_SEL, temp); |
c98e9dcf | 4164 | } |
5eddb70b | 4165 | |
3ad8a208 DV |
4166 | /* XXX: pch pll's can be enabled any time before we enable the PCH |
4167 | * transcoder, and we actually should do this to not upset any PCH | |
4168 | * transcoder that already use the clock when we share it. | |
4169 | * | |
4170 | * Note that enable_shared_dpll tries to do the right thing, but | |
4171 | * get_shared_dpll unconditionally resets the pll - we need that to have | |
4172 | * the right LVDS enable sequence. */ | |
85b3894f | 4173 | intel_enable_shared_dpll(intel_crtc); |
3ad8a208 | 4174 | |
d9b6cb56 JB |
4175 | /* set transcoder timing, panel must allow it */ |
4176 | assert_panel_unlocked(dev_priv, pipe); | |
275f01b2 | 4177 | ironlake_pch_transcoder_set_timings(intel_crtc, pipe); |
8db9d77b | 4178 | |
303b81e0 | 4179 | intel_fdi_normal_train(crtc); |
5e84e1a4 | 4180 | |
3860b2ec VS |
4181 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4182 | ||
c98e9dcf | 4183 | /* For PCH DP, enable TRANS_DP_CTL */ |
6e3c9717 | 4184 | if (HAS_PCH_CPT(dev) && intel_crtc->config->has_dp_encoder) { |
9c4edaee VS |
4185 | const struct drm_display_mode *adjusted_mode = |
4186 | &intel_crtc->config->base.adjusted_mode; | |
dfd07d72 | 4187 | u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5; |
f0f59a00 | 4188 | i915_reg_t reg = TRANS_DP_CTL(pipe); |
5eddb70b CW |
4189 | temp = I915_READ(reg); |
4190 | temp &= ~(TRANS_DP_PORT_SEL_MASK | | |
220cad3c EA |
4191 | TRANS_DP_SYNC_MASK | |
4192 | TRANS_DP_BPC_MASK); | |
e3ef4479 | 4193 | temp |= TRANS_DP_OUTPUT_ENABLE; |
9325c9f0 | 4194 | temp |= bpc << 9; /* same format but at 11:9 */ |
c98e9dcf | 4195 | |
9c4edaee | 4196 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
5eddb70b | 4197 | temp |= TRANS_DP_HSYNC_ACTIVE_HIGH; |
9c4edaee | 4198 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
5eddb70b | 4199 | temp |= TRANS_DP_VSYNC_ACTIVE_HIGH; |
c98e9dcf JB |
4200 | |
4201 | switch (intel_trans_dp_port_sel(crtc)) { | |
c48b5305 | 4202 | case PORT_B: |
5eddb70b | 4203 | temp |= TRANS_DP_PORT_SEL_B; |
c98e9dcf | 4204 | break; |
c48b5305 | 4205 | case PORT_C: |
5eddb70b | 4206 | temp |= TRANS_DP_PORT_SEL_C; |
c98e9dcf | 4207 | break; |
c48b5305 | 4208 | case PORT_D: |
5eddb70b | 4209 | temp |= TRANS_DP_PORT_SEL_D; |
c98e9dcf JB |
4210 | break; |
4211 | default: | |
e95d41e1 | 4212 | BUG(); |
32f9d658 | 4213 | } |
2c07245f | 4214 | |
5eddb70b | 4215 | I915_WRITE(reg, temp); |
6be4a607 | 4216 | } |
b52eb4dc | 4217 | |
b8a4f404 | 4218 | ironlake_enable_pch_transcoder(dev_priv, pipe); |
f67a559d JB |
4219 | } |
4220 | ||
1507e5bd PZ |
4221 | static void lpt_pch_enable(struct drm_crtc *crtc) |
4222 | { | |
4223 | struct drm_device *dev = crtc->dev; | |
4224 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4225 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6e3c9717 | 4226 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
1507e5bd | 4227 | |
ab9412ba | 4228 | assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A); |
1507e5bd | 4229 | |
8c52b5e8 | 4230 | lpt_program_iclkip(crtc); |
1507e5bd | 4231 | |
0540e488 | 4232 | /* Set transcoder timing. */ |
275f01b2 | 4233 | ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A); |
1507e5bd | 4234 | |
937bb610 | 4235 | lpt_enable_pch_transcoder(dev_priv, cpu_transcoder); |
f67a559d JB |
4236 | } |
4237 | ||
190f68c5 ACO |
4238 | struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc, |
4239 | struct intel_crtc_state *crtc_state) | |
ee7b9f93 | 4240 | { |
e2b78267 | 4241 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; |
8bd31e67 | 4242 | struct intel_shared_dpll *pll; |
de419ab6 | 4243 | struct intel_shared_dpll_config *shared_dpll; |
e2b78267 | 4244 | enum intel_dpll_id i; |
00490c22 | 4245 | int max = dev_priv->num_shared_dpll; |
ee7b9f93 | 4246 | |
de419ab6 ML |
4247 | shared_dpll = intel_atomic_get_shared_dpll_state(crtc_state->base.state); |
4248 | ||
98b6bd99 DV |
4249 | if (HAS_PCH_IBX(dev_priv->dev)) { |
4250 | /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */ | |
d94ab068 | 4251 | i = (enum intel_dpll_id) crtc->pipe; |
e72f9fbf | 4252 | pll = &dev_priv->shared_dplls[i]; |
98b6bd99 | 4253 | |
46edb027 DV |
4254 | DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n", |
4255 | crtc->base.base.id, pll->name); | |
98b6bd99 | 4256 | |
de419ab6 | 4257 | WARN_ON(shared_dpll[i].crtc_mask); |
f2a69f44 | 4258 | |
98b6bd99 DV |
4259 | goto found; |
4260 | } | |
4261 | ||
bcddf610 S |
4262 | if (IS_BROXTON(dev_priv->dev)) { |
4263 | /* PLL is attached to port in bxt */ | |
4264 | struct intel_encoder *encoder; | |
4265 | struct intel_digital_port *intel_dig_port; | |
4266 | ||
4267 | encoder = intel_ddi_get_crtc_new_encoder(crtc_state); | |
4268 | if (WARN_ON(!encoder)) | |
4269 | return NULL; | |
4270 | ||
4271 | intel_dig_port = enc_to_dig_port(&encoder->base); | |
4272 | /* 1:1 mapping between ports and PLLs */ | |
4273 | i = (enum intel_dpll_id)intel_dig_port->port; | |
4274 | pll = &dev_priv->shared_dplls[i]; | |
4275 | DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n", | |
4276 | crtc->base.base.id, pll->name); | |
de419ab6 | 4277 | WARN_ON(shared_dpll[i].crtc_mask); |
bcddf610 S |
4278 | |
4279 | goto found; | |
00490c22 ML |
4280 | } else if (INTEL_INFO(dev_priv)->gen < 9 && HAS_DDI(dev_priv)) |
4281 | /* Do not consider SPLL */ | |
4282 | max = 2; | |
bcddf610 | 4283 | |
00490c22 | 4284 | for (i = 0; i < max; i++) { |
e72f9fbf | 4285 | pll = &dev_priv->shared_dplls[i]; |
ee7b9f93 JB |
4286 | |
4287 | /* Only want to check enabled timings first */ | |
de419ab6 | 4288 | if (shared_dpll[i].crtc_mask == 0) |
ee7b9f93 JB |
4289 | continue; |
4290 | ||
190f68c5 | 4291 | if (memcmp(&crtc_state->dpll_hw_state, |
de419ab6 ML |
4292 | &shared_dpll[i].hw_state, |
4293 | sizeof(crtc_state->dpll_hw_state)) == 0) { | |
8bd31e67 | 4294 | DRM_DEBUG_KMS("CRTC:%d sharing existing %s (crtc mask 0x%08x, ative %d)\n", |
1e6f2ddc | 4295 | crtc->base.base.id, pll->name, |
de419ab6 | 4296 | shared_dpll[i].crtc_mask, |
8bd31e67 | 4297 | pll->active); |
ee7b9f93 JB |
4298 | goto found; |
4299 | } | |
4300 | } | |
4301 | ||
4302 | /* Ok no matching timings, maybe there's a free one? */ | |
e72f9fbf DV |
4303 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
4304 | pll = &dev_priv->shared_dplls[i]; | |
de419ab6 | 4305 | if (shared_dpll[i].crtc_mask == 0) { |
46edb027 DV |
4306 | DRM_DEBUG_KMS("CRTC:%d allocated %s\n", |
4307 | crtc->base.base.id, pll->name); | |
ee7b9f93 JB |
4308 | goto found; |
4309 | } | |
4310 | } | |
4311 | ||
4312 | return NULL; | |
4313 | ||
4314 | found: | |
de419ab6 ML |
4315 | if (shared_dpll[i].crtc_mask == 0) |
4316 | shared_dpll[i].hw_state = | |
4317 | crtc_state->dpll_hw_state; | |
f2a69f44 | 4318 | |
190f68c5 | 4319 | crtc_state->shared_dpll = i; |
46edb027 DV |
4320 | DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name, |
4321 | pipe_name(crtc->pipe)); | |
ee7b9f93 | 4322 | |
de419ab6 | 4323 | shared_dpll[i].crtc_mask |= 1 << crtc->pipe; |
e04c7350 | 4324 | |
ee7b9f93 JB |
4325 | return pll; |
4326 | } | |
4327 | ||
de419ab6 | 4328 | static void intel_shared_dpll_commit(struct drm_atomic_state *state) |
8bd31e67 | 4329 | { |
de419ab6 ML |
4330 | struct drm_i915_private *dev_priv = to_i915(state->dev); |
4331 | struct intel_shared_dpll_config *shared_dpll; | |
8bd31e67 ACO |
4332 | struct intel_shared_dpll *pll; |
4333 | enum intel_dpll_id i; | |
4334 | ||
de419ab6 ML |
4335 | if (!to_intel_atomic_state(state)->dpll_set) |
4336 | return; | |
8bd31e67 | 4337 | |
de419ab6 | 4338 | shared_dpll = to_intel_atomic_state(state)->shared_dpll; |
8bd31e67 ACO |
4339 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
4340 | pll = &dev_priv->shared_dplls[i]; | |
de419ab6 | 4341 | pll->config = shared_dpll[i]; |
8bd31e67 ACO |
4342 | } |
4343 | } | |
4344 | ||
a1520318 | 4345 | static void cpt_verify_modeset(struct drm_device *dev, int pipe) |
d4270e57 JB |
4346 | { |
4347 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 4348 | i915_reg_t dslreg = PIPEDSL(pipe); |
d4270e57 JB |
4349 | u32 temp; |
4350 | ||
4351 | temp = I915_READ(dslreg); | |
4352 | udelay(500); | |
4353 | if (wait_for(I915_READ(dslreg) != temp, 5)) { | |
d4270e57 | 4354 | if (wait_for(I915_READ(dslreg) != temp, 5)) |
84f44ce7 | 4355 | DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe)); |
d4270e57 JB |
4356 | } |
4357 | } | |
4358 | ||
86adf9d7 ML |
4359 | static int |
4360 | skl_update_scaler(struct intel_crtc_state *crtc_state, bool force_detach, | |
4361 | unsigned scaler_user, int *scaler_id, unsigned int rotation, | |
4362 | int src_w, int src_h, int dst_w, int dst_h) | |
a1b2278e | 4363 | { |
86adf9d7 ML |
4364 | struct intel_crtc_scaler_state *scaler_state = |
4365 | &crtc_state->scaler_state; | |
4366 | struct intel_crtc *intel_crtc = | |
4367 | to_intel_crtc(crtc_state->base.crtc); | |
a1b2278e | 4368 | int need_scaling; |
6156a456 CK |
4369 | |
4370 | need_scaling = intel_rotation_90_or_270(rotation) ? | |
4371 | (src_h != dst_w || src_w != dst_h): | |
4372 | (src_w != dst_w || src_h != dst_h); | |
a1b2278e CK |
4373 | |
4374 | /* | |
4375 | * if plane is being disabled or scaler is no more required or force detach | |
4376 | * - free scaler binded to this plane/crtc | |
4377 | * - in order to do this, update crtc->scaler_usage | |
4378 | * | |
4379 | * Here scaler state in crtc_state is set free so that | |
4380 | * scaler can be assigned to other user. Actual register | |
4381 | * update to free the scaler is done in plane/panel-fit programming. | |
4382 | * For this purpose crtc/plane_state->scaler_id isn't reset here. | |
4383 | */ | |
86adf9d7 | 4384 | if (force_detach || !need_scaling) { |
a1b2278e | 4385 | if (*scaler_id >= 0) { |
86adf9d7 | 4386 | scaler_state->scaler_users &= ~(1 << scaler_user); |
a1b2278e CK |
4387 | scaler_state->scalers[*scaler_id].in_use = 0; |
4388 | ||
86adf9d7 ML |
4389 | DRM_DEBUG_KMS("scaler_user index %u.%u: " |
4390 | "Staged freeing scaler id %d scaler_users = 0x%x\n", | |
4391 | intel_crtc->pipe, scaler_user, *scaler_id, | |
a1b2278e CK |
4392 | scaler_state->scaler_users); |
4393 | *scaler_id = -1; | |
4394 | } | |
4395 | return 0; | |
4396 | } | |
4397 | ||
4398 | /* range checks */ | |
4399 | if (src_w < SKL_MIN_SRC_W || src_h < SKL_MIN_SRC_H || | |
4400 | dst_w < SKL_MIN_DST_W || dst_h < SKL_MIN_DST_H || | |
4401 | ||
4402 | src_w > SKL_MAX_SRC_W || src_h > SKL_MAX_SRC_H || | |
4403 | dst_w > SKL_MAX_DST_W || dst_h > SKL_MAX_DST_H) { | |
86adf9d7 | 4404 | DRM_DEBUG_KMS("scaler_user index %u.%u: src %ux%u dst %ux%u " |
a1b2278e | 4405 | "size is out of scaler range\n", |
86adf9d7 | 4406 | intel_crtc->pipe, scaler_user, src_w, src_h, dst_w, dst_h); |
a1b2278e CK |
4407 | return -EINVAL; |
4408 | } | |
4409 | ||
86adf9d7 ML |
4410 | /* mark this plane as a scaler user in crtc_state */ |
4411 | scaler_state->scaler_users |= (1 << scaler_user); | |
4412 | DRM_DEBUG_KMS("scaler_user index %u.%u: " | |
4413 | "staged scaling request for %ux%u->%ux%u scaler_users = 0x%x\n", | |
4414 | intel_crtc->pipe, scaler_user, src_w, src_h, dst_w, dst_h, | |
4415 | scaler_state->scaler_users); | |
4416 | ||
4417 | return 0; | |
4418 | } | |
4419 | ||
4420 | /** | |
4421 | * skl_update_scaler_crtc - Stages update to scaler state for a given crtc. | |
4422 | * | |
4423 | * @state: crtc's scaler state | |
86adf9d7 ML |
4424 | * |
4425 | * Return | |
4426 | * 0 - scaler_usage updated successfully | |
4427 | * error - requested scaling cannot be supported or other error condition | |
4428 | */ | |
e435d6e5 | 4429 | int skl_update_scaler_crtc(struct intel_crtc_state *state) |
86adf9d7 ML |
4430 | { |
4431 | struct intel_crtc *intel_crtc = to_intel_crtc(state->base.crtc); | |
7c5f93b0 | 4432 | const struct drm_display_mode *adjusted_mode = &state->base.adjusted_mode; |
86adf9d7 ML |
4433 | |
4434 | DRM_DEBUG_KMS("Updating scaler for [CRTC:%i] scaler_user index %u.%u\n", | |
4435 | intel_crtc->base.base.id, intel_crtc->pipe, SKL_CRTC_INDEX); | |
4436 | ||
e435d6e5 | 4437 | return skl_update_scaler(state, !state->base.active, SKL_CRTC_INDEX, |
86adf9d7 ML |
4438 | &state->scaler_state.scaler_id, DRM_ROTATE_0, |
4439 | state->pipe_src_w, state->pipe_src_h, | |
aad941d5 | 4440 | adjusted_mode->crtc_hdisplay, adjusted_mode->crtc_vdisplay); |
86adf9d7 ML |
4441 | } |
4442 | ||
4443 | /** | |
4444 | * skl_update_scaler_plane - Stages update to scaler state for a given plane. | |
4445 | * | |
4446 | * @state: crtc's scaler state | |
86adf9d7 ML |
4447 | * @plane_state: atomic plane state to update |
4448 | * | |
4449 | * Return | |
4450 | * 0 - scaler_usage updated successfully | |
4451 | * error - requested scaling cannot be supported or other error condition | |
4452 | */ | |
da20eabd ML |
4453 | static int skl_update_scaler_plane(struct intel_crtc_state *crtc_state, |
4454 | struct intel_plane_state *plane_state) | |
86adf9d7 ML |
4455 | { |
4456 | ||
4457 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc_state->base.crtc); | |
da20eabd ML |
4458 | struct intel_plane *intel_plane = |
4459 | to_intel_plane(plane_state->base.plane); | |
86adf9d7 ML |
4460 | struct drm_framebuffer *fb = plane_state->base.fb; |
4461 | int ret; | |
4462 | ||
4463 | bool force_detach = !fb || !plane_state->visible; | |
4464 | ||
4465 | DRM_DEBUG_KMS("Updating scaler for [PLANE:%d] scaler_user index %u.%u\n", | |
4466 | intel_plane->base.base.id, intel_crtc->pipe, | |
4467 | drm_plane_index(&intel_plane->base)); | |
4468 | ||
4469 | ret = skl_update_scaler(crtc_state, force_detach, | |
4470 | drm_plane_index(&intel_plane->base), | |
4471 | &plane_state->scaler_id, | |
4472 | plane_state->base.rotation, | |
4473 | drm_rect_width(&plane_state->src) >> 16, | |
4474 | drm_rect_height(&plane_state->src) >> 16, | |
4475 | drm_rect_width(&plane_state->dst), | |
4476 | drm_rect_height(&plane_state->dst)); | |
4477 | ||
4478 | if (ret || plane_state->scaler_id < 0) | |
4479 | return ret; | |
4480 | ||
a1b2278e | 4481 | /* check colorkey */ |
818ed961 | 4482 | if (plane_state->ckey.flags != I915_SET_COLORKEY_NONE) { |
86adf9d7 | 4483 | DRM_DEBUG_KMS("[PLANE:%d] scaling with color key not allowed", |
818ed961 | 4484 | intel_plane->base.base.id); |
a1b2278e CK |
4485 | return -EINVAL; |
4486 | } | |
4487 | ||
4488 | /* Check src format */ | |
86adf9d7 ML |
4489 | switch (fb->pixel_format) { |
4490 | case DRM_FORMAT_RGB565: | |
4491 | case DRM_FORMAT_XBGR8888: | |
4492 | case DRM_FORMAT_XRGB8888: | |
4493 | case DRM_FORMAT_ABGR8888: | |
4494 | case DRM_FORMAT_ARGB8888: | |
4495 | case DRM_FORMAT_XRGB2101010: | |
4496 | case DRM_FORMAT_XBGR2101010: | |
4497 | case DRM_FORMAT_YUYV: | |
4498 | case DRM_FORMAT_YVYU: | |
4499 | case DRM_FORMAT_UYVY: | |
4500 | case DRM_FORMAT_VYUY: | |
4501 | break; | |
4502 | default: | |
4503 | DRM_DEBUG_KMS("[PLANE:%d] FB:%d unsupported scaling format 0x%x\n", | |
4504 | intel_plane->base.base.id, fb->base.id, fb->pixel_format); | |
4505 | return -EINVAL; | |
a1b2278e CK |
4506 | } |
4507 | ||
a1b2278e CK |
4508 | return 0; |
4509 | } | |
4510 | ||
e435d6e5 ML |
4511 | static void skylake_scaler_disable(struct intel_crtc *crtc) |
4512 | { | |
4513 | int i; | |
4514 | ||
4515 | for (i = 0; i < crtc->num_scalers; i++) | |
4516 | skl_detach_scaler(crtc, i); | |
4517 | } | |
4518 | ||
4519 | static void skylake_pfit_enable(struct intel_crtc *crtc) | |
bd2e244f JB |
4520 | { |
4521 | struct drm_device *dev = crtc->base.dev; | |
4522 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4523 | int pipe = crtc->pipe; | |
a1b2278e CK |
4524 | struct intel_crtc_scaler_state *scaler_state = |
4525 | &crtc->config->scaler_state; | |
4526 | ||
4527 | DRM_DEBUG_KMS("for crtc_state = %p\n", crtc->config); | |
4528 | ||
6e3c9717 | 4529 | if (crtc->config->pch_pfit.enabled) { |
a1b2278e CK |
4530 | int id; |
4531 | ||
4532 | if (WARN_ON(crtc->config->scaler_state.scaler_id < 0)) { | |
4533 | DRM_ERROR("Requesting pfit without getting a scaler first\n"); | |
4534 | return; | |
4535 | } | |
4536 | ||
4537 | id = scaler_state->scaler_id; | |
4538 | I915_WRITE(SKL_PS_CTRL(pipe, id), PS_SCALER_EN | | |
4539 | PS_FILTER_MEDIUM | scaler_state->scalers[id].mode); | |
4540 | I915_WRITE(SKL_PS_WIN_POS(pipe, id), crtc->config->pch_pfit.pos); | |
4541 | I915_WRITE(SKL_PS_WIN_SZ(pipe, id), crtc->config->pch_pfit.size); | |
4542 | ||
4543 | DRM_DEBUG_KMS("for crtc_state = %p scaler_id = %d\n", crtc->config, id); | |
bd2e244f JB |
4544 | } |
4545 | } | |
4546 | ||
b074cec8 JB |
4547 | static void ironlake_pfit_enable(struct intel_crtc *crtc) |
4548 | { | |
4549 | struct drm_device *dev = crtc->base.dev; | |
4550 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4551 | int pipe = crtc->pipe; | |
4552 | ||
6e3c9717 | 4553 | if (crtc->config->pch_pfit.enabled) { |
b074cec8 JB |
4554 | /* Force use of hard-coded filter coefficients |
4555 | * as some pre-programmed values are broken, | |
4556 | * e.g. x201. | |
4557 | */ | |
4558 | if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
4559 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 | | |
4560 | PF_PIPE_SEL_IVB(pipe)); | |
4561 | else | |
4562 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3); | |
6e3c9717 ACO |
4563 | I915_WRITE(PF_WIN_POS(pipe), crtc->config->pch_pfit.pos); |
4564 | I915_WRITE(PF_WIN_SZ(pipe), crtc->config->pch_pfit.size); | |
d4270e57 JB |
4565 | } |
4566 | } | |
4567 | ||
20bc8673 | 4568 | void hsw_enable_ips(struct intel_crtc *crtc) |
d77e4531 | 4569 | { |
cea165c3 VS |
4570 | struct drm_device *dev = crtc->base.dev; |
4571 | struct drm_i915_private *dev_priv = dev->dev_private; | |
d77e4531 | 4572 | |
6e3c9717 | 4573 | if (!crtc->config->ips_enabled) |
d77e4531 PZ |
4574 | return; |
4575 | ||
cea165c3 VS |
4576 | /* We can only enable IPS after we enable a plane and wait for a vblank */ |
4577 | intel_wait_for_vblank(dev, crtc->pipe); | |
4578 | ||
d77e4531 | 4579 | assert_plane_enabled(dev_priv, crtc->plane); |
cea165c3 | 4580 | if (IS_BROADWELL(dev)) { |
2a114cc1 BW |
4581 | mutex_lock(&dev_priv->rps.hw_lock); |
4582 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000)); | |
4583 | mutex_unlock(&dev_priv->rps.hw_lock); | |
4584 | /* Quoting Art Runyan: "its not safe to expect any particular | |
4585 | * value in IPS_CTL bit 31 after enabling IPS through the | |
e59150dc JB |
4586 | * mailbox." Moreover, the mailbox may return a bogus state, |
4587 | * so we need to just enable it and continue on. | |
2a114cc1 BW |
4588 | */ |
4589 | } else { | |
4590 | I915_WRITE(IPS_CTL, IPS_ENABLE); | |
4591 | /* The bit only becomes 1 in the next vblank, so this wait here | |
4592 | * is essentially intel_wait_for_vblank. If we don't have this | |
4593 | * and don't wait for vblanks until the end of crtc_enable, then | |
4594 | * the HW state readout code will complain that the expected | |
4595 | * IPS_CTL value is not the one we read. */ | |
4596 | if (wait_for(I915_READ_NOTRACE(IPS_CTL) & IPS_ENABLE, 50)) | |
4597 | DRM_ERROR("Timed out waiting for IPS enable\n"); | |
4598 | } | |
d77e4531 PZ |
4599 | } |
4600 | ||
20bc8673 | 4601 | void hsw_disable_ips(struct intel_crtc *crtc) |
d77e4531 PZ |
4602 | { |
4603 | struct drm_device *dev = crtc->base.dev; | |
4604 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4605 | ||
6e3c9717 | 4606 | if (!crtc->config->ips_enabled) |
d77e4531 PZ |
4607 | return; |
4608 | ||
4609 | assert_plane_enabled(dev_priv, crtc->plane); | |
23d0b130 | 4610 | if (IS_BROADWELL(dev)) { |
2a114cc1 BW |
4611 | mutex_lock(&dev_priv->rps.hw_lock); |
4612 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0)); | |
4613 | mutex_unlock(&dev_priv->rps.hw_lock); | |
23d0b130 BW |
4614 | /* wait for pcode to finish disabling IPS, which may take up to 42ms */ |
4615 | if (wait_for((I915_READ(IPS_CTL) & IPS_ENABLE) == 0, 42)) | |
4616 | DRM_ERROR("Timed out waiting for IPS disable\n"); | |
e59150dc | 4617 | } else { |
2a114cc1 | 4618 | I915_WRITE(IPS_CTL, 0); |
e59150dc JB |
4619 | POSTING_READ(IPS_CTL); |
4620 | } | |
d77e4531 PZ |
4621 | |
4622 | /* We need to wait for a vblank before we can disable the plane. */ | |
4623 | intel_wait_for_vblank(dev, crtc->pipe); | |
4624 | } | |
4625 | ||
4626 | /** Loads the palette/gamma unit for the CRTC with the prepared values */ | |
4627 | static void intel_crtc_load_lut(struct drm_crtc *crtc) | |
4628 | { | |
4629 | struct drm_device *dev = crtc->dev; | |
4630 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4631 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4632 | enum pipe pipe = intel_crtc->pipe; | |
d77e4531 PZ |
4633 | int i; |
4634 | bool reenable_ips = false; | |
4635 | ||
4636 | /* The clocks have to be on to load the palette. */ | |
53d9f4e9 | 4637 | if (!crtc->state->active) |
d77e4531 PZ |
4638 | return; |
4639 | ||
50360403 | 4640 | if (HAS_GMCH_DISPLAY(dev_priv->dev)) { |
a65347ba | 4641 | if (intel_crtc->config->has_dsi_encoder) |
d77e4531 PZ |
4642 | assert_dsi_pll_enabled(dev_priv); |
4643 | else | |
4644 | assert_pll_enabled(dev_priv, pipe); | |
4645 | } | |
4646 | ||
d77e4531 PZ |
4647 | /* Workaround : Do not read or write the pipe palette/gamma data while |
4648 | * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled. | |
4649 | */ | |
6e3c9717 | 4650 | if (IS_HASWELL(dev) && intel_crtc->config->ips_enabled && |
d77e4531 PZ |
4651 | ((I915_READ(GAMMA_MODE(pipe)) & GAMMA_MODE_MODE_MASK) == |
4652 | GAMMA_MODE_MODE_SPLIT)) { | |
4653 | hsw_disable_ips(intel_crtc); | |
4654 | reenable_ips = true; | |
4655 | } | |
4656 | ||
4657 | for (i = 0; i < 256; i++) { | |
f0f59a00 | 4658 | i915_reg_t palreg; |
f65a9c5b VS |
4659 | |
4660 | if (HAS_GMCH_DISPLAY(dev)) | |
4661 | palreg = PALETTE(pipe, i); | |
4662 | else | |
4663 | palreg = LGC_PALETTE(pipe, i); | |
4664 | ||
4665 | I915_WRITE(palreg, | |
d77e4531 PZ |
4666 | (intel_crtc->lut_r[i] << 16) | |
4667 | (intel_crtc->lut_g[i] << 8) | | |
4668 | intel_crtc->lut_b[i]); | |
4669 | } | |
4670 | ||
4671 | if (reenable_ips) | |
4672 | hsw_enable_ips(intel_crtc); | |
4673 | } | |
4674 | ||
7cac945f | 4675 | static void intel_crtc_dpms_overlay_disable(struct intel_crtc *intel_crtc) |
d3eedb1a | 4676 | { |
7cac945f | 4677 | if (intel_crtc->overlay) { |
d3eedb1a VS |
4678 | struct drm_device *dev = intel_crtc->base.dev; |
4679 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4680 | ||
4681 | mutex_lock(&dev->struct_mutex); | |
4682 | dev_priv->mm.interruptible = false; | |
4683 | (void) intel_overlay_switch_off(intel_crtc->overlay); | |
4684 | dev_priv->mm.interruptible = true; | |
4685 | mutex_unlock(&dev->struct_mutex); | |
4686 | } | |
4687 | ||
4688 | /* Let userspace switch the overlay on again. In most cases userspace | |
4689 | * has to recompute where to put it anyway. | |
4690 | */ | |
4691 | } | |
4692 | ||
87d4300a ML |
4693 | /** |
4694 | * intel_post_enable_primary - Perform operations after enabling primary plane | |
4695 | * @crtc: the CRTC whose primary plane was just enabled | |
4696 | * | |
4697 | * Performs potentially sleeping operations that must be done after the primary | |
4698 | * plane is enabled, such as updating FBC and IPS. Note that this may be | |
4699 | * called due to an explicit primary plane update, or due to an implicit | |
4700 | * re-enable that is caused when a sprite plane is updated to no longer | |
4701 | * completely hide the primary plane. | |
4702 | */ | |
4703 | static void | |
4704 | intel_post_enable_primary(struct drm_crtc *crtc) | |
a5c4d7bc VS |
4705 | { |
4706 | struct drm_device *dev = crtc->dev; | |
87d4300a | 4707 | struct drm_i915_private *dev_priv = dev->dev_private; |
a5c4d7bc VS |
4708 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4709 | int pipe = intel_crtc->pipe; | |
a5c4d7bc | 4710 | |
87d4300a ML |
4711 | /* |
4712 | * FIXME IPS should be fine as long as one plane is | |
4713 | * enabled, but in practice it seems to have problems | |
4714 | * when going from primary only to sprite only and vice | |
4715 | * versa. | |
4716 | */ | |
a5c4d7bc VS |
4717 | hsw_enable_ips(intel_crtc); |
4718 | ||
f99d7069 | 4719 | /* |
87d4300a ML |
4720 | * Gen2 reports pipe underruns whenever all planes are disabled. |
4721 | * So don't enable underrun reporting before at least some planes | |
4722 | * are enabled. | |
4723 | * FIXME: Need to fix the logic to work when we turn off all planes | |
4724 | * but leave the pipe running. | |
f99d7069 | 4725 | */ |
87d4300a ML |
4726 | if (IS_GEN2(dev)) |
4727 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); | |
4728 | ||
aca7b684 VS |
4729 | /* Underruns don't always raise interrupts, so check manually. */ |
4730 | intel_check_cpu_fifo_underruns(dev_priv); | |
4731 | intel_check_pch_fifo_underruns(dev_priv); | |
a5c4d7bc VS |
4732 | } |
4733 | ||
87d4300a ML |
4734 | /** |
4735 | * intel_pre_disable_primary - Perform operations before disabling primary plane | |
4736 | * @crtc: the CRTC whose primary plane is to be disabled | |
4737 | * | |
4738 | * Performs potentially sleeping operations that must be done before the | |
4739 | * primary plane is disabled, such as updating FBC and IPS. Note that this may | |
4740 | * be called due to an explicit primary plane update, or due to an implicit | |
4741 | * disable that is caused when a sprite plane completely hides the primary | |
4742 | * plane. | |
4743 | */ | |
4744 | static void | |
4745 | intel_pre_disable_primary(struct drm_crtc *crtc) | |
a5c4d7bc VS |
4746 | { |
4747 | struct drm_device *dev = crtc->dev; | |
4748 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4749 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4750 | int pipe = intel_crtc->pipe; | |
a5c4d7bc | 4751 | |
87d4300a ML |
4752 | /* |
4753 | * Gen2 reports pipe underruns whenever all planes are disabled. | |
4754 | * So diasble underrun reporting before all the planes get disabled. | |
4755 | * FIXME: Need to fix the logic to work when we turn off all planes | |
4756 | * but leave the pipe running. | |
4757 | */ | |
4758 | if (IS_GEN2(dev)) | |
4759 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
a5c4d7bc | 4760 | |
87d4300a ML |
4761 | /* |
4762 | * Vblank time updates from the shadow to live plane control register | |
4763 | * are blocked if the memory self-refresh mode is active at that | |
4764 | * moment. So to make sure the plane gets truly disabled, disable | |
4765 | * first the self-refresh mode. The self-refresh enable bit in turn | |
4766 | * will be checked/applied by the HW only at the next frame start | |
4767 | * event which is after the vblank start event, so we need to have a | |
4768 | * wait-for-vblank between disabling the plane and the pipe. | |
4769 | */ | |
262cd2e1 | 4770 | if (HAS_GMCH_DISPLAY(dev)) { |
87d4300a | 4771 | intel_set_memory_cxsr(dev_priv, false); |
262cd2e1 VS |
4772 | dev_priv->wm.vlv.cxsr = false; |
4773 | intel_wait_for_vblank(dev, pipe); | |
4774 | } | |
87d4300a | 4775 | |
87d4300a ML |
4776 | /* |
4777 | * FIXME IPS should be fine as long as one plane is | |
4778 | * enabled, but in practice it seems to have problems | |
4779 | * when going from primary only to sprite only and vice | |
4780 | * versa. | |
4781 | */ | |
a5c4d7bc | 4782 | hsw_disable_ips(intel_crtc); |
87d4300a ML |
4783 | } |
4784 | ||
ac21b225 ML |
4785 | static void intel_post_plane_update(struct intel_crtc *crtc) |
4786 | { | |
4787 | struct intel_crtc_atomic_commit *atomic = &crtc->atomic; | |
92826fcd ML |
4788 | struct intel_crtc_state *pipe_config = |
4789 | to_intel_crtc_state(crtc->base.state); | |
ac21b225 | 4790 | struct drm_device *dev = crtc->base.dev; |
ac21b225 ML |
4791 | |
4792 | if (atomic->wait_vblank) | |
4793 | intel_wait_for_vblank(dev, crtc->pipe); | |
4794 | ||
4795 | intel_frontbuffer_flip(dev, atomic->fb_bits); | |
4796 | ||
ab1d3a0e | 4797 | crtc->wm.cxsr_allowed = true; |
852eb00d | 4798 | |
b9001114 | 4799 | if (pipe_config->wm_changed && pipe_config->base.active) |
f015c551 VS |
4800 | intel_update_watermarks(&crtc->base); |
4801 | ||
c80ac854 | 4802 | if (atomic->update_fbc) |
754d1133 | 4803 | intel_fbc_update(crtc); |
ac21b225 ML |
4804 | |
4805 | if (atomic->post_enable_primary) | |
4806 | intel_post_enable_primary(&crtc->base); | |
4807 | ||
ac21b225 ML |
4808 | memset(atomic, 0, sizeof(*atomic)); |
4809 | } | |
4810 | ||
4811 | static void intel_pre_plane_update(struct intel_crtc *crtc) | |
4812 | { | |
4813 | struct drm_device *dev = crtc->base.dev; | |
eddfcbcd | 4814 | struct drm_i915_private *dev_priv = dev->dev_private; |
ac21b225 | 4815 | struct intel_crtc_atomic_commit *atomic = &crtc->atomic; |
ab1d3a0e ML |
4816 | struct intel_crtc_state *pipe_config = |
4817 | to_intel_crtc_state(crtc->base.state); | |
ac21b225 | 4818 | |
c80ac854 | 4819 | if (atomic->disable_fbc) |
d029bcad | 4820 | intel_fbc_deactivate(crtc); |
ac21b225 | 4821 | |
066cf55b RV |
4822 | if (crtc->atomic.disable_ips) |
4823 | hsw_disable_ips(crtc); | |
4824 | ||
ac21b225 ML |
4825 | if (atomic->pre_disable_primary) |
4826 | intel_pre_disable_primary(&crtc->base); | |
852eb00d | 4827 | |
ab1d3a0e | 4828 | if (pipe_config->disable_cxsr) { |
852eb00d VS |
4829 | crtc->wm.cxsr_allowed = false; |
4830 | intel_set_memory_cxsr(dev_priv, false); | |
4831 | } | |
92826fcd ML |
4832 | |
4833 | if (!needs_modeset(&pipe_config->base) && pipe_config->wm_changed) | |
4834 | intel_update_watermarks(&crtc->base); | |
ac21b225 ML |
4835 | } |
4836 | ||
d032ffa0 | 4837 | static void intel_crtc_disable_planes(struct drm_crtc *crtc, unsigned plane_mask) |
87d4300a ML |
4838 | { |
4839 | struct drm_device *dev = crtc->dev; | |
4840 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
d032ffa0 | 4841 | struct drm_plane *p; |
87d4300a ML |
4842 | int pipe = intel_crtc->pipe; |
4843 | ||
7cac945f | 4844 | intel_crtc_dpms_overlay_disable(intel_crtc); |
27321ae8 | 4845 | |
d032ffa0 ML |
4846 | drm_for_each_plane_mask(p, dev, plane_mask) |
4847 | to_intel_plane(p)->disable_plane(p, crtc); | |
f98551ae | 4848 | |
f99d7069 DV |
4849 | /* |
4850 | * FIXME: Once we grow proper nuclear flip support out of this we need | |
4851 | * to compute the mask of flip planes precisely. For the time being | |
4852 | * consider this a flip to a NULL plane. | |
4853 | */ | |
4854 | intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe)); | |
a5c4d7bc VS |
4855 | } |
4856 | ||
f67a559d JB |
4857 | static void ironlake_crtc_enable(struct drm_crtc *crtc) |
4858 | { | |
4859 | struct drm_device *dev = crtc->dev; | |
4860 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4861 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 4862 | struct intel_encoder *encoder; |
f67a559d | 4863 | int pipe = intel_crtc->pipe; |
f67a559d | 4864 | |
53d9f4e9 | 4865 | if (WARN_ON(intel_crtc->active)) |
f67a559d JB |
4866 | return; |
4867 | ||
81b088ca VS |
4868 | if (intel_crtc->config->has_pch_encoder) |
4869 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false); | |
4870 | ||
6e3c9717 | 4871 | if (intel_crtc->config->has_pch_encoder) |
b14b1055 DV |
4872 | intel_prepare_shared_dpll(intel_crtc); |
4873 | ||
6e3c9717 | 4874 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 4875 | intel_dp_set_m_n(intel_crtc, M1_N1); |
29407aab DV |
4876 | |
4877 | intel_set_pipe_timings(intel_crtc); | |
4878 | ||
6e3c9717 | 4879 | if (intel_crtc->config->has_pch_encoder) { |
29407aab | 4880 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6e3c9717 | 4881 | &intel_crtc->config->fdi_m_n, NULL); |
29407aab DV |
4882 | } |
4883 | ||
4884 | ironlake_set_pipeconf(crtc); | |
4885 | ||
f67a559d | 4886 | intel_crtc->active = true; |
8664281b | 4887 | |
a72e4c9f | 4888 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
8664281b | 4889 | |
f6736a1a | 4890 | for_each_encoder_on_crtc(dev, crtc, encoder) |
952735ee DV |
4891 | if (encoder->pre_enable) |
4892 | encoder->pre_enable(encoder); | |
f67a559d | 4893 | |
6e3c9717 | 4894 | if (intel_crtc->config->has_pch_encoder) { |
fff367c7 DV |
4895 | /* Note: FDI PLL enabling _must_ be done before we enable the |
4896 | * cpu pipes, hence this is separate from all the other fdi/pch | |
4897 | * enabling. */ | |
88cefb6c | 4898 | ironlake_fdi_pll_enable(intel_crtc); |
46b6f814 DV |
4899 | } else { |
4900 | assert_fdi_tx_disabled(dev_priv, pipe); | |
4901 | assert_fdi_rx_disabled(dev_priv, pipe); | |
4902 | } | |
f67a559d | 4903 | |
b074cec8 | 4904 | ironlake_pfit_enable(intel_crtc); |
f67a559d | 4905 | |
9c54c0dd JB |
4906 | /* |
4907 | * On ILK+ LUT must be loaded before the pipe is running but with | |
4908 | * clocks enabled | |
4909 | */ | |
4910 | intel_crtc_load_lut(crtc); | |
4911 | ||
f37fcc2a | 4912 | intel_update_watermarks(crtc); |
e1fdc473 | 4913 | intel_enable_pipe(intel_crtc); |
f67a559d | 4914 | |
6e3c9717 | 4915 | if (intel_crtc->config->has_pch_encoder) |
f67a559d | 4916 | ironlake_pch_enable(crtc); |
c98e9dcf | 4917 | |
f9b61ff6 DV |
4918 | assert_vblank_disabled(crtc); |
4919 | drm_crtc_vblank_on(crtc); | |
4920 | ||
fa5c73b1 DV |
4921 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4922 | encoder->enable(encoder); | |
61b77ddd DV |
4923 | |
4924 | if (HAS_PCH_CPT(dev)) | |
a1520318 | 4925 | cpt_verify_modeset(dev, intel_crtc->pipe); |
37ca8d4c VS |
4926 | |
4927 | /* Must wait for vblank to avoid spurious PCH FIFO underruns */ | |
4928 | if (intel_crtc->config->has_pch_encoder) | |
4929 | intel_wait_for_vblank(dev, pipe); | |
4930 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true); | |
d029bcad PZ |
4931 | |
4932 | intel_fbc_enable(intel_crtc); | |
6be4a607 JB |
4933 | } |
4934 | ||
42db64ef PZ |
4935 | /* IPS only exists on ULT machines and is tied to pipe A. */ |
4936 | static bool hsw_crtc_supports_ips(struct intel_crtc *crtc) | |
4937 | { | |
f5adf94e | 4938 | return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A; |
42db64ef PZ |
4939 | } |
4940 | ||
4f771f10 PZ |
4941 | static void haswell_crtc_enable(struct drm_crtc *crtc) |
4942 | { | |
4943 | struct drm_device *dev = crtc->dev; | |
4944 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4945 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4946 | struct intel_encoder *encoder; | |
99d736a2 ML |
4947 | int pipe = intel_crtc->pipe, hsw_workaround_pipe; |
4948 | struct intel_crtc_state *pipe_config = | |
4949 | to_intel_crtc_state(crtc->state); | |
4f771f10 | 4950 | |
53d9f4e9 | 4951 | if (WARN_ON(intel_crtc->active)) |
4f771f10 PZ |
4952 | return; |
4953 | ||
81b088ca VS |
4954 | if (intel_crtc->config->has_pch_encoder) |
4955 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, | |
4956 | false); | |
4957 | ||
df8ad70c DV |
4958 | if (intel_crtc_to_shared_dpll(intel_crtc)) |
4959 | intel_enable_shared_dpll(intel_crtc); | |
4960 | ||
6e3c9717 | 4961 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 4962 | intel_dp_set_m_n(intel_crtc, M1_N1); |
229fca97 DV |
4963 | |
4964 | intel_set_pipe_timings(intel_crtc); | |
4965 | ||
6e3c9717 ACO |
4966 | if (intel_crtc->config->cpu_transcoder != TRANSCODER_EDP) { |
4967 | I915_WRITE(PIPE_MULT(intel_crtc->config->cpu_transcoder), | |
4968 | intel_crtc->config->pixel_multiplier - 1); | |
ebb69c95 CT |
4969 | } |
4970 | ||
6e3c9717 | 4971 | if (intel_crtc->config->has_pch_encoder) { |
229fca97 | 4972 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6e3c9717 | 4973 | &intel_crtc->config->fdi_m_n, NULL); |
229fca97 DV |
4974 | } |
4975 | ||
4976 | haswell_set_pipeconf(crtc); | |
4977 | ||
4978 | intel_set_pipe_csc(crtc); | |
4979 | ||
4f771f10 | 4980 | intel_crtc->active = true; |
8664281b | 4981 | |
6b698516 DV |
4982 | if (intel_crtc->config->has_pch_encoder) |
4983 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
4984 | else | |
4985 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); | |
4986 | ||
7d4aefd0 | 4987 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4f771f10 PZ |
4988 | if (encoder->pre_enable) |
4989 | encoder->pre_enable(encoder); | |
7d4aefd0 | 4990 | } |
4f771f10 | 4991 | |
d2d65408 | 4992 | if (intel_crtc->config->has_pch_encoder) |
4fe9467d | 4993 | dev_priv->display.fdi_link_train(crtc); |
4fe9467d | 4994 | |
a65347ba | 4995 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 4996 | intel_ddi_enable_pipe_clock(intel_crtc); |
4f771f10 | 4997 | |
1c132b44 | 4998 | if (INTEL_INFO(dev)->gen >= 9) |
e435d6e5 | 4999 | skylake_pfit_enable(intel_crtc); |
ff6d9f55 | 5000 | else |
1c132b44 | 5001 | ironlake_pfit_enable(intel_crtc); |
4f771f10 PZ |
5002 | |
5003 | /* | |
5004 | * On ILK+ LUT must be loaded before the pipe is running but with | |
5005 | * clocks enabled | |
5006 | */ | |
5007 | intel_crtc_load_lut(crtc); | |
5008 | ||
1f544388 | 5009 | intel_ddi_set_pipe_settings(crtc); |
a65347ba | 5010 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 5011 | intel_ddi_enable_transcoder_func(crtc); |
4f771f10 | 5012 | |
f37fcc2a | 5013 | intel_update_watermarks(crtc); |
e1fdc473 | 5014 | intel_enable_pipe(intel_crtc); |
42db64ef | 5015 | |
6e3c9717 | 5016 | if (intel_crtc->config->has_pch_encoder) |
1507e5bd | 5017 | lpt_pch_enable(crtc); |
4f771f10 | 5018 | |
a65347ba | 5019 | if (intel_crtc->config->dp_encoder_is_mst) |
0e32b39c DA |
5020 | intel_ddi_set_vc_payload_alloc(crtc, true); |
5021 | ||
f9b61ff6 DV |
5022 | assert_vblank_disabled(crtc); |
5023 | drm_crtc_vblank_on(crtc); | |
5024 | ||
8807e55b | 5025 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4f771f10 | 5026 | encoder->enable(encoder); |
8807e55b JN |
5027 | intel_opregion_notify_encoder(encoder, true); |
5028 | } | |
4f771f10 | 5029 | |
6b698516 DV |
5030 | if (intel_crtc->config->has_pch_encoder) { |
5031 | intel_wait_for_vblank(dev, pipe); | |
5032 | intel_wait_for_vblank(dev, pipe); | |
5033 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); | |
d2d65408 VS |
5034 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, |
5035 | true); | |
6b698516 | 5036 | } |
d2d65408 | 5037 | |
e4916946 PZ |
5038 | /* If we change the relative order between pipe/planes enabling, we need |
5039 | * to change the workaround. */ | |
99d736a2 ML |
5040 | hsw_workaround_pipe = pipe_config->hsw_workaround_pipe; |
5041 | if (IS_HASWELL(dev) && hsw_workaround_pipe != INVALID_PIPE) { | |
5042 | intel_wait_for_vblank(dev, hsw_workaround_pipe); | |
5043 | intel_wait_for_vblank(dev, hsw_workaround_pipe); | |
5044 | } | |
d029bcad PZ |
5045 | |
5046 | intel_fbc_enable(intel_crtc); | |
4f771f10 PZ |
5047 | } |
5048 | ||
bfd16b2a | 5049 | static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force) |
3f8dce3a DV |
5050 | { |
5051 | struct drm_device *dev = crtc->base.dev; | |
5052 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5053 | int pipe = crtc->pipe; | |
5054 | ||
5055 | /* To avoid upsetting the power well on haswell only disable the pfit if | |
5056 | * it's in use. The hw state code will make sure we get this right. */ | |
bfd16b2a | 5057 | if (force || crtc->config->pch_pfit.enabled) { |
3f8dce3a DV |
5058 | I915_WRITE(PF_CTL(pipe), 0); |
5059 | I915_WRITE(PF_WIN_POS(pipe), 0); | |
5060 | I915_WRITE(PF_WIN_SZ(pipe), 0); | |
5061 | } | |
5062 | } | |
5063 | ||
6be4a607 JB |
5064 | static void ironlake_crtc_disable(struct drm_crtc *crtc) |
5065 | { | |
5066 | struct drm_device *dev = crtc->dev; | |
5067 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5068 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 5069 | struct intel_encoder *encoder; |
6be4a607 | 5070 | int pipe = intel_crtc->pipe; |
b52eb4dc | 5071 | |
37ca8d4c VS |
5072 | if (intel_crtc->config->has_pch_encoder) |
5073 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false); | |
5074 | ||
ea9d758d DV |
5075 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5076 | encoder->disable(encoder); | |
5077 | ||
f9b61ff6 DV |
5078 | drm_crtc_vblank_off(crtc); |
5079 | assert_vblank_disabled(crtc); | |
5080 | ||
3860b2ec VS |
5081 | /* |
5082 | * Sometimes spurious CPU pipe underruns happen when the | |
5083 | * pipe is already disabled, but FDI RX/TX is still enabled. | |
5084 | * Happens at least with VGA+HDMI cloning. Suppress them. | |
5085 | */ | |
5086 | if (intel_crtc->config->has_pch_encoder) | |
5087 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
5088 | ||
575f7ab7 | 5089 | intel_disable_pipe(intel_crtc); |
32f9d658 | 5090 | |
bfd16b2a | 5091 | ironlake_pfit_disable(intel_crtc, false); |
2c07245f | 5092 | |
3860b2ec | 5093 | if (intel_crtc->config->has_pch_encoder) { |
5a74f70a | 5094 | ironlake_fdi_disable(crtc); |
3860b2ec VS |
5095 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
5096 | } | |
5a74f70a | 5097 | |
bf49ec8c DV |
5098 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5099 | if (encoder->post_disable) | |
5100 | encoder->post_disable(encoder); | |
2c07245f | 5101 | |
6e3c9717 | 5102 | if (intel_crtc->config->has_pch_encoder) { |
d925c59a | 5103 | ironlake_disable_pch_transcoder(dev_priv, pipe); |
6be4a607 | 5104 | |
d925c59a | 5105 | if (HAS_PCH_CPT(dev)) { |
f0f59a00 VS |
5106 | i915_reg_t reg; |
5107 | u32 temp; | |
5108 | ||
d925c59a DV |
5109 | /* disable TRANS_DP_CTL */ |
5110 | reg = TRANS_DP_CTL(pipe); | |
5111 | temp = I915_READ(reg); | |
5112 | temp &= ~(TRANS_DP_OUTPUT_ENABLE | | |
5113 | TRANS_DP_PORT_SEL_MASK); | |
5114 | temp |= TRANS_DP_PORT_SEL_NONE; | |
5115 | I915_WRITE(reg, temp); | |
5116 | ||
5117 | /* disable DPLL_SEL */ | |
5118 | temp = I915_READ(PCH_DPLL_SEL); | |
11887397 | 5119 | temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe)); |
d925c59a | 5120 | I915_WRITE(PCH_DPLL_SEL, temp); |
9db4a9c7 | 5121 | } |
e3421a18 | 5122 | |
d925c59a DV |
5123 | ironlake_fdi_pll_disable(intel_crtc); |
5124 | } | |
81b088ca VS |
5125 | |
5126 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true); | |
d029bcad PZ |
5127 | |
5128 | intel_fbc_disable_crtc(intel_crtc); | |
6be4a607 | 5129 | } |
1b3c7a47 | 5130 | |
4f771f10 | 5131 | static void haswell_crtc_disable(struct drm_crtc *crtc) |
ee7b9f93 | 5132 | { |
4f771f10 PZ |
5133 | struct drm_device *dev = crtc->dev; |
5134 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee7b9f93 | 5135 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4f771f10 | 5136 | struct intel_encoder *encoder; |
6e3c9717 | 5137 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
ee7b9f93 | 5138 | |
d2d65408 VS |
5139 | if (intel_crtc->config->has_pch_encoder) |
5140 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, | |
5141 | false); | |
5142 | ||
8807e55b JN |
5143 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
5144 | intel_opregion_notify_encoder(encoder, false); | |
4f771f10 | 5145 | encoder->disable(encoder); |
8807e55b | 5146 | } |
4f771f10 | 5147 | |
f9b61ff6 DV |
5148 | drm_crtc_vblank_off(crtc); |
5149 | assert_vblank_disabled(crtc); | |
5150 | ||
575f7ab7 | 5151 | intel_disable_pipe(intel_crtc); |
4f771f10 | 5152 | |
6e3c9717 | 5153 | if (intel_crtc->config->dp_encoder_is_mst) |
a4bf214f VS |
5154 | intel_ddi_set_vc_payload_alloc(crtc, false); |
5155 | ||
a65347ba | 5156 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 5157 | intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder); |
4f771f10 | 5158 | |
1c132b44 | 5159 | if (INTEL_INFO(dev)->gen >= 9) |
e435d6e5 | 5160 | skylake_scaler_disable(intel_crtc); |
ff6d9f55 | 5161 | else |
bfd16b2a | 5162 | ironlake_pfit_disable(intel_crtc, false); |
4f771f10 | 5163 | |
a65347ba | 5164 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 5165 | intel_ddi_disable_pipe_clock(intel_crtc); |
4f771f10 | 5166 | |
6e3c9717 | 5167 | if (intel_crtc->config->has_pch_encoder) { |
ab4d966c | 5168 | lpt_disable_pch_transcoder(dev_priv); |
1ad960f2 | 5169 | intel_ddi_fdi_disable(crtc); |
83616634 | 5170 | } |
4f771f10 | 5171 | |
97b040aa ID |
5172 | for_each_encoder_on_crtc(dev, crtc, encoder) |
5173 | if (encoder->post_disable) | |
5174 | encoder->post_disable(encoder); | |
81b088ca VS |
5175 | |
5176 | if (intel_crtc->config->has_pch_encoder) | |
5177 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, | |
5178 | true); | |
d029bcad PZ |
5179 | |
5180 | intel_fbc_disable_crtc(intel_crtc); | |
4f771f10 PZ |
5181 | } |
5182 | ||
2dd24552 JB |
5183 | static void i9xx_pfit_enable(struct intel_crtc *crtc) |
5184 | { | |
5185 | struct drm_device *dev = crtc->base.dev; | |
5186 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 5187 | struct intel_crtc_state *pipe_config = crtc->config; |
2dd24552 | 5188 | |
681a8504 | 5189 | if (!pipe_config->gmch_pfit.control) |
2dd24552 JB |
5190 | return; |
5191 | ||
2dd24552 | 5192 | /* |
c0b03411 DV |
5193 | * The panel fitter should only be adjusted whilst the pipe is disabled, |
5194 | * according to register description and PRM. | |
2dd24552 | 5195 | */ |
c0b03411 DV |
5196 | WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE); |
5197 | assert_pipe_disabled(dev_priv, crtc->pipe); | |
2dd24552 | 5198 | |
b074cec8 JB |
5199 | I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios); |
5200 | I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control); | |
5a80c45c DV |
5201 | |
5202 | /* Border color in case we don't scale up to the full screen. Black by | |
5203 | * default, change to something else for debugging. */ | |
5204 | I915_WRITE(BCLRPAT(crtc->pipe), 0); | |
2dd24552 JB |
5205 | } |
5206 | ||
d05410f9 DA |
5207 | static enum intel_display_power_domain port_to_power_domain(enum port port) |
5208 | { | |
5209 | switch (port) { | |
5210 | case PORT_A: | |
6331a704 | 5211 | return POWER_DOMAIN_PORT_DDI_A_LANES; |
d05410f9 | 5212 | case PORT_B: |
6331a704 | 5213 | return POWER_DOMAIN_PORT_DDI_B_LANES; |
d05410f9 | 5214 | case PORT_C: |
6331a704 | 5215 | return POWER_DOMAIN_PORT_DDI_C_LANES; |
d05410f9 | 5216 | case PORT_D: |
6331a704 | 5217 | return POWER_DOMAIN_PORT_DDI_D_LANES; |
d8e19f99 | 5218 | case PORT_E: |
6331a704 | 5219 | return POWER_DOMAIN_PORT_DDI_E_LANES; |
d05410f9 | 5220 | default: |
b9fec167 | 5221 | MISSING_CASE(port); |
d05410f9 DA |
5222 | return POWER_DOMAIN_PORT_OTHER; |
5223 | } | |
5224 | } | |
5225 | ||
25f78f58 VS |
5226 | static enum intel_display_power_domain port_to_aux_power_domain(enum port port) |
5227 | { | |
5228 | switch (port) { | |
5229 | case PORT_A: | |
5230 | return POWER_DOMAIN_AUX_A; | |
5231 | case PORT_B: | |
5232 | return POWER_DOMAIN_AUX_B; | |
5233 | case PORT_C: | |
5234 | return POWER_DOMAIN_AUX_C; | |
5235 | case PORT_D: | |
5236 | return POWER_DOMAIN_AUX_D; | |
5237 | case PORT_E: | |
5238 | /* FIXME: Check VBT for actual wiring of PORT E */ | |
5239 | return POWER_DOMAIN_AUX_D; | |
5240 | default: | |
b9fec167 | 5241 | MISSING_CASE(port); |
25f78f58 VS |
5242 | return POWER_DOMAIN_AUX_A; |
5243 | } | |
5244 | } | |
5245 | ||
319be8ae ID |
5246 | enum intel_display_power_domain |
5247 | intel_display_port_power_domain(struct intel_encoder *intel_encoder) | |
5248 | { | |
5249 | struct drm_device *dev = intel_encoder->base.dev; | |
5250 | struct intel_digital_port *intel_dig_port; | |
5251 | ||
5252 | switch (intel_encoder->type) { | |
5253 | case INTEL_OUTPUT_UNKNOWN: | |
5254 | /* Only DDI platforms should ever use this output type */ | |
5255 | WARN_ON_ONCE(!HAS_DDI(dev)); | |
5256 | case INTEL_OUTPUT_DISPLAYPORT: | |
5257 | case INTEL_OUTPUT_HDMI: | |
5258 | case INTEL_OUTPUT_EDP: | |
5259 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
d05410f9 | 5260 | return port_to_power_domain(intel_dig_port->port); |
0e32b39c DA |
5261 | case INTEL_OUTPUT_DP_MST: |
5262 | intel_dig_port = enc_to_mst(&intel_encoder->base)->primary; | |
5263 | return port_to_power_domain(intel_dig_port->port); | |
319be8ae ID |
5264 | case INTEL_OUTPUT_ANALOG: |
5265 | return POWER_DOMAIN_PORT_CRT; | |
5266 | case INTEL_OUTPUT_DSI: | |
5267 | return POWER_DOMAIN_PORT_DSI; | |
5268 | default: | |
5269 | return POWER_DOMAIN_PORT_OTHER; | |
5270 | } | |
5271 | } | |
5272 | ||
25f78f58 VS |
5273 | enum intel_display_power_domain |
5274 | intel_display_port_aux_power_domain(struct intel_encoder *intel_encoder) | |
5275 | { | |
5276 | struct drm_device *dev = intel_encoder->base.dev; | |
5277 | struct intel_digital_port *intel_dig_port; | |
5278 | ||
5279 | switch (intel_encoder->type) { | |
5280 | case INTEL_OUTPUT_UNKNOWN: | |
651174a4 ID |
5281 | case INTEL_OUTPUT_HDMI: |
5282 | /* | |
5283 | * Only DDI platforms should ever use these output types. | |
5284 | * We can get here after the HDMI detect code has already set | |
5285 | * the type of the shared encoder. Since we can't be sure | |
5286 | * what's the status of the given connectors, play safe and | |
5287 | * run the DP detection too. | |
5288 | */ | |
25f78f58 VS |
5289 | WARN_ON_ONCE(!HAS_DDI(dev)); |
5290 | case INTEL_OUTPUT_DISPLAYPORT: | |
5291 | case INTEL_OUTPUT_EDP: | |
5292 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
5293 | return port_to_aux_power_domain(intel_dig_port->port); | |
5294 | case INTEL_OUTPUT_DP_MST: | |
5295 | intel_dig_port = enc_to_mst(&intel_encoder->base)->primary; | |
5296 | return port_to_aux_power_domain(intel_dig_port->port); | |
5297 | default: | |
b9fec167 | 5298 | MISSING_CASE(intel_encoder->type); |
25f78f58 VS |
5299 | return POWER_DOMAIN_AUX_A; |
5300 | } | |
5301 | } | |
5302 | ||
319be8ae | 5303 | static unsigned long get_crtc_power_domains(struct drm_crtc *crtc) |
77d22dca | 5304 | { |
319be8ae ID |
5305 | struct drm_device *dev = crtc->dev; |
5306 | struct intel_encoder *intel_encoder; | |
5307 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5308 | enum pipe pipe = intel_crtc->pipe; | |
77d22dca | 5309 | unsigned long mask; |
1a70a728 | 5310 | enum transcoder transcoder = intel_crtc->config->cpu_transcoder; |
77d22dca | 5311 | |
292b990e ML |
5312 | if (!crtc->state->active) |
5313 | return 0; | |
5314 | ||
77d22dca ID |
5315 | mask = BIT(POWER_DOMAIN_PIPE(pipe)); |
5316 | mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder)); | |
6e3c9717 ACO |
5317 | if (intel_crtc->config->pch_pfit.enabled || |
5318 | intel_crtc->config->pch_pfit.force_thru) | |
77d22dca ID |
5319 | mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe)); |
5320 | ||
319be8ae ID |
5321 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) |
5322 | mask |= BIT(intel_display_port_power_domain(intel_encoder)); | |
5323 | ||
77d22dca ID |
5324 | return mask; |
5325 | } | |
5326 | ||
292b990e | 5327 | static unsigned long modeset_get_crtc_power_domains(struct drm_crtc *crtc) |
77d22dca | 5328 | { |
292b990e ML |
5329 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; |
5330 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5331 | enum intel_display_power_domain domain; | |
5332 | unsigned long domains, new_domains, old_domains; | |
77d22dca | 5333 | |
292b990e ML |
5334 | old_domains = intel_crtc->enabled_power_domains; |
5335 | intel_crtc->enabled_power_domains = new_domains = get_crtc_power_domains(crtc); | |
77d22dca | 5336 | |
292b990e ML |
5337 | domains = new_domains & ~old_domains; |
5338 | ||
5339 | for_each_power_domain(domain, domains) | |
5340 | intel_display_power_get(dev_priv, domain); | |
5341 | ||
5342 | return old_domains & ~new_domains; | |
5343 | } | |
5344 | ||
5345 | static void modeset_put_power_domains(struct drm_i915_private *dev_priv, | |
5346 | unsigned long domains) | |
5347 | { | |
5348 | enum intel_display_power_domain domain; | |
5349 | ||
5350 | for_each_power_domain(domain, domains) | |
5351 | intel_display_power_put(dev_priv, domain); | |
5352 | } | |
77d22dca | 5353 | |
292b990e ML |
5354 | static void modeset_update_crtc_power_domains(struct drm_atomic_state *state) |
5355 | { | |
5356 | struct drm_device *dev = state->dev; | |
5357 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5358 | unsigned long put_domains[I915_MAX_PIPES] = {}; | |
5359 | struct drm_crtc_state *crtc_state; | |
5360 | struct drm_crtc *crtc; | |
5361 | int i; | |
77d22dca | 5362 | |
292b990e ML |
5363 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
5364 | if (needs_modeset(crtc->state)) | |
5365 | put_domains[to_intel_crtc(crtc)->pipe] = | |
5366 | modeset_get_crtc_power_domains(crtc); | |
77d22dca ID |
5367 | } |
5368 | ||
27c329ed ML |
5369 | if (dev_priv->display.modeset_commit_cdclk) { |
5370 | unsigned int cdclk = to_intel_atomic_state(state)->cdclk; | |
5371 | ||
5372 | if (cdclk != dev_priv->cdclk_freq && | |
5373 | !WARN_ON(!state->allow_modeset)) | |
5374 | dev_priv->display.modeset_commit_cdclk(state); | |
5375 | } | |
50f6e502 | 5376 | |
292b990e ML |
5377 | for (i = 0; i < I915_MAX_PIPES; i++) |
5378 | if (put_domains[i]) | |
5379 | modeset_put_power_domains(dev_priv, put_domains[i]); | |
77d22dca ID |
5380 | } |
5381 | ||
adafdc6f MK |
5382 | static int intel_compute_max_dotclk(struct drm_i915_private *dev_priv) |
5383 | { | |
5384 | int max_cdclk_freq = dev_priv->max_cdclk_freq; | |
5385 | ||
5386 | if (INTEL_INFO(dev_priv)->gen >= 9 || | |
5387 | IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) | |
5388 | return max_cdclk_freq; | |
5389 | else if (IS_CHERRYVIEW(dev_priv)) | |
5390 | return max_cdclk_freq*95/100; | |
5391 | else if (INTEL_INFO(dev_priv)->gen < 4) | |
5392 | return 2*max_cdclk_freq*90/100; | |
5393 | else | |
5394 | return max_cdclk_freq*90/100; | |
5395 | } | |
5396 | ||
560a7ae4 DL |
5397 | static void intel_update_max_cdclk(struct drm_device *dev) |
5398 | { | |
5399 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5400 | ||
ef11bdb3 | 5401 | if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) { |
560a7ae4 DL |
5402 | u32 limit = I915_READ(SKL_DFSM) & SKL_DFSM_CDCLK_LIMIT_MASK; |
5403 | ||
5404 | if (limit == SKL_DFSM_CDCLK_LIMIT_675) | |
5405 | dev_priv->max_cdclk_freq = 675000; | |
5406 | else if (limit == SKL_DFSM_CDCLK_LIMIT_540) | |
5407 | dev_priv->max_cdclk_freq = 540000; | |
5408 | else if (limit == SKL_DFSM_CDCLK_LIMIT_450) | |
5409 | dev_priv->max_cdclk_freq = 450000; | |
5410 | else | |
5411 | dev_priv->max_cdclk_freq = 337500; | |
5412 | } else if (IS_BROADWELL(dev)) { | |
5413 | /* | |
5414 | * FIXME with extra cooling we can allow | |
5415 | * 540 MHz for ULX and 675 Mhz for ULT. | |
5416 | * How can we know if extra cooling is | |
5417 | * available? PCI ID, VTB, something else? | |
5418 | */ | |
5419 | if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) | |
5420 | dev_priv->max_cdclk_freq = 450000; | |
5421 | else if (IS_BDW_ULX(dev)) | |
5422 | dev_priv->max_cdclk_freq = 450000; | |
5423 | else if (IS_BDW_ULT(dev)) | |
5424 | dev_priv->max_cdclk_freq = 540000; | |
5425 | else | |
5426 | dev_priv->max_cdclk_freq = 675000; | |
0904deaf MK |
5427 | } else if (IS_CHERRYVIEW(dev)) { |
5428 | dev_priv->max_cdclk_freq = 320000; | |
560a7ae4 DL |
5429 | } else if (IS_VALLEYVIEW(dev)) { |
5430 | dev_priv->max_cdclk_freq = 400000; | |
5431 | } else { | |
5432 | /* otherwise assume cdclk is fixed */ | |
5433 | dev_priv->max_cdclk_freq = dev_priv->cdclk_freq; | |
5434 | } | |
5435 | ||
adafdc6f MK |
5436 | dev_priv->max_dotclk_freq = intel_compute_max_dotclk(dev_priv); |
5437 | ||
560a7ae4 DL |
5438 | DRM_DEBUG_DRIVER("Max CD clock rate: %d kHz\n", |
5439 | dev_priv->max_cdclk_freq); | |
adafdc6f MK |
5440 | |
5441 | DRM_DEBUG_DRIVER("Max dotclock rate: %d kHz\n", | |
5442 | dev_priv->max_dotclk_freq); | |
560a7ae4 DL |
5443 | } |
5444 | ||
5445 | static void intel_update_cdclk(struct drm_device *dev) | |
5446 | { | |
5447 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5448 | ||
5449 | dev_priv->cdclk_freq = dev_priv->display.get_display_clock_speed(dev); | |
5450 | DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz\n", | |
5451 | dev_priv->cdclk_freq); | |
5452 | ||
5453 | /* | |
5454 | * Program the gmbus_freq based on the cdclk frequency. | |
5455 | * BSpec erroneously claims we should aim for 4MHz, but | |
5456 | * in fact 1MHz is the correct frequency. | |
5457 | */ | |
5458 | if (IS_VALLEYVIEW(dev)) { | |
5459 | /* | |
5460 | * Program the gmbus_freq based on the cdclk frequency. | |
5461 | * BSpec erroneously claims we should aim for 4MHz, but | |
5462 | * in fact 1MHz is the correct frequency. | |
5463 | */ | |
5464 | I915_WRITE(GMBUSFREQ_VLV, DIV_ROUND_UP(dev_priv->cdclk_freq, 1000)); | |
5465 | } | |
5466 | ||
5467 | if (dev_priv->max_cdclk_freq == 0) | |
5468 | intel_update_max_cdclk(dev); | |
5469 | } | |
5470 | ||
70d0c574 | 5471 | static void broxton_set_cdclk(struct drm_device *dev, int frequency) |
f8437dd1 VK |
5472 | { |
5473 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5474 | uint32_t divider; | |
5475 | uint32_t ratio; | |
5476 | uint32_t current_freq; | |
5477 | int ret; | |
5478 | ||
5479 | /* frequency = 19.2MHz * ratio / 2 / div{1,1.5,2,4} */ | |
5480 | switch (frequency) { | |
5481 | case 144000: | |
5482 | divider = BXT_CDCLK_CD2X_DIV_SEL_4; | |
5483 | ratio = BXT_DE_PLL_RATIO(60); | |
5484 | break; | |
5485 | case 288000: | |
5486 | divider = BXT_CDCLK_CD2X_DIV_SEL_2; | |
5487 | ratio = BXT_DE_PLL_RATIO(60); | |
5488 | break; | |
5489 | case 384000: | |
5490 | divider = BXT_CDCLK_CD2X_DIV_SEL_1_5; | |
5491 | ratio = BXT_DE_PLL_RATIO(60); | |
5492 | break; | |
5493 | case 576000: | |
5494 | divider = BXT_CDCLK_CD2X_DIV_SEL_1; | |
5495 | ratio = BXT_DE_PLL_RATIO(60); | |
5496 | break; | |
5497 | case 624000: | |
5498 | divider = BXT_CDCLK_CD2X_DIV_SEL_1; | |
5499 | ratio = BXT_DE_PLL_RATIO(65); | |
5500 | break; | |
5501 | case 19200: | |
5502 | /* | |
5503 | * Bypass frequency with DE PLL disabled. Init ratio, divider | |
5504 | * to suppress GCC warning. | |
5505 | */ | |
5506 | ratio = 0; | |
5507 | divider = 0; | |
5508 | break; | |
5509 | default: | |
5510 | DRM_ERROR("unsupported CDCLK freq %d", frequency); | |
5511 | ||
5512 | return; | |
5513 | } | |
5514 | ||
5515 | mutex_lock(&dev_priv->rps.hw_lock); | |
5516 | /* Inform power controller of upcoming frequency change */ | |
5517 | ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, | |
5518 | 0x80000000); | |
5519 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5520 | ||
5521 | if (ret) { | |
5522 | DRM_ERROR("PCode CDCLK freq change notify failed (err %d, freq %d)\n", | |
5523 | ret, frequency); | |
5524 | return; | |
5525 | } | |
5526 | ||
5527 | current_freq = I915_READ(CDCLK_CTL) & CDCLK_FREQ_DECIMAL_MASK; | |
5528 | /* convert from .1 fixpoint MHz with -1MHz offset to kHz */ | |
5529 | current_freq = current_freq * 500 + 1000; | |
5530 | ||
5531 | /* | |
5532 | * DE PLL has to be disabled when | |
5533 | * - setting to 19.2MHz (bypass, PLL isn't used) | |
5534 | * - before setting to 624MHz (PLL needs toggling) | |
5535 | * - before setting to any frequency from 624MHz (PLL needs toggling) | |
5536 | */ | |
5537 | if (frequency == 19200 || frequency == 624000 || | |
5538 | current_freq == 624000) { | |
5539 | I915_WRITE(BXT_DE_PLL_ENABLE, ~BXT_DE_PLL_PLL_ENABLE); | |
5540 | /* Timeout 200us */ | |
5541 | if (wait_for(!(I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_LOCK), | |
5542 | 1)) | |
5543 | DRM_ERROR("timout waiting for DE PLL unlock\n"); | |
5544 | } | |
5545 | ||
5546 | if (frequency != 19200) { | |
5547 | uint32_t val; | |
5548 | ||
5549 | val = I915_READ(BXT_DE_PLL_CTL); | |
5550 | val &= ~BXT_DE_PLL_RATIO_MASK; | |
5551 | val |= ratio; | |
5552 | I915_WRITE(BXT_DE_PLL_CTL, val); | |
5553 | ||
5554 | I915_WRITE(BXT_DE_PLL_ENABLE, BXT_DE_PLL_PLL_ENABLE); | |
5555 | /* Timeout 200us */ | |
5556 | if (wait_for(I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_LOCK, 1)) | |
5557 | DRM_ERROR("timeout waiting for DE PLL lock\n"); | |
5558 | ||
5559 | val = I915_READ(CDCLK_CTL); | |
5560 | val &= ~BXT_CDCLK_CD2X_DIV_SEL_MASK; | |
5561 | val |= divider; | |
5562 | /* | |
5563 | * Disable SSA Precharge when CD clock frequency < 500 MHz, | |
5564 | * enable otherwise. | |
5565 | */ | |
5566 | val &= ~BXT_CDCLK_SSA_PRECHARGE_ENABLE; | |
5567 | if (frequency >= 500000) | |
5568 | val |= BXT_CDCLK_SSA_PRECHARGE_ENABLE; | |
5569 | ||
5570 | val &= ~CDCLK_FREQ_DECIMAL_MASK; | |
5571 | /* convert from kHz to .1 fixpoint MHz with -1MHz offset */ | |
5572 | val |= (frequency - 1000) / 500; | |
5573 | I915_WRITE(CDCLK_CTL, val); | |
5574 | } | |
5575 | ||
5576 | mutex_lock(&dev_priv->rps.hw_lock); | |
5577 | ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, | |
5578 | DIV_ROUND_UP(frequency, 25000)); | |
5579 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5580 | ||
5581 | if (ret) { | |
5582 | DRM_ERROR("PCode CDCLK freq set failed, (err %d, freq %d)\n", | |
5583 | ret, frequency); | |
5584 | return; | |
5585 | } | |
5586 | ||
a47871bd | 5587 | intel_update_cdclk(dev); |
f8437dd1 VK |
5588 | } |
5589 | ||
5590 | void broxton_init_cdclk(struct drm_device *dev) | |
5591 | { | |
5592 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5593 | uint32_t val; | |
5594 | ||
5595 | /* | |
5596 | * NDE_RSTWRN_OPT RST PCH Handshake En must always be 0b on BXT | |
5597 | * or else the reset will hang because there is no PCH to respond. | |
5598 | * Move the handshake programming to initialization sequence. | |
5599 | * Previously was left up to BIOS. | |
5600 | */ | |
5601 | val = I915_READ(HSW_NDE_RSTWRN_OPT); | |
5602 | val &= ~RESET_PCH_HANDSHAKE_ENABLE; | |
5603 | I915_WRITE(HSW_NDE_RSTWRN_OPT, val); | |
5604 | ||
5605 | /* Enable PG1 for cdclk */ | |
5606 | intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS); | |
5607 | ||
5608 | /* check if cd clock is enabled */ | |
5609 | if (I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_PLL_ENABLE) { | |
5610 | DRM_DEBUG_KMS("Display already initialized\n"); | |
5611 | return; | |
5612 | } | |
5613 | ||
5614 | /* | |
5615 | * FIXME: | |
5616 | * - The initial CDCLK needs to be read from VBT. | |
5617 | * Need to make this change after VBT has changes for BXT. | |
5618 | * - check if setting the max (or any) cdclk freq is really necessary | |
5619 | * here, it belongs to modeset time | |
5620 | */ | |
5621 | broxton_set_cdclk(dev, 624000); | |
5622 | ||
5623 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) | DBUF_POWER_REQUEST); | |
22e02c0b VS |
5624 | POSTING_READ(DBUF_CTL); |
5625 | ||
f8437dd1 VK |
5626 | udelay(10); |
5627 | ||
5628 | if (!(I915_READ(DBUF_CTL) & DBUF_POWER_STATE)) | |
5629 | DRM_ERROR("DBuf power enable timeout!\n"); | |
5630 | } | |
5631 | ||
5632 | void broxton_uninit_cdclk(struct drm_device *dev) | |
5633 | { | |
5634 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5635 | ||
5636 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) & ~DBUF_POWER_REQUEST); | |
22e02c0b VS |
5637 | POSTING_READ(DBUF_CTL); |
5638 | ||
f8437dd1 VK |
5639 | udelay(10); |
5640 | ||
5641 | if (I915_READ(DBUF_CTL) & DBUF_POWER_STATE) | |
5642 | DRM_ERROR("DBuf power disable timeout!\n"); | |
5643 | ||
5644 | /* Set minimum (bypass) frequency, in effect turning off the DE PLL */ | |
5645 | broxton_set_cdclk(dev, 19200); | |
5646 | ||
5647 | intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS); | |
5648 | } | |
5649 | ||
5d96d8af DL |
5650 | static const struct skl_cdclk_entry { |
5651 | unsigned int freq; | |
5652 | unsigned int vco; | |
5653 | } skl_cdclk_frequencies[] = { | |
5654 | { .freq = 308570, .vco = 8640 }, | |
5655 | { .freq = 337500, .vco = 8100 }, | |
5656 | { .freq = 432000, .vco = 8640 }, | |
5657 | { .freq = 450000, .vco = 8100 }, | |
5658 | { .freq = 540000, .vco = 8100 }, | |
5659 | { .freq = 617140, .vco = 8640 }, | |
5660 | { .freq = 675000, .vco = 8100 }, | |
5661 | }; | |
5662 | ||
5663 | static unsigned int skl_cdclk_decimal(unsigned int freq) | |
5664 | { | |
5665 | return (freq - 1000) / 500; | |
5666 | } | |
5667 | ||
5668 | static unsigned int skl_cdclk_get_vco(unsigned int freq) | |
5669 | { | |
5670 | unsigned int i; | |
5671 | ||
5672 | for (i = 0; i < ARRAY_SIZE(skl_cdclk_frequencies); i++) { | |
5673 | const struct skl_cdclk_entry *e = &skl_cdclk_frequencies[i]; | |
5674 | ||
5675 | if (e->freq == freq) | |
5676 | return e->vco; | |
5677 | } | |
5678 | ||
5679 | return 8100; | |
5680 | } | |
5681 | ||
5682 | static void | |
5683 | skl_dpll0_enable(struct drm_i915_private *dev_priv, unsigned int required_vco) | |
5684 | { | |
5685 | unsigned int min_freq; | |
5686 | u32 val; | |
5687 | ||
5688 | /* select the minimum CDCLK before enabling DPLL 0 */ | |
5689 | val = I915_READ(CDCLK_CTL); | |
5690 | val &= ~CDCLK_FREQ_SEL_MASK | ~CDCLK_FREQ_DECIMAL_MASK; | |
5691 | val |= CDCLK_FREQ_337_308; | |
5692 | ||
5693 | if (required_vco == 8640) | |
5694 | min_freq = 308570; | |
5695 | else | |
5696 | min_freq = 337500; | |
5697 | ||
5698 | val = CDCLK_FREQ_337_308 | skl_cdclk_decimal(min_freq); | |
5699 | ||
5700 | I915_WRITE(CDCLK_CTL, val); | |
5701 | POSTING_READ(CDCLK_CTL); | |
5702 | ||
5703 | /* | |
5704 | * We always enable DPLL0 with the lowest link rate possible, but still | |
5705 | * taking into account the VCO required to operate the eDP panel at the | |
5706 | * desired frequency. The usual DP link rates operate with a VCO of | |
5707 | * 8100 while the eDP 1.4 alternate link rates need a VCO of 8640. | |
5708 | * The modeset code is responsible for the selection of the exact link | |
5709 | * rate later on, with the constraint of choosing a frequency that | |
5710 | * works with required_vco. | |
5711 | */ | |
5712 | val = I915_READ(DPLL_CTRL1); | |
5713 | ||
5714 | val &= ~(DPLL_CTRL1_HDMI_MODE(SKL_DPLL0) | DPLL_CTRL1_SSC(SKL_DPLL0) | | |
5715 | DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)); | |
5716 | val |= DPLL_CTRL1_OVERRIDE(SKL_DPLL0); | |
5717 | if (required_vco == 8640) | |
5718 | val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080, | |
5719 | SKL_DPLL0); | |
5720 | else | |
5721 | val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810, | |
5722 | SKL_DPLL0); | |
5723 | ||
5724 | I915_WRITE(DPLL_CTRL1, val); | |
5725 | POSTING_READ(DPLL_CTRL1); | |
5726 | ||
5727 | I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) | LCPLL_PLL_ENABLE); | |
5728 | ||
5729 | if (wait_for(I915_READ(LCPLL1_CTL) & LCPLL_PLL_LOCK, 5)) | |
5730 | DRM_ERROR("DPLL0 not locked\n"); | |
5731 | } | |
5732 | ||
5733 | static bool skl_cdclk_pcu_ready(struct drm_i915_private *dev_priv) | |
5734 | { | |
5735 | int ret; | |
5736 | u32 val; | |
5737 | ||
5738 | /* inform PCU we want to change CDCLK */ | |
5739 | val = SKL_CDCLK_PREPARE_FOR_CHANGE; | |
5740 | mutex_lock(&dev_priv->rps.hw_lock); | |
5741 | ret = sandybridge_pcode_read(dev_priv, SKL_PCODE_CDCLK_CONTROL, &val); | |
5742 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5743 | ||
5744 | return ret == 0 && (val & SKL_CDCLK_READY_FOR_CHANGE); | |
5745 | } | |
5746 | ||
5747 | static bool skl_cdclk_wait_for_pcu_ready(struct drm_i915_private *dev_priv) | |
5748 | { | |
5749 | unsigned int i; | |
5750 | ||
5751 | for (i = 0; i < 15; i++) { | |
5752 | if (skl_cdclk_pcu_ready(dev_priv)) | |
5753 | return true; | |
5754 | udelay(10); | |
5755 | } | |
5756 | ||
5757 | return false; | |
5758 | } | |
5759 | ||
5760 | static void skl_set_cdclk(struct drm_i915_private *dev_priv, unsigned int freq) | |
5761 | { | |
560a7ae4 | 5762 | struct drm_device *dev = dev_priv->dev; |
5d96d8af DL |
5763 | u32 freq_select, pcu_ack; |
5764 | ||
5765 | DRM_DEBUG_DRIVER("Changing CDCLK to %dKHz\n", freq); | |
5766 | ||
5767 | if (!skl_cdclk_wait_for_pcu_ready(dev_priv)) { | |
5768 | DRM_ERROR("failed to inform PCU about cdclk change\n"); | |
5769 | return; | |
5770 | } | |
5771 | ||
5772 | /* set CDCLK_CTL */ | |
5773 | switch(freq) { | |
5774 | case 450000: | |
5775 | case 432000: | |
5776 | freq_select = CDCLK_FREQ_450_432; | |
5777 | pcu_ack = 1; | |
5778 | break; | |
5779 | case 540000: | |
5780 | freq_select = CDCLK_FREQ_540; | |
5781 | pcu_ack = 2; | |
5782 | break; | |
5783 | case 308570: | |
5784 | case 337500: | |
5785 | default: | |
5786 | freq_select = CDCLK_FREQ_337_308; | |
5787 | pcu_ack = 0; | |
5788 | break; | |
5789 | case 617140: | |
5790 | case 675000: | |
5791 | freq_select = CDCLK_FREQ_675_617; | |
5792 | pcu_ack = 3; | |
5793 | break; | |
5794 | } | |
5795 | ||
5796 | I915_WRITE(CDCLK_CTL, freq_select | skl_cdclk_decimal(freq)); | |
5797 | POSTING_READ(CDCLK_CTL); | |
5798 | ||
5799 | /* inform PCU of the change */ | |
5800 | mutex_lock(&dev_priv->rps.hw_lock); | |
5801 | sandybridge_pcode_write(dev_priv, SKL_PCODE_CDCLK_CONTROL, pcu_ack); | |
5802 | mutex_unlock(&dev_priv->rps.hw_lock); | |
560a7ae4 DL |
5803 | |
5804 | intel_update_cdclk(dev); | |
5d96d8af DL |
5805 | } |
5806 | ||
5807 | void skl_uninit_cdclk(struct drm_i915_private *dev_priv) | |
5808 | { | |
5809 | /* disable DBUF power */ | |
5810 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) & ~DBUF_POWER_REQUEST); | |
5811 | POSTING_READ(DBUF_CTL); | |
5812 | ||
5813 | udelay(10); | |
5814 | ||
5815 | if (I915_READ(DBUF_CTL) & DBUF_POWER_STATE) | |
5816 | DRM_ERROR("DBuf power disable timeout\n"); | |
5817 | ||
ab96c1ee ID |
5818 | /* disable DPLL0 */ |
5819 | I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) & ~LCPLL_PLL_ENABLE); | |
5820 | if (wait_for(!(I915_READ(LCPLL1_CTL) & LCPLL_PLL_LOCK), 1)) | |
5821 | DRM_ERROR("Couldn't disable DPLL0\n"); | |
5d96d8af DL |
5822 | } |
5823 | ||
5824 | void skl_init_cdclk(struct drm_i915_private *dev_priv) | |
5825 | { | |
5d96d8af DL |
5826 | unsigned int required_vco; |
5827 | ||
39d9b85a GW |
5828 | /* DPLL0 not enabled (happens on early BIOS versions) */ |
5829 | if (!(I915_READ(LCPLL1_CTL) & LCPLL_PLL_ENABLE)) { | |
5830 | /* enable DPLL0 */ | |
5831 | required_vco = skl_cdclk_get_vco(dev_priv->skl_boot_cdclk); | |
5832 | skl_dpll0_enable(dev_priv, required_vco); | |
5d96d8af DL |
5833 | } |
5834 | ||
5d96d8af DL |
5835 | /* set CDCLK to the frequency the BIOS chose */ |
5836 | skl_set_cdclk(dev_priv, dev_priv->skl_boot_cdclk); | |
5837 | ||
5838 | /* enable DBUF power */ | |
5839 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) | DBUF_POWER_REQUEST); | |
5840 | POSTING_READ(DBUF_CTL); | |
5841 | ||
5842 | udelay(10); | |
5843 | ||
5844 | if (!(I915_READ(DBUF_CTL) & DBUF_POWER_STATE)) | |
5845 | DRM_ERROR("DBuf power enable timeout\n"); | |
5846 | } | |
5847 | ||
c73666f3 SK |
5848 | int skl_sanitize_cdclk(struct drm_i915_private *dev_priv) |
5849 | { | |
5850 | uint32_t lcpll1 = I915_READ(LCPLL1_CTL); | |
5851 | uint32_t cdctl = I915_READ(CDCLK_CTL); | |
5852 | int freq = dev_priv->skl_boot_cdclk; | |
5853 | ||
f1b391a5 SK |
5854 | /* |
5855 | * check if the pre-os intialized the display | |
5856 | * There is SWF18 scratchpad register defined which is set by the | |
5857 | * pre-os which can be used by the OS drivers to check the status | |
5858 | */ | |
5859 | if ((I915_READ(SWF_ILK(0x18)) & 0x00FFFFFF) == 0) | |
5860 | goto sanitize; | |
5861 | ||
c73666f3 SK |
5862 | /* Is PLL enabled and locked ? */ |
5863 | if (!((lcpll1 & LCPLL_PLL_ENABLE) && (lcpll1 & LCPLL_PLL_LOCK))) | |
5864 | goto sanitize; | |
5865 | ||
5866 | /* DPLL okay; verify the cdclock | |
5867 | * | |
5868 | * Noticed in some instances that the freq selection is correct but | |
5869 | * decimal part is programmed wrong from BIOS where pre-os does not | |
5870 | * enable display. Verify the same as well. | |
5871 | */ | |
5872 | if (cdctl == ((cdctl & CDCLK_FREQ_SEL_MASK) | skl_cdclk_decimal(freq))) | |
5873 | /* All well; nothing to sanitize */ | |
5874 | return false; | |
5875 | sanitize: | |
5876 | /* | |
5877 | * As of now initialize with max cdclk till | |
5878 | * we get dynamic cdclk support | |
5879 | * */ | |
5880 | dev_priv->skl_boot_cdclk = dev_priv->max_cdclk_freq; | |
5881 | skl_init_cdclk(dev_priv); | |
5882 | ||
5883 | /* we did have to sanitize */ | |
5884 | return true; | |
5885 | } | |
5886 | ||
30a970c6 JB |
5887 | /* Adjust CDclk dividers to allow high res or save power if possible */ |
5888 | static void valleyview_set_cdclk(struct drm_device *dev, int cdclk) | |
5889 | { | |
5890 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5891 | u32 val, cmd; | |
5892 | ||
164dfd28 VK |
5893 | WARN_ON(dev_priv->display.get_display_clock_speed(dev) |
5894 | != dev_priv->cdclk_freq); | |
d60c4473 | 5895 | |
dfcab17e | 5896 | if (cdclk >= 320000) /* jump to highest voltage for 400MHz too */ |
30a970c6 | 5897 | cmd = 2; |
dfcab17e | 5898 | else if (cdclk == 266667) |
30a970c6 JB |
5899 | cmd = 1; |
5900 | else | |
5901 | cmd = 0; | |
5902 | ||
5903 | mutex_lock(&dev_priv->rps.hw_lock); | |
5904 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
5905 | val &= ~DSPFREQGUAR_MASK; | |
5906 | val |= (cmd << DSPFREQGUAR_SHIFT); | |
5907 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
5908 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
5909 | DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT), | |
5910 | 50)) { | |
5911 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
5912 | } | |
5913 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5914 | ||
54433e91 VS |
5915 | mutex_lock(&dev_priv->sb_lock); |
5916 | ||
dfcab17e | 5917 | if (cdclk == 400000) { |
6bcda4f0 | 5918 | u32 divider; |
30a970c6 | 5919 | |
6bcda4f0 | 5920 | divider = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1; |
30a970c6 | 5921 | |
30a970c6 JB |
5922 | /* adjust cdclk divider */ |
5923 | val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL); | |
87d5d259 | 5924 | val &= ~CCK_FREQUENCY_VALUES; |
30a970c6 JB |
5925 | val |= divider; |
5926 | vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val); | |
a877e801 VS |
5927 | |
5928 | if (wait_for((vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL) & | |
87d5d259 | 5929 | CCK_FREQUENCY_STATUS) == (divider << CCK_FREQUENCY_STATUS_SHIFT), |
a877e801 VS |
5930 | 50)) |
5931 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
30a970c6 JB |
5932 | } |
5933 | ||
30a970c6 JB |
5934 | /* adjust self-refresh exit latency value */ |
5935 | val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC); | |
5936 | val &= ~0x7f; | |
5937 | ||
5938 | /* | |
5939 | * For high bandwidth configs, we set a higher latency in the bunit | |
5940 | * so that the core display fetch happens in time to avoid underruns. | |
5941 | */ | |
dfcab17e | 5942 | if (cdclk == 400000) |
30a970c6 JB |
5943 | val |= 4500 / 250; /* 4.5 usec */ |
5944 | else | |
5945 | val |= 3000 / 250; /* 3.0 usec */ | |
5946 | vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val); | |
54433e91 | 5947 | |
a580516d | 5948 | mutex_unlock(&dev_priv->sb_lock); |
30a970c6 | 5949 | |
b6283055 | 5950 | intel_update_cdclk(dev); |
30a970c6 JB |
5951 | } |
5952 | ||
383c5a6a VS |
5953 | static void cherryview_set_cdclk(struct drm_device *dev, int cdclk) |
5954 | { | |
5955 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5956 | u32 val, cmd; | |
5957 | ||
164dfd28 VK |
5958 | WARN_ON(dev_priv->display.get_display_clock_speed(dev) |
5959 | != dev_priv->cdclk_freq); | |
383c5a6a VS |
5960 | |
5961 | switch (cdclk) { | |
383c5a6a VS |
5962 | case 333333: |
5963 | case 320000: | |
383c5a6a | 5964 | case 266667: |
383c5a6a | 5965 | case 200000: |
383c5a6a VS |
5966 | break; |
5967 | default: | |
5f77eeb0 | 5968 | MISSING_CASE(cdclk); |
383c5a6a VS |
5969 | return; |
5970 | } | |
5971 | ||
9d0d3fda VS |
5972 | /* |
5973 | * Specs are full of misinformation, but testing on actual | |
5974 | * hardware has shown that we just need to write the desired | |
5975 | * CCK divider into the Punit register. | |
5976 | */ | |
5977 | cmd = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1; | |
5978 | ||
383c5a6a VS |
5979 | mutex_lock(&dev_priv->rps.hw_lock); |
5980 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
5981 | val &= ~DSPFREQGUAR_MASK_CHV; | |
5982 | val |= (cmd << DSPFREQGUAR_SHIFT_CHV); | |
5983 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
5984 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
5985 | DSPFREQSTAT_MASK_CHV) == (cmd << DSPFREQSTAT_SHIFT_CHV), | |
5986 | 50)) { | |
5987 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
5988 | } | |
5989 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5990 | ||
b6283055 | 5991 | intel_update_cdclk(dev); |
383c5a6a VS |
5992 | } |
5993 | ||
30a970c6 JB |
5994 | static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv, |
5995 | int max_pixclk) | |
5996 | { | |
6bcda4f0 | 5997 | int freq_320 = (dev_priv->hpll_freq << 1) % 320000 != 0 ? 333333 : 320000; |
6cca3195 | 5998 | int limit = IS_CHERRYVIEW(dev_priv) ? 95 : 90; |
29dc7ef3 | 5999 | |
30a970c6 JB |
6000 | /* |
6001 | * Really only a few cases to deal with, as only 4 CDclks are supported: | |
6002 | * 200MHz | |
6003 | * 267MHz | |
29dc7ef3 | 6004 | * 320/333MHz (depends on HPLL freq) |
6cca3195 VS |
6005 | * 400MHz (VLV only) |
6006 | * So we check to see whether we're above 90% (VLV) or 95% (CHV) | |
6007 | * of the lower bin and adjust if needed. | |
e37c67a1 VS |
6008 | * |
6009 | * We seem to get an unstable or solid color picture at 200MHz. | |
6010 | * Not sure what's wrong. For now use 200MHz only when all pipes | |
6011 | * are off. | |
30a970c6 | 6012 | */ |
6cca3195 VS |
6013 | if (!IS_CHERRYVIEW(dev_priv) && |
6014 | max_pixclk > freq_320*limit/100) | |
dfcab17e | 6015 | return 400000; |
6cca3195 | 6016 | else if (max_pixclk > 266667*limit/100) |
29dc7ef3 | 6017 | return freq_320; |
e37c67a1 | 6018 | else if (max_pixclk > 0) |
dfcab17e | 6019 | return 266667; |
e37c67a1 VS |
6020 | else |
6021 | return 200000; | |
30a970c6 JB |
6022 | } |
6023 | ||
f8437dd1 VK |
6024 | static int broxton_calc_cdclk(struct drm_i915_private *dev_priv, |
6025 | int max_pixclk) | |
6026 | { | |
6027 | /* | |
6028 | * FIXME: | |
6029 | * - remove the guardband, it's not needed on BXT | |
6030 | * - set 19.2MHz bypass frequency if there are no active pipes | |
6031 | */ | |
6032 | if (max_pixclk > 576000*9/10) | |
6033 | return 624000; | |
6034 | else if (max_pixclk > 384000*9/10) | |
6035 | return 576000; | |
6036 | else if (max_pixclk > 288000*9/10) | |
6037 | return 384000; | |
6038 | else if (max_pixclk > 144000*9/10) | |
6039 | return 288000; | |
6040 | else | |
6041 | return 144000; | |
6042 | } | |
6043 | ||
a821fc46 ACO |
6044 | /* Compute the max pixel clock for new configuration. Uses atomic state if |
6045 | * that's non-NULL, look at current state otherwise. */ | |
6046 | static int intel_mode_max_pixclk(struct drm_device *dev, | |
6047 | struct drm_atomic_state *state) | |
30a970c6 | 6048 | { |
30a970c6 | 6049 | struct intel_crtc *intel_crtc; |
304603f4 | 6050 | struct intel_crtc_state *crtc_state; |
30a970c6 JB |
6051 | int max_pixclk = 0; |
6052 | ||
d3fcc808 | 6053 | for_each_intel_crtc(dev, intel_crtc) { |
27c329ed | 6054 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); |
304603f4 ACO |
6055 | if (IS_ERR(crtc_state)) |
6056 | return PTR_ERR(crtc_state); | |
6057 | ||
6058 | if (!crtc_state->base.enable) | |
6059 | continue; | |
6060 | ||
6061 | max_pixclk = max(max_pixclk, | |
6062 | crtc_state->base.adjusted_mode.crtc_clock); | |
30a970c6 JB |
6063 | } |
6064 | ||
6065 | return max_pixclk; | |
6066 | } | |
6067 | ||
27c329ed | 6068 | static int valleyview_modeset_calc_cdclk(struct drm_atomic_state *state) |
30a970c6 | 6069 | { |
27c329ed ML |
6070 | struct drm_device *dev = state->dev; |
6071 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6072 | int max_pixclk = intel_mode_max_pixclk(dev, state); | |
30a970c6 | 6073 | |
304603f4 ACO |
6074 | if (max_pixclk < 0) |
6075 | return max_pixclk; | |
30a970c6 | 6076 | |
27c329ed ML |
6077 | to_intel_atomic_state(state)->cdclk = |
6078 | valleyview_calc_cdclk(dev_priv, max_pixclk); | |
0a9ab303 | 6079 | |
27c329ed ML |
6080 | return 0; |
6081 | } | |
304603f4 | 6082 | |
27c329ed ML |
6083 | static int broxton_modeset_calc_cdclk(struct drm_atomic_state *state) |
6084 | { | |
6085 | struct drm_device *dev = state->dev; | |
6086 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6087 | int max_pixclk = intel_mode_max_pixclk(dev, state); | |
85a96e7a | 6088 | |
27c329ed ML |
6089 | if (max_pixclk < 0) |
6090 | return max_pixclk; | |
85a96e7a | 6091 | |
27c329ed ML |
6092 | to_intel_atomic_state(state)->cdclk = |
6093 | broxton_calc_cdclk(dev_priv, max_pixclk); | |
85a96e7a | 6094 | |
27c329ed | 6095 | return 0; |
30a970c6 JB |
6096 | } |
6097 | ||
1e69cd74 VS |
6098 | static void vlv_program_pfi_credits(struct drm_i915_private *dev_priv) |
6099 | { | |
6100 | unsigned int credits, default_credits; | |
6101 | ||
6102 | if (IS_CHERRYVIEW(dev_priv)) | |
6103 | default_credits = PFI_CREDIT(12); | |
6104 | else | |
6105 | default_credits = PFI_CREDIT(8); | |
6106 | ||
bfa7df01 | 6107 | if (dev_priv->cdclk_freq >= dev_priv->czclk_freq) { |
1e69cd74 VS |
6108 | /* CHV suggested value is 31 or 63 */ |
6109 | if (IS_CHERRYVIEW(dev_priv)) | |
fcc0008f | 6110 | credits = PFI_CREDIT_63; |
1e69cd74 VS |
6111 | else |
6112 | credits = PFI_CREDIT(15); | |
6113 | } else { | |
6114 | credits = default_credits; | |
6115 | } | |
6116 | ||
6117 | /* | |
6118 | * WA - write default credits before re-programming | |
6119 | * FIXME: should we also set the resend bit here? | |
6120 | */ | |
6121 | I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE | | |
6122 | default_credits); | |
6123 | ||
6124 | I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE | | |
6125 | credits | PFI_CREDIT_RESEND); | |
6126 | ||
6127 | /* | |
6128 | * FIXME is this guaranteed to clear | |
6129 | * immediately or should we poll for it? | |
6130 | */ | |
6131 | WARN_ON(I915_READ(GCI_CONTROL) & PFI_CREDIT_RESEND); | |
6132 | } | |
6133 | ||
27c329ed | 6134 | static void valleyview_modeset_commit_cdclk(struct drm_atomic_state *old_state) |
30a970c6 | 6135 | { |
a821fc46 | 6136 | struct drm_device *dev = old_state->dev; |
27c329ed | 6137 | unsigned int req_cdclk = to_intel_atomic_state(old_state)->cdclk; |
30a970c6 | 6138 | struct drm_i915_private *dev_priv = dev->dev_private; |
30a970c6 | 6139 | |
27c329ed ML |
6140 | /* |
6141 | * FIXME: We can end up here with all power domains off, yet | |
6142 | * with a CDCLK frequency other than the minimum. To account | |
6143 | * for this take the PIPE-A power domain, which covers the HW | |
6144 | * blocks needed for the following programming. This can be | |
6145 | * removed once it's guaranteed that we get here either with | |
6146 | * the minimum CDCLK set, or the required power domains | |
6147 | * enabled. | |
6148 | */ | |
6149 | intel_display_power_get(dev_priv, POWER_DOMAIN_PIPE_A); | |
738c05c0 | 6150 | |
27c329ed ML |
6151 | if (IS_CHERRYVIEW(dev)) |
6152 | cherryview_set_cdclk(dev, req_cdclk); | |
6153 | else | |
6154 | valleyview_set_cdclk(dev, req_cdclk); | |
738c05c0 | 6155 | |
27c329ed | 6156 | vlv_program_pfi_credits(dev_priv); |
1e69cd74 | 6157 | |
27c329ed | 6158 | intel_display_power_put(dev_priv, POWER_DOMAIN_PIPE_A); |
30a970c6 JB |
6159 | } |
6160 | ||
89b667f8 JB |
6161 | static void valleyview_crtc_enable(struct drm_crtc *crtc) |
6162 | { | |
6163 | struct drm_device *dev = crtc->dev; | |
a72e4c9f | 6164 | struct drm_i915_private *dev_priv = to_i915(dev); |
89b667f8 JB |
6165 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6166 | struct intel_encoder *encoder; | |
6167 | int pipe = intel_crtc->pipe; | |
89b667f8 | 6168 | |
53d9f4e9 | 6169 | if (WARN_ON(intel_crtc->active)) |
89b667f8 JB |
6170 | return; |
6171 | ||
6e3c9717 | 6172 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 6173 | intel_dp_set_m_n(intel_crtc, M1_N1); |
5b18e57c DV |
6174 | |
6175 | intel_set_pipe_timings(intel_crtc); | |
6176 | ||
c14b0485 VS |
6177 | if (IS_CHERRYVIEW(dev) && pipe == PIPE_B) { |
6178 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6179 | ||
6180 | I915_WRITE(CHV_BLEND(pipe), CHV_BLEND_LEGACY); | |
6181 | I915_WRITE(CHV_CANVAS(pipe), 0); | |
6182 | } | |
6183 | ||
5b18e57c DV |
6184 | i9xx_set_pipeconf(intel_crtc); |
6185 | ||
89b667f8 | 6186 | intel_crtc->active = true; |
89b667f8 | 6187 | |
a72e4c9f | 6188 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4a3436e8 | 6189 | |
89b667f8 JB |
6190 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6191 | if (encoder->pre_pll_enable) | |
6192 | encoder->pre_pll_enable(encoder); | |
6193 | ||
a65347ba | 6194 | if (!intel_crtc->config->has_dsi_encoder) { |
c0b4c660 VS |
6195 | if (IS_CHERRYVIEW(dev)) { |
6196 | chv_prepare_pll(intel_crtc, intel_crtc->config); | |
6e3c9717 | 6197 | chv_enable_pll(intel_crtc, intel_crtc->config); |
c0b4c660 VS |
6198 | } else { |
6199 | vlv_prepare_pll(intel_crtc, intel_crtc->config); | |
6e3c9717 | 6200 | vlv_enable_pll(intel_crtc, intel_crtc->config); |
c0b4c660 | 6201 | } |
9d556c99 | 6202 | } |
89b667f8 JB |
6203 | |
6204 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
6205 | if (encoder->pre_enable) | |
6206 | encoder->pre_enable(encoder); | |
6207 | ||
2dd24552 JB |
6208 | i9xx_pfit_enable(intel_crtc); |
6209 | ||
63cbb074 VS |
6210 | intel_crtc_load_lut(crtc); |
6211 | ||
e1fdc473 | 6212 | intel_enable_pipe(intel_crtc); |
be6a6f8e | 6213 | |
4b3a9526 VS |
6214 | assert_vblank_disabled(crtc); |
6215 | drm_crtc_vblank_on(crtc); | |
6216 | ||
f9b61ff6 DV |
6217 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6218 | encoder->enable(encoder); | |
89b667f8 JB |
6219 | } |
6220 | ||
f13c2ef3 DV |
6221 | static void i9xx_set_pll_dividers(struct intel_crtc *crtc) |
6222 | { | |
6223 | struct drm_device *dev = crtc->base.dev; | |
6224 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6225 | ||
6e3c9717 ACO |
6226 | I915_WRITE(FP0(crtc->pipe), crtc->config->dpll_hw_state.fp0); |
6227 | I915_WRITE(FP1(crtc->pipe), crtc->config->dpll_hw_state.fp1); | |
f13c2ef3 DV |
6228 | } |
6229 | ||
0b8765c6 | 6230 | static void i9xx_crtc_enable(struct drm_crtc *crtc) |
79e53945 JB |
6231 | { |
6232 | struct drm_device *dev = crtc->dev; | |
a72e4c9f | 6233 | struct drm_i915_private *dev_priv = to_i915(dev); |
79e53945 | 6234 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
ef9c3aee | 6235 | struct intel_encoder *encoder; |
79e53945 | 6236 | int pipe = intel_crtc->pipe; |
79e53945 | 6237 | |
53d9f4e9 | 6238 | if (WARN_ON(intel_crtc->active)) |
f7abfe8b CW |
6239 | return; |
6240 | ||
f13c2ef3 DV |
6241 | i9xx_set_pll_dividers(intel_crtc); |
6242 | ||
6e3c9717 | 6243 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 6244 | intel_dp_set_m_n(intel_crtc, M1_N1); |
5b18e57c DV |
6245 | |
6246 | intel_set_pipe_timings(intel_crtc); | |
6247 | ||
5b18e57c DV |
6248 | i9xx_set_pipeconf(intel_crtc); |
6249 | ||
f7abfe8b | 6250 | intel_crtc->active = true; |
6b383a7f | 6251 | |
4a3436e8 | 6252 | if (!IS_GEN2(dev)) |
a72e4c9f | 6253 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4a3436e8 | 6254 | |
9d6d9f19 MK |
6255 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6256 | if (encoder->pre_enable) | |
6257 | encoder->pre_enable(encoder); | |
6258 | ||
f6736a1a DV |
6259 | i9xx_enable_pll(intel_crtc); |
6260 | ||
2dd24552 JB |
6261 | i9xx_pfit_enable(intel_crtc); |
6262 | ||
63cbb074 VS |
6263 | intel_crtc_load_lut(crtc); |
6264 | ||
f37fcc2a | 6265 | intel_update_watermarks(crtc); |
e1fdc473 | 6266 | intel_enable_pipe(intel_crtc); |
be6a6f8e | 6267 | |
4b3a9526 VS |
6268 | assert_vblank_disabled(crtc); |
6269 | drm_crtc_vblank_on(crtc); | |
6270 | ||
f9b61ff6 DV |
6271 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6272 | encoder->enable(encoder); | |
d029bcad PZ |
6273 | |
6274 | intel_fbc_enable(intel_crtc); | |
0b8765c6 | 6275 | } |
79e53945 | 6276 | |
87476d63 DV |
6277 | static void i9xx_pfit_disable(struct intel_crtc *crtc) |
6278 | { | |
6279 | struct drm_device *dev = crtc->base.dev; | |
6280 | struct drm_i915_private *dev_priv = dev->dev_private; | |
87476d63 | 6281 | |
6e3c9717 | 6282 | if (!crtc->config->gmch_pfit.control) |
328d8e82 | 6283 | return; |
87476d63 | 6284 | |
328d8e82 | 6285 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87476d63 | 6286 | |
328d8e82 DV |
6287 | DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n", |
6288 | I915_READ(PFIT_CONTROL)); | |
6289 | I915_WRITE(PFIT_CONTROL, 0); | |
87476d63 DV |
6290 | } |
6291 | ||
0b8765c6 JB |
6292 | static void i9xx_crtc_disable(struct drm_crtc *crtc) |
6293 | { | |
6294 | struct drm_device *dev = crtc->dev; | |
6295 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6296 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 6297 | struct intel_encoder *encoder; |
0b8765c6 | 6298 | int pipe = intel_crtc->pipe; |
ef9c3aee | 6299 | |
6304cd91 VS |
6300 | /* |
6301 | * On gen2 planes are double buffered but the pipe isn't, so we must | |
6302 | * wait for planes to fully turn off before disabling the pipe. | |
564ed191 ID |
6303 | * We also need to wait on all gmch platforms because of the |
6304 | * self-refresh mode constraint explained above. | |
6304cd91 | 6305 | */ |
564ed191 | 6306 | intel_wait_for_vblank(dev, pipe); |
6304cd91 | 6307 | |
4b3a9526 VS |
6308 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6309 | encoder->disable(encoder); | |
6310 | ||
f9b61ff6 DV |
6311 | drm_crtc_vblank_off(crtc); |
6312 | assert_vblank_disabled(crtc); | |
6313 | ||
575f7ab7 | 6314 | intel_disable_pipe(intel_crtc); |
24a1f16d | 6315 | |
87476d63 | 6316 | i9xx_pfit_disable(intel_crtc); |
24a1f16d | 6317 | |
89b667f8 JB |
6318 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6319 | if (encoder->post_disable) | |
6320 | encoder->post_disable(encoder); | |
6321 | ||
a65347ba | 6322 | if (!intel_crtc->config->has_dsi_encoder) { |
076ed3b2 CML |
6323 | if (IS_CHERRYVIEW(dev)) |
6324 | chv_disable_pll(dev_priv, pipe); | |
6325 | else if (IS_VALLEYVIEW(dev)) | |
6326 | vlv_disable_pll(dev_priv, pipe); | |
6327 | else | |
1c4e0274 | 6328 | i9xx_disable_pll(intel_crtc); |
076ed3b2 | 6329 | } |
0b8765c6 | 6330 | |
d6db995f VS |
6331 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6332 | if (encoder->post_pll_disable) | |
6333 | encoder->post_pll_disable(encoder); | |
6334 | ||
4a3436e8 | 6335 | if (!IS_GEN2(dev)) |
a72e4c9f | 6336 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); |
d029bcad PZ |
6337 | |
6338 | intel_fbc_disable_crtc(intel_crtc); | |
0b8765c6 JB |
6339 | } |
6340 | ||
b17d48e2 ML |
6341 | static void intel_crtc_disable_noatomic(struct drm_crtc *crtc) |
6342 | { | |
6343 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6344 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); | |
6345 | enum intel_display_power_domain domain; | |
6346 | unsigned long domains; | |
6347 | ||
6348 | if (!intel_crtc->active) | |
6349 | return; | |
6350 | ||
a539205a | 6351 | if (to_intel_plane_state(crtc->primary->state)->visible) { |
fc32b1fd ML |
6352 | WARN_ON(intel_crtc->unpin_work); |
6353 | ||
a539205a ML |
6354 | intel_pre_disable_primary(crtc); |
6355 | } | |
6356 | ||
d032ffa0 | 6357 | intel_crtc_disable_planes(crtc, crtc->state->plane_mask); |
b17d48e2 | 6358 | dev_priv->display.crtc_disable(crtc); |
37d9078b MR |
6359 | intel_crtc->active = false; |
6360 | intel_update_watermarks(crtc); | |
1f7457b1 | 6361 | intel_disable_shared_dpll(intel_crtc); |
b17d48e2 ML |
6362 | |
6363 | domains = intel_crtc->enabled_power_domains; | |
6364 | for_each_power_domain(domain, domains) | |
6365 | intel_display_power_put(dev_priv, domain); | |
6366 | intel_crtc->enabled_power_domains = 0; | |
6367 | } | |
6368 | ||
6b72d486 ML |
6369 | /* |
6370 | * turn all crtc's off, but do not adjust state | |
6371 | * This has to be paired with a call to intel_modeset_setup_hw_state. | |
6372 | */ | |
70e0bd74 | 6373 | int intel_display_suspend(struct drm_device *dev) |
ee7b9f93 | 6374 | { |
70e0bd74 ML |
6375 | struct drm_mode_config *config = &dev->mode_config; |
6376 | struct drm_modeset_acquire_ctx *ctx = config->acquire_ctx; | |
6377 | struct drm_atomic_state *state; | |
6b72d486 | 6378 | struct drm_crtc *crtc; |
70e0bd74 ML |
6379 | unsigned crtc_mask = 0; |
6380 | int ret = 0; | |
6381 | ||
6382 | if (WARN_ON(!ctx)) | |
6383 | return 0; | |
6384 | ||
6385 | lockdep_assert_held(&ctx->ww_ctx); | |
6386 | state = drm_atomic_state_alloc(dev); | |
6387 | if (WARN_ON(!state)) | |
6388 | return -ENOMEM; | |
6389 | ||
6390 | state->acquire_ctx = ctx; | |
6391 | state->allow_modeset = true; | |
6392 | ||
6393 | for_each_crtc(dev, crtc) { | |
6394 | struct drm_crtc_state *crtc_state = | |
6395 | drm_atomic_get_crtc_state(state, crtc); | |
6b72d486 | 6396 | |
70e0bd74 ML |
6397 | ret = PTR_ERR_OR_ZERO(crtc_state); |
6398 | if (ret) | |
6399 | goto free; | |
6400 | ||
6401 | if (!crtc_state->active) | |
6402 | continue; | |
6403 | ||
6404 | crtc_state->active = false; | |
6405 | crtc_mask |= 1 << drm_crtc_index(crtc); | |
6406 | } | |
6407 | ||
6408 | if (crtc_mask) { | |
74c090b1 | 6409 | ret = drm_atomic_commit(state); |
70e0bd74 ML |
6410 | |
6411 | if (!ret) { | |
6412 | for_each_crtc(dev, crtc) | |
6413 | if (crtc_mask & (1 << drm_crtc_index(crtc))) | |
6414 | crtc->state->active = true; | |
6415 | ||
6416 | return ret; | |
6417 | } | |
6418 | } | |
6419 | ||
6420 | free: | |
6421 | if (ret) | |
6422 | DRM_ERROR("Suspending crtc's failed with %i\n", ret); | |
6423 | drm_atomic_state_free(state); | |
6424 | return ret; | |
ee7b9f93 JB |
6425 | } |
6426 | ||
ea5b213a | 6427 | void intel_encoder_destroy(struct drm_encoder *encoder) |
7e7d76c3 | 6428 | { |
4ef69c7a | 6429 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); |
ea5b213a | 6430 | |
ea5b213a CW |
6431 | drm_encoder_cleanup(encoder); |
6432 | kfree(intel_encoder); | |
7e7d76c3 JB |
6433 | } |
6434 | ||
0a91ca29 DV |
6435 | /* Cross check the actual hw state with our own modeset state tracking (and it's |
6436 | * internal consistency). */ | |
b980514c | 6437 | static void intel_connector_check_state(struct intel_connector *connector) |
79e53945 | 6438 | { |
35dd3c64 ML |
6439 | struct drm_crtc *crtc = connector->base.state->crtc; |
6440 | ||
6441 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", | |
6442 | connector->base.base.id, | |
6443 | connector->base.name); | |
6444 | ||
0a91ca29 | 6445 | if (connector->get_hw_state(connector)) { |
e85376cb | 6446 | struct intel_encoder *encoder = connector->encoder; |
35dd3c64 | 6447 | struct drm_connector_state *conn_state = connector->base.state; |
0a91ca29 | 6448 | |
35dd3c64 ML |
6449 | I915_STATE_WARN(!crtc, |
6450 | "connector enabled without attached crtc\n"); | |
0a91ca29 | 6451 | |
35dd3c64 ML |
6452 | if (!crtc) |
6453 | return; | |
6454 | ||
6455 | I915_STATE_WARN(!crtc->state->active, | |
6456 | "connector is active, but attached crtc isn't\n"); | |
6457 | ||
e85376cb | 6458 | if (!encoder || encoder->type == INTEL_OUTPUT_DP_MST) |
35dd3c64 ML |
6459 | return; |
6460 | ||
e85376cb | 6461 | I915_STATE_WARN(conn_state->best_encoder != &encoder->base, |
35dd3c64 ML |
6462 | "atomic encoder doesn't match attached encoder\n"); |
6463 | ||
e85376cb | 6464 | I915_STATE_WARN(conn_state->crtc != encoder->base.crtc, |
35dd3c64 ML |
6465 | "attached encoder crtc differs from connector crtc\n"); |
6466 | } else { | |
4d688a2a ML |
6467 | I915_STATE_WARN(crtc && crtc->state->active, |
6468 | "attached crtc is active, but connector isn't\n"); | |
35dd3c64 ML |
6469 | I915_STATE_WARN(!crtc && connector->base.state->best_encoder, |
6470 | "best encoder set without crtc!\n"); | |
0a91ca29 | 6471 | } |
79e53945 JB |
6472 | } |
6473 | ||
08d9bc92 ACO |
6474 | int intel_connector_init(struct intel_connector *connector) |
6475 | { | |
6476 | struct drm_connector_state *connector_state; | |
6477 | ||
6478 | connector_state = kzalloc(sizeof *connector_state, GFP_KERNEL); | |
6479 | if (!connector_state) | |
6480 | return -ENOMEM; | |
6481 | ||
6482 | connector->base.state = connector_state; | |
6483 | return 0; | |
6484 | } | |
6485 | ||
6486 | struct intel_connector *intel_connector_alloc(void) | |
6487 | { | |
6488 | struct intel_connector *connector; | |
6489 | ||
6490 | connector = kzalloc(sizeof *connector, GFP_KERNEL); | |
6491 | if (!connector) | |
6492 | return NULL; | |
6493 | ||
6494 | if (intel_connector_init(connector) < 0) { | |
6495 | kfree(connector); | |
6496 | return NULL; | |
6497 | } | |
6498 | ||
6499 | return connector; | |
6500 | } | |
6501 | ||
f0947c37 DV |
6502 | /* Simple connector->get_hw_state implementation for encoders that support only |
6503 | * one connector and no cloning and hence the encoder state determines the state | |
6504 | * of the connector. */ | |
6505 | bool intel_connector_get_hw_state(struct intel_connector *connector) | |
ea5b213a | 6506 | { |
24929352 | 6507 | enum pipe pipe = 0; |
f0947c37 | 6508 | struct intel_encoder *encoder = connector->encoder; |
ea5b213a | 6509 | |
f0947c37 | 6510 | return encoder->get_hw_state(encoder, &pipe); |
ea5b213a CW |
6511 | } |
6512 | ||
6d293983 | 6513 | static int pipe_required_fdi_lanes(struct intel_crtc_state *crtc_state) |
d272ddfa | 6514 | { |
6d293983 ACO |
6515 | if (crtc_state->base.enable && crtc_state->has_pch_encoder) |
6516 | return crtc_state->fdi_lanes; | |
d272ddfa VS |
6517 | |
6518 | return 0; | |
6519 | } | |
6520 | ||
6d293983 | 6521 | static int ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe, |
5cec258b | 6522 | struct intel_crtc_state *pipe_config) |
1857e1da | 6523 | { |
6d293983 ACO |
6524 | struct drm_atomic_state *state = pipe_config->base.state; |
6525 | struct intel_crtc *other_crtc; | |
6526 | struct intel_crtc_state *other_crtc_state; | |
6527 | ||
1857e1da DV |
6528 | DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n", |
6529 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6530 | if (pipe_config->fdi_lanes > 4) { | |
6531 | DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n", | |
6532 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6533 | return -EINVAL; |
1857e1da DV |
6534 | } |
6535 | ||
bafb6553 | 6536 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
1857e1da DV |
6537 | if (pipe_config->fdi_lanes > 2) { |
6538 | DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n", | |
6539 | pipe_config->fdi_lanes); | |
6d293983 | 6540 | return -EINVAL; |
1857e1da | 6541 | } else { |
6d293983 | 6542 | return 0; |
1857e1da DV |
6543 | } |
6544 | } | |
6545 | ||
6546 | if (INTEL_INFO(dev)->num_pipes == 2) | |
6d293983 | 6547 | return 0; |
1857e1da DV |
6548 | |
6549 | /* Ivybridge 3 pipe is really complicated */ | |
6550 | switch (pipe) { | |
6551 | case PIPE_A: | |
6d293983 | 6552 | return 0; |
1857e1da | 6553 | case PIPE_B: |
6d293983 ACO |
6554 | if (pipe_config->fdi_lanes <= 2) |
6555 | return 0; | |
6556 | ||
6557 | other_crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, PIPE_C)); | |
6558 | other_crtc_state = | |
6559 | intel_atomic_get_crtc_state(state, other_crtc); | |
6560 | if (IS_ERR(other_crtc_state)) | |
6561 | return PTR_ERR(other_crtc_state); | |
6562 | ||
6563 | if (pipe_required_fdi_lanes(other_crtc_state) > 0) { | |
1857e1da DV |
6564 | DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n", |
6565 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6566 | return -EINVAL; |
1857e1da | 6567 | } |
6d293983 | 6568 | return 0; |
1857e1da | 6569 | case PIPE_C: |
251cc67c VS |
6570 | if (pipe_config->fdi_lanes > 2) { |
6571 | DRM_DEBUG_KMS("only 2 lanes on pipe %c: required %i lanes\n", | |
6572 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6573 | return -EINVAL; |
251cc67c | 6574 | } |
6d293983 ACO |
6575 | |
6576 | other_crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, PIPE_B)); | |
6577 | other_crtc_state = | |
6578 | intel_atomic_get_crtc_state(state, other_crtc); | |
6579 | if (IS_ERR(other_crtc_state)) | |
6580 | return PTR_ERR(other_crtc_state); | |
6581 | ||
6582 | if (pipe_required_fdi_lanes(other_crtc_state) > 2) { | |
1857e1da | 6583 | DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n"); |
6d293983 | 6584 | return -EINVAL; |
1857e1da | 6585 | } |
6d293983 | 6586 | return 0; |
1857e1da DV |
6587 | default: |
6588 | BUG(); | |
6589 | } | |
6590 | } | |
6591 | ||
e29c22c0 DV |
6592 | #define RETRY 1 |
6593 | static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc, | |
5cec258b | 6594 | struct intel_crtc_state *pipe_config) |
877d48d5 | 6595 | { |
1857e1da | 6596 | struct drm_device *dev = intel_crtc->base.dev; |
7c5f93b0 | 6597 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
6d293983 ACO |
6598 | int lane, link_bw, fdi_dotclock, ret; |
6599 | bool needs_recompute = false; | |
877d48d5 | 6600 | |
e29c22c0 | 6601 | retry: |
877d48d5 DV |
6602 | /* FDI is a binary signal running at ~2.7GHz, encoding |
6603 | * each output octet as 10 bits. The actual frequency | |
6604 | * is stored as a divider into a 100MHz clock, and the | |
6605 | * mode pixel clock is stored in units of 1KHz. | |
6606 | * Hence the bw of each lane in terms of the mode signal | |
6607 | * is: | |
6608 | */ | |
6609 | link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10; | |
6610 | ||
241bfc38 | 6611 | fdi_dotclock = adjusted_mode->crtc_clock; |
877d48d5 | 6612 | |
2bd89a07 | 6613 | lane = ironlake_get_lanes_required(fdi_dotclock, link_bw, |
877d48d5 DV |
6614 | pipe_config->pipe_bpp); |
6615 | ||
6616 | pipe_config->fdi_lanes = lane; | |
6617 | ||
2bd89a07 | 6618 | intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock, |
877d48d5 | 6619 | link_bw, &pipe_config->fdi_m_n); |
1857e1da | 6620 | |
6d293983 ACO |
6621 | ret = ironlake_check_fdi_lanes(intel_crtc->base.dev, |
6622 | intel_crtc->pipe, pipe_config); | |
6623 | if (ret == -EINVAL && pipe_config->pipe_bpp > 6*3) { | |
e29c22c0 DV |
6624 | pipe_config->pipe_bpp -= 2*3; |
6625 | DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n", | |
6626 | pipe_config->pipe_bpp); | |
6627 | needs_recompute = true; | |
6628 | pipe_config->bw_constrained = true; | |
6629 | ||
6630 | goto retry; | |
6631 | } | |
6632 | ||
6633 | if (needs_recompute) | |
6634 | return RETRY; | |
6635 | ||
6d293983 | 6636 | return ret; |
877d48d5 DV |
6637 | } |
6638 | ||
8cfb3407 VS |
6639 | static bool pipe_config_supports_ips(struct drm_i915_private *dev_priv, |
6640 | struct intel_crtc_state *pipe_config) | |
6641 | { | |
6642 | if (pipe_config->pipe_bpp > 24) | |
6643 | return false; | |
6644 | ||
6645 | /* HSW can handle pixel rate up to cdclk? */ | |
6646 | if (IS_HASWELL(dev_priv->dev)) | |
6647 | return true; | |
6648 | ||
6649 | /* | |
b432e5cf VS |
6650 | * We compare against max which means we must take |
6651 | * the increased cdclk requirement into account when | |
6652 | * calculating the new cdclk. | |
6653 | * | |
6654 | * Should measure whether using a lower cdclk w/o IPS | |
8cfb3407 VS |
6655 | */ |
6656 | return ilk_pipe_pixel_rate(pipe_config) <= | |
6657 | dev_priv->max_cdclk_freq * 95 / 100; | |
6658 | } | |
6659 | ||
42db64ef | 6660 | static void hsw_compute_ips_config(struct intel_crtc *crtc, |
5cec258b | 6661 | struct intel_crtc_state *pipe_config) |
42db64ef | 6662 | { |
8cfb3407 VS |
6663 | struct drm_device *dev = crtc->base.dev; |
6664 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6665 | ||
d330a953 | 6666 | pipe_config->ips_enabled = i915.enable_ips && |
8cfb3407 VS |
6667 | hsw_crtc_supports_ips(crtc) && |
6668 | pipe_config_supports_ips(dev_priv, pipe_config); | |
42db64ef PZ |
6669 | } |
6670 | ||
39acb4aa VS |
6671 | static bool intel_crtc_supports_double_wide(const struct intel_crtc *crtc) |
6672 | { | |
6673 | const struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); | |
6674 | ||
6675 | /* GDG double wide on either pipe, otherwise pipe A only */ | |
6676 | return INTEL_INFO(dev_priv)->gen < 4 && | |
6677 | (crtc->pipe == PIPE_A || IS_I915G(dev_priv)); | |
6678 | } | |
6679 | ||
a43f6e0f | 6680 | static int intel_crtc_compute_config(struct intel_crtc *crtc, |
5cec258b | 6681 | struct intel_crtc_state *pipe_config) |
79e53945 | 6682 | { |
a43f6e0f | 6683 | struct drm_device *dev = crtc->base.dev; |
8bd31e67 | 6684 | struct drm_i915_private *dev_priv = dev->dev_private; |
7c5f93b0 | 6685 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
89749350 | 6686 | |
ad3a4479 | 6687 | /* FIXME should check pixel clock limits on all platforms */ |
cf532bb2 | 6688 | if (INTEL_INFO(dev)->gen < 4) { |
39acb4aa | 6689 | int clock_limit = dev_priv->max_cdclk_freq * 9 / 10; |
cf532bb2 VS |
6690 | |
6691 | /* | |
39acb4aa | 6692 | * Enable double wide mode when the dot clock |
cf532bb2 | 6693 | * is > 90% of the (display) core speed. |
cf532bb2 | 6694 | */ |
39acb4aa VS |
6695 | if (intel_crtc_supports_double_wide(crtc) && |
6696 | adjusted_mode->crtc_clock > clock_limit) { | |
ad3a4479 | 6697 | clock_limit *= 2; |
cf532bb2 | 6698 | pipe_config->double_wide = true; |
ad3a4479 VS |
6699 | } |
6700 | ||
39acb4aa VS |
6701 | if (adjusted_mode->crtc_clock > clock_limit) { |
6702 | DRM_DEBUG_KMS("requested pixel clock (%d kHz) too high (max: %d kHz, double wide: %s)\n", | |
6703 | adjusted_mode->crtc_clock, clock_limit, | |
6704 | yesno(pipe_config->double_wide)); | |
e29c22c0 | 6705 | return -EINVAL; |
39acb4aa | 6706 | } |
2c07245f | 6707 | } |
89749350 | 6708 | |
1d1d0e27 VS |
6709 | /* |
6710 | * Pipe horizontal size must be even in: | |
6711 | * - DVO ganged mode | |
6712 | * - LVDS dual channel mode | |
6713 | * - Double wide pipe | |
6714 | */ | |
a93e255f | 6715 | if ((intel_pipe_will_have_type(pipe_config, INTEL_OUTPUT_LVDS) && |
1d1d0e27 VS |
6716 | intel_is_dual_link_lvds(dev)) || pipe_config->double_wide) |
6717 | pipe_config->pipe_src_w &= ~1; | |
6718 | ||
8693a824 DL |
6719 | /* Cantiga+ cannot handle modes with a hsync front porch of 0. |
6720 | * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw. | |
44f46b42 CW |
6721 | */ |
6722 | if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) && | |
aad941d5 | 6723 | adjusted_mode->crtc_hsync_start == adjusted_mode->crtc_hdisplay) |
e29c22c0 | 6724 | return -EINVAL; |
44f46b42 | 6725 | |
f5adf94e | 6726 | if (HAS_IPS(dev)) |
a43f6e0f DV |
6727 | hsw_compute_ips_config(crtc, pipe_config); |
6728 | ||
877d48d5 | 6729 | if (pipe_config->has_pch_encoder) |
a43f6e0f | 6730 | return ironlake_fdi_compute_config(crtc, pipe_config); |
877d48d5 | 6731 | |
cf5a15be | 6732 | return 0; |
79e53945 JB |
6733 | } |
6734 | ||
1652d19e VS |
6735 | static int skylake_get_display_clock_speed(struct drm_device *dev) |
6736 | { | |
6737 | struct drm_i915_private *dev_priv = to_i915(dev); | |
6738 | uint32_t lcpll1 = I915_READ(LCPLL1_CTL); | |
6739 | uint32_t cdctl = I915_READ(CDCLK_CTL); | |
6740 | uint32_t linkrate; | |
6741 | ||
414355a7 | 6742 | if (!(lcpll1 & LCPLL_PLL_ENABLE)) |
1652d19e | 6743 | return 24000; /* 24MHz is the cd freq with NSSC ref */ |
1652d19e VS |
6744 | |
6745 | if ((cdctl & CDCLK_FREQ_SEL_MASK) == CDCLK_FREQ_540) | |
6746 | return 540000; | |
6747 | ||
6748 | linkrate = (I915_READ(DPLL_CTRL1) & | |
71cd8423 | 6749 | DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)) >> 1; |
1652d19e | 6750 | |
71cd8423 DL |
6751 | if (linkrate == DPLL_CTRL1_LINK_RATE_2160 || |
6752 | linkrate == DPLL_CTRL1_LINK_RATE_1080) { | |
1652d19e VS |
6753 | /* vco 8640 */ |
6754 | switch (cdctl & CDCLK_FREQ_SEL_MASK) { | |
6755 | case CDCLK_FREQ_450_432: | |
6756 | return 432000; | |
6757 | case CDCLK_FREQ_337_308: | |
6758 | return 308570; | |
6759 | case CDCLK_FREQ_675_617: | |
6760 | return 617140; | |
6761 | default: | |
6762 | WARN(1, "Unknown cd freq selection\n"); | |
6763 | } | |
6764 | } else { | |
6765 | /* vco 8100 */ | |
6766 | switch (cdctl & CDCLK_FREQ_SEL_MASK) { | |
6767 | case CDCLK_FREQ_450_432: | |
6768 | return 450000; | |
6769 | case CDCLK_FREQ_337_308: | |
6770 | return 337500; | |
6771 | case CDCLK_FREQ_675_617: | |
6772 | return 675000; | |
6773 | default: | |
6774 | WARN(1, "Unknown cd freq selection\n"); | |
6775 | } | |
6776 | } | |
6777 | ||
6778 | /* error case, do as if DPLL0 isn't enabled */ | |
6779 | return 24000; | |
6780 | } | |
6781 | ||
acd3f3d3 BP |
6782 | static int broxton_get_display_clock_speed(struct drm_device *dev) |
6783 | { | |
6784 | struct drm_i915_private *dev_priv = to_i915(dev); | |
6785 | uint32_t cdctl = I915_READ(CDCLK_CTL); | |
6786 | uint32_t pll_ratio = I915_READ(BXT_DE_PLL_CTL) & BXT_DE_PLL_RATIO_MASK; | |
6787 | uint32_t pll_enab = I915_READ(BXT_DE_PLL_ENABLE); | |
6788 | int cdclk; | |
6789 | ||
6790 | if (!(pll_enab & BXT_DE_PLL_PLL_ENABLE)) | |
6791 | return 19200; | |
6792 | ||
6793 | cdclk = 19200 * pll_ratio / 2; | |
6794 | ||
6795 | switch (cdctl & BXT_CDCLK_CD2X_DIV_SEL_MASK) { | |
6796 | case BXT_CDCLK_CD2X_DIV_SEL_1: | |
6797 | return cdclk; /* 576MHz or 624MHz */ | |
6798 | case BXT_CDCLK_CD2X_DIV_SEL_1_5: | |
6799 | return cdclk * 2 / 3; /* 384MHz */ | |
6800 | case BXT_CDCLK_CD2X_DIV_SEL_2: | |
6801 | return cdclk / 2; /* 288MHz */ | |
6802 | case BXT_CDCLK_CD2X_DIV_SEL_4: | |
6803 | return cdclk / 4; /* 144MHz */ | |
6804 | } | |
6805 | ||
6806 | /* error case, do as if DE PLL isn't enabled */ | |
6807 | return 19200; | |
6808 | } | |
6809 | ||
1652d19e VS |
6810 | static int broadwell_get_display_clock_speed(struct drm_device *dev) |
6811 | { | |
6812 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6813 | uint32_t lcpll = I915_READ(LCPLL_CTL); | |
6814 | uint32_t freq = lcpll & LCPLL_CLK_FREQ_MASK; | |
6815 | ||
6816 | if (lcpll & LCPLL_CD_SOURCE_FCLK) | |
6817 | return 800000; | |
6818 | else if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) | |
6819 | return 450000; | |
6820 | else if (freq == LCPLL_CLK_FREQ_450) | |
6821 | return 450000; | |
6822 | else if (freq == LCPLL_CLK_FREQ_54O_BDW) | |
6823 | return 540000; | |
6824 | else if (freq == LCPLL_CLK_FREQ_337_5_BDW) | |
6825 | return 337500; | |
6826 | else | |
6827 | return 675000; | |
6828 | } | |
6829 | ||
6830 | static int haswell_get_display_clock_speed(struct drm_device *dev) | |
6831 | { | |
6832 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6833 | uint32_t lcpll = I915_READ(LCPLL_CTL); | |
6834 | uint32_t freq = lcpll & LCPLL_CLK_FREQ_MASK; | |
6835 | ||
6836 | if (lcpll & LCPLL_CD_SOURCE_FCLK) | |
6837 | return 800000; | |
6838 | else if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) | |
6839 | return 450000; | |
6840 | else if (freq == LCPLL_CLK_FREQ_450) | |
6841 | return 450000; | |
6842 | else if (IS_HSW_ULT(dev)) | |
6843 | return 337500; | |
6844 | else | |
6845 | return 540000; | |
79e53945 JB |
6846 | } |
6847 | ||
25eb05fc JB |
6848 | static int valleyview_get_display_clock_speed(struct drm_device *dev) |
6849 | { | |
bfa7df01 VS |
6850 | return vlv_get_cck_clock_hpll(to_i915(dev), "cdclk", |
6851 | CCK_DISPLAY_CLOCK_CONTROL); | |
25eb05fc JB |
6852 | } |
6853 | ||
b37a6434 VS |
6854 | static int ilk_get_display_clock_speed(struct drm_device *dev) |
6855 | { | |
6856 | return 450000; | |
6857 | } | |
6858 | ||
e70236a8 JB |
6859 | static int i945_get_display_clock_speed(struct drm_device *dev) |
6860 | { | |
6861 | return 400000; | |
6862 | } | |
79e53945 | 6863 | |
e70236a8 | 6864 | static int i915_get_display_clock_speed(struct drm_device *dev) |
79e53945 | 6865 | { |
e907f170 | 6866 | return 333333; |
e70236a8 | 6867 | } |
79e53945 | 6868 | |
e70236a8 JB |
6869 | static int i9xx_misc_get_display_clock_speed(struct drm_device *dev) |
6870 | { | |
6871 | return 200000; | |
6872 | } | |
79e53945 | 6873 | |
257a7ffc DV |
6874 | static int pnv_get_display_clock_speed(struct drm_device *dev) |
6875 | { | |
6876 | u16 gcfgc = 0; | |
6877 | ||
6878 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); | |
6879 | ||
6880 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
6881 | case GC_DISPLAY_CLOCK_267_MHZ_PNV: | |
e907f170 | 6882 | return 266667; |
257a7ffc | 6883 | case GC_DISPLAY_CLOCK_333_MHZ_PNV: |
e907f170 | 6884 | return 333333; |
257a7ffc | 6885 | case GC_DISPLAY_CLOCK_444_MHZ_PNV: |
e907f170 | 6886 | return 444444; |
257a7ffc DV |
6887 | case GC_DISPLAY_CLOCK_200_MHZ_PNV: |
6888 | return 200000; | |
6889 | default: | |
6890 | DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc); | |
6891 | case GC_DISPLAY_CLOCK_133_MHZ_PNV: | |
e907f170 | 6892 | return 133333; |
257a7ffc | 6893 | case GC_DISPLAY_CLOCK_167_MHZ_PNV: |
e907f170 | 6894 | return 166667; |
257a7ffc DV |
6895 | } |
6896 | } | |
6897 | ||
e70236a8 JB |
6898 | static int i915gm_get_display_clock_speed(struct drm_device *dev) |
6899 | { | |
6900 | u16 gcfgc = 0; | |
79e53945 | 6901 | |
e70236a8 JB |
6902 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); |
6903 | ||
6904 | if (gcfgc & GC_LOW_FREQUENCY_ENABLE) | |
e907f170 | 6905 | return 133333; |
e70236a8 JB |
6906 | else { |
6907 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
6908 | case GC_DISPLAY_CLOCK_333_MHZ: | |
e907f170 | 6909 | return 333333; |
e70236a8 JB |
6910 | default: |
6911 | case GC_DISPLAY_CLOCK_190_200_MHZ: | |
6912 | return 190000; | |
79e53945 | 6913 | } |
e70236a8 JB |
6914 | } |
6915 | } | |
6916 | ||
6917 | static int i865_get_display_clock_speed(struct drm_device *dev) | |
6918 | { | |
e907f170 | 6919 | return 266667; |
e70236a8 JB |
6920 | } |
6921 | ||
1b1d2716 | 6922 | static int i85x_get_display_clock_speed(struct drm_device *dev) |
e70236a8 JB |
6923 | { |
6924 | u16 hpllcc = 0; | |
1b1d2716 | 6925 | |
65cd2b3f VS |
6926 | /* |
6927 | * 852GM/852GMV only supports 133 MHz and the HPLLCC | |
6928 | * encoding is different :( | |
6929 | * FIXME is this the right way to detect 852GM/852GMV? | |
6930 | */ | |
6931 | if (dev->pdev->revision == 0x1) | |
6932 | return 133333; | |
6933 | ||
1b1d2716 VS |
6934 | pci_bus_read_config_word(dev->pdev->bus, |
6935 | PCI_DEVFN(0, 3), HPLLCC, &hpllcc); | |
6936 | ||
e70236a8 JB |
6937 | /* Assume that the hardware is in the high speed state. This |
6938 | * should be the default. | |
6939 | */ | |
6940 | switch (hpllcc & GC_CLOCK_CONTROL_MASK) { | |
6941 | case GC_CLOCK_133_200: | |
1b1d2716 | 6942 | case GC_CLOCK_133_200_2: |
e70236a8 JB |
6943 | case GC_CLOCK_100_200: |
6944 | return 200000; | |
6945 | case GC_CLOCK_166_250: | |
6946 | return 250000; | |
6947 | case GC_CLOCK_100_133: | |
e907f170 | 6948 | return 133333; |
1b1d2716 VS |
6949 | case GC_CLOCK_133_266: |
6950 | case GC_CLOCK_133_266_2: | |
6951 | case GC_CLOCK_166_266: | |
6952 | return 266667; | |
e70236a8 | 6953 | } |
79e53945 | 6954 | |
e70236a8 JB |
6955 | /* Shouldn't happen */ |
6956 | return 0; | |
6957 | } | |
79e53945 | 6958 | |
e70236a8 JB |
6959 | static int i830_get_display_clock_speed(struct drm_device *dev) |
6960 | { | |
e907f170 | 6961 | return 133333; |
79e53945 JB |
6962 | } |
6963 | ||
34edce2f VS |
6964 | static unsigned int intel_hpll_vco(struct drm_device *dev) |
6965 | { | |
6966 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6967 | static const unsigned int blb_vco[8] = { | |
6968 | [0] = 3200000, | |
6969 | [1] = 4000000, | |
6970 | [2] = 5333333, | |
6971 | [3] = 4800000, | |
6972 | [4] = 6400000, | |
6973 | }; | |
6974 | static const unsigned int pnv_vco[8] = { | |
6975 | [0] = 3200000, | |
6976 | [1] = 4000000, | |
6977 | [2] = 5333333, | |
6978 | [3] = 4800000, | |
6979 | [4] = 2666667, | |
6980 | }; | |
6981 | static const unsigned int cl_vco[8] = { | |
6982 | [0] = 3200000, | |
6983 | [1] = 4000000, | |
6984 | [2] = 5333333, | |
6985 | [3] = 6400000, | |
6986 | [4] = 3333333, | |
6987 | [5] = 3566667, | |
6988 | [6] = 4266667, | |
6989 | }; | |
6990 | static const unsigned int elk_vco[8] = { | |
6991 | [0] = 3200000, | |
6992 | [1] = 4000000, | |
6993 | [2] = 5333333, | |
6994 | [3] = 4800000, | |
6995 | }; | |
6996 | static const unsigned int ctg_vco[8] = { | |
6997 | [0] = 3200000, | |
6998 | [1] = 4000000, | |
6999 | [2] = 5333333, | |
7000 | [3] = 6400000, | |
7001 | [4] = 2666667, | |
7002 | [5] = 4266667, | |
7003 | }; | |
7004 | const unsigned int *vco_table; | |
7005 | unsigned int vco; | |
7006 | uint8_t tmp = 0; | |
7007 | ||
7008 | /* FIXME other chipsets? */ | |
7009 | if (IS_GM45(dev)) | |
7010 | vco_table = ctg_vco; | |
7011 | else if (IS_G4X(dev)) | |
7012 | vco_table = elk_vco; | |
7013 | else if (IS_CRESTLINE(dev)) | |
7014 | vco_table = cl_vco; | |
7015 | else if (IS_PINEVIEW(dev)) | |
7016 | vco_table = pnv_vco; | |
7017 | else if (IS_G33(dev)) | |
7018 | vco_table = blb_vco; | |
7019 | else | |
7020 | return 0; | |
7021 | ||
7022 | tmp = I915_READ(IS_MOBILE(dev) ? HPLLVCO_MOBILE : HPLLVCO); | |
7023 | ||
7024 | vco = vco_table[tmp & 0x7]; | |
7025 | if (vco == 0) | |
7026 | DRM_ERROR("Bad HPLL VCO (HPLLVCO=0x%02x)\n", tmp); | |
7027 | else | |
7028 | DRM_DEBUG_KMS("HPLL VCO %u kHz\n", vco); | |
7029 | ||
7030 | return vco; | |
7031 | } | |
7032 | ||
7033 | static int gm45_get_display_clock_speed(struct drm_device *dev) | |
7034 | { | |
7035 | unsigned int cdclk_sel, vco = intel_hpll_vco(dev); | |
7036 | uint16_t tmp = 0; | |
7037 | ||
7038 | pci_read_config_word(dev->pdev, GCFGC, &tmp); | |
7039 | ||
7040 | cdclk_sel = (tmp >> 12) & 0x1; | |
7041 | ||
7042 | switch (vco) { | |
7043 | case 2666667: | |
7044 | case 4000000: | |
7045 | case 5333333: | |
7046 | return cdclk_sel ? 333333 : 222222; | |
7047 | case 3200000: | |
7048 | return cdclk_sel ? 320000 : 228571; | |
7049 | default: | |
7050 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n", vco, tmp); | |
7051 | return 222222; | |
7052 | } | |
7053 | } | |
7054 | ||
7055 | static int i965gm_get_display_clock_speed(struct drm_device *dev) | |
7056 | { | |
7057 | static const uint8_t div_3200[] = { 16, 10, 8 }; | |
7058 | static const uint8_t div_4000[] = { 20, 12, 10 }; | |
7059 | static const uint8_t div_5333[] = { 24, 16, 14 }; | |
7060 | const uint8_t *div_table; | |
7061 | unsigned int cdclk_sel, vco = intel_hpll_vco(dev); | |
7062 | uint16_t tmp = 0; | |
7063 | ||
7064 | pci_read_config_word(dev->pdev, GCFGC, &tmp); | |
7065 | ||
7066 | cdclk_sel = ((tmp >> 8) & 0x1f) - 1; | |
7067 | ||
7068 | if (cdclk_sel >= ARRAY_SIZE(div_3200)) | |
7069 | goto fail; | |
7070 | ||
7071 | switch (vco) { | |
7072 | case 3200000: | |
7073 | div_table = div_3200; | |
7074 | break; | |
7075 | case 4000000: | |
7076 | div_table = div_4000; | |
7077 | break; | |
7078 | case 5333333: | |
7079 | div_table = div_5333; | |
7080 | break; | |
7081 | default: | |
7082 | goto fail; | |
7083 | } | |
7084 | ||
7085 | return DIV_ROUND_CLOSEST(vco, div_table[cdclk_sel]); | |
7086 | ||
caf4e252 | 7087 | fail: |
34edce2f VS |
7088 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n", vco, tmp); |
7089 | return 200000; | |
7090 | } | |
7091 | ||
7092 | static int g33_get_display_clock_speed(struct drm_device *dev) | |
7093 | { | |
7094 | static const uint8_t div_3200[] = { 12, 10, 8, 7, 5, 16 }; | |
7095 | static const uint8_t div_4000[] = { 14, 12, 10, 8, 6, 20 }; | |
7096 | static const uint8_t div_4800[] = { 20, 14, 12, 10, 8, 24 }; | |
7097 | static const uint8_t div_5333[] = { 20, 16, 12, 12, 8, 28 }; | |
7098 | const uint8_t *div_table; | |
7099 | unsigned int cdclk_sel, vco = intel_hpll_vco(dev); | |
7100 | uint16_t tmp = 0; | |
7101 | ||
7102 | pci_read_config_word(dev->pdev, GCFGC, &tmp); | |
7103 | ||
7104 | cdclk_sel = (tmp >> 4) & 0x7; | |
7105 | ||
7106 | if (cdclk_sel >= ARRAY_SIZE(div_3200)) | |
7107 | goto fail; | |
7108 | ||
7109 | switch (vco) { | |
7110 | case 3200000: | |
7111 | div_table = div_3200; | |
7112 | break; | |
7113 | case 4000000: | |
7114 | div_table = div_4000; | |
7115 | break; | |
7116 | case 4800000: | |
7117 | div_table = div_4800; | |
7118 | break; | |
7119 | case 5333333: | |
7120 | div_table = div_5333; | |
7121 | break; | |
7122 | default: | |
7123 | goto fail; | |
7124 | } | |
7125 | ||
7126 | return DIV_ROUND_CLOSEST(vco, div_table[cdclk_sel]); | |
7127 | ||
caf4e252 | 7128 | fail: |
34edce2f VS |
7129 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n", vco, tmp); |
7130 | return 190476; | |
7131 | } | |
7132 | ||
2c07245f | 7133 | static void |
a65851af | 7134 | intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den) |
2c07245f | 7135 | { |
a65851af VS |
7136 | while (*num > DATA_LINK_M_N_MASK || |
7137 | *den > DATA_LINK_M_N_MASK) { | |
2c07245f ZW |
7138 | *num >>= 1; |
7139 | *den >>= 1; | |
7140 | } | |
7141 | } | |
7142 | ||
a65851af VS |
7143 | static void compute_m_n(unsigned int m, unsigned int n, |
7144 | uint32_t *ret_m, uint32_t *ret_n) | |
7145 | { | |
7146 | *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX); | |
7147 | *ret_m = div_u64((uint64_t) m * *ret_n, n); | |
7148 | intel_reduce_m_n_ratio(ret_m, ret_n); | |
7149 | } | |
7150 | ||
e69d0bc1 DV |
7151 | void |
7152 | intel_link_compute_m_n(int bits_per_pixel, int nlanes, | |
7153 | int pixel_clock, int link_clock, | |
7154 | struct intel_link_m_n *m_n) | |
2c07245f | 7155 | { |
e69d0bc1 | 7156 | m_n->tu = 64; |
a65851af VS |
7157 | |
7158 | compute_m_n(bits_per_pixel * pixel_clock, | |
7159 | link_clock * nlanes * 8, | |
7160 | &m_n->gmch_m, &m_n->gmch_n); | |
7161 | ||
7162 | compute_m_n(pixel_clock, link_clock, | |
7163 | &m_n->link_m, &m_n->link_n); | |
2c07245f ZW |
7164 | } |
7165 | ||
a7615030 CW |
7166 | static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv) |
7167 | { | |
d330a953 JN |
7168 | if (i915.panel_use_ssc >= 0) |
7169 | return i915.panel_use_ssc != 0; | |
41aa3448 | 7170 | return dev_priv->vbt.lvds_use_ssc |
435793df | 7171 | && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE); |
a7615030 CW |
7172 | } |
7173 | ||
a93e255f ACO |
7174 | static int i9xx_get_refclk(const struct intel_crtc_state *crtc_state, |
7175 | int num_connectors) | |
c65d77d8 | 7176 | { |
a93e255f | 7177 | struct drm_device *dev = crtc_state->base.crtc->dev; |
c65d77d8 JB |
7178 | struct drm_i915_private *dev_priv = dev->dev_private; |
7179 | int refclk; | |
7180 | ||
a93e255f ACO |
7181 | WARN_ON(!crtc_state->base.state); |
7182 | ||
5ab7b0b7 | 7183 | if (IS_VALLEYVIEW(dev) || IS_BROXTON(dev)) { |
9a0ea498 | 7184 | refclk = 100000; |
a93e255f | 7185 | } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
c65d77d8 | 7186 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) { |
e91e941b VS |
7187 | refclk = dev_priv->vbt.lvds_ssc_freq; |
7188 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
c65d77d8 JB |
7189 | } else if (!IS_GEN2(dev)) { |
7190 | refclk = 96000; | |
7191 | } else { | |
7192 | refclk = 48000; | |
7193 | } | |
7194 | ||
7195 | return refclk; | |
7196 | } | |
7197 | ||
7429e9d4 | 7198 | static uint32_t pnv_dpll_compute_fp(struct dpll *dpll) |
c65d77d8 | 7199 | { |
7df00d7a | 7200 | return (1 << dpll->n) << 16 | dpll->m2; |
7429e9d4 | 7201 | } |
f47709a9 | 7202 | |
7429e9d4 DV |
7203 | static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll) |
7204 | { | |
7205 | return dpll->n << 16 | dpll->m1 << 8 | dpll->m2; | |
c65d77d8 JB |
7206 | } |
7207 | ||
f47709a9 | 7208 | static void i9xx_update_pll_dividers(struct intel_crtc *crtc, |
190f68c5 | 7209 | struct intel_crtc_state *crtc_state, |
a7516a05 JB |
7210 | intel_clock_t *reduced_clock) |
7211 | { | |
f47709a9 | 7212 | struct drm_device *dev = crtc->base.dev; |
a7516a05 JB |
7213 | u32 fp, fp2 = 0; |
7214 | ||
7215 | if (IS_PINEVIEW(dev)) { | |
190f68c5 | 7216 | fp = pnv_dpll_compute_fp(&crtc_state->dpll); |
a7516a05 | 7217 | if (reduced_clock) |
7429e9d4 | 7218 | fp2 = pnv_dpll_compute_fp(reduced_clock); |
a7516a05 | 7219 | } else { |
190f68c5 | 7220 | fp = i9xx_dpll_compute_fp(&crtc_state->dpll); |
a7516a05 | 7221 | if (reduced_clock) |
7429e9d4 | 7222 | fp2 = i9xx_dpll_compute_fp(reduced_clock); |
a7516a05 JB |
7223 | } |
7224 | ||
190f68c5 | 7225 | crtc_state->dpll_hw_state.fp0 = fp; |
a7516a05 | 7226 | |
f47709a9 | 7227 | crtc->lowfreq_avail = false; |
a93e255f | 7228 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
ab585dea | 7229 | reduced_clock) { |
190f68c5 | 7230 | crtc_state->dpll_hw_state.fp1 = fp2; |
f47709a9 | 7231 | crtc->lowfreq_avail = true; |
a7516a05 | 7232 | } else { |
190f68c5 | 7233 | crtc_state->dpll_hw_state.fp1 = fp; |
a7516a05 JB |
7234 | } |
7235 | } | |
7236 | ||
5e69f97f CML |
7237 | static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe |
7238 | pipe) | |
89b667f8 JB |
7239 | { |
7240 | u32 reg_val; | |
7241 | ||
7242 | /* | |
7243 | * PLLB opamp always calibrates to max value of 0x3f, force enable it | |
7244 | * and set it to a reasonable value instead. | |
7245 | */ | |
ab3c759a | 7246 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 JB |
7247 | reg_val &= 0xffffff00; |
7248 | reg_val |= 0x00000030; | |
ab3c759a | 7249 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 7250 | |
ab3c759a | 7251 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
7252 | reg_val &= 0x8cffffff; |
7253 | reg_val = 0x8c000000; | |
ab3c759a | 7254 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 | 7255 | |
ab3c759a | 7256 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 | 7257 | reg_val &= 0xffffff00; |
ab3c759a | 7258 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 7259 | |
ab3c759a | 7260 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
7261 | reg_val &= 0x00ffffff; |
7262 | reg_val |= 0xb0000000; | |
ab3c759a | 7263 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 JB |
7264 | } |
7265 | ||
b551842d DV |
7266 | static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc, |
7267 | struct intel_link_m_n *m_n) | |
7268 | { | |
7269 | struct drm_device *dev = crtc->base.dev; | |
7270 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7271 | int pipe = crtc->pipe; | |
7272 | ||
e3b95f1e DV |
7273 | I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
7274 | I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n); | |
7275 | I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m); | |
7276 | I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n); | |
b551842d DV |
7277 | } |
7278 | ||
7279 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, | |
f769cd24 VK |
7280 | struct intel_link_m_n *m_n, |
7281 | struct intel_link_m_n *m2_n2) | |
b551842d DV |
7282 | { |
7283 | struct drm_device *dev = crtc->base.dev; | |
7284 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7285 | int pipe = crtc->pipe; | |
6e3c9717 | 7286 | enum transcoder transcoder = crtc->config->cpu_transcoder; |
b551842d DV |
7287 | |
7288 | if (INTEL_INFO(dev)->gen >= 5) { | |
7289 | I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m); | |
7290 | I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n); | |
7291 | I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m); | |
7292 | I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n); | |
f769cd24 VK |
7293 | /* M2_N2 registers to be set only for gen < 8 (M2_N2 available |
7294 | * for gen < 8) and if DRRS is supported (to make sure the | |
7295 | * registers are not unnecessarily accessed). | |
7296 | */ | |
44395bfe | 7297 | if (m2_n2 && (IS_CHERRYVIEW(dev) || INTEL_INFO(dev)->gen < 8) && |
6e3c9717 | 7298 | crtc->config->has_drrs) { |
f769cd24 VK |
7299 | I915_WRITE(PIPE_DATA_M2(transcoder), |
7300 | TU_SIZE(m2_n2->tu) | m2_n2->gmch_m); | |
7301 | I915_WRITE(PIPE_DATA_N2(transcoder), m2_n2->gmch_n); | |
7302 | I915_WRITE(PIPE_LINK_M2(transcoder), m2_n2->link_m); | |
7303 | I915_WRITE(PIPE_LINK_N2(transcoder), m2_n2->link_n); | |
7304 | } | |
b551842d | 7305 | } else { |
e3b95f1e DV |
7306 | I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
7307 | I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n); | |
7308 | I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m); | |
7309 | I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n); | |
b551842d DV |
7310 | } |
7311 | } | |
7312 | ||
fe3cd48d | 7313 | void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n) |
03afc4a2 | 7314 | { |
fe3cd48d R |
7315 | struct intel_link_m_n *dp_m_n, *dp_m2_n2 = NULL; |
7316 | ||
7317 | if (m_n == M1_N1) { | |
7318 | dp_m_n = &crtc->config->dp_m_n; | |
7319 | dp_m2_n2 = &crtc->config->dp_m2_n2; | |
7320 | } else if (m_n == M2_N2) { | |
7321 | ||
7322 | /* | |
7323 | * M2_N2 registers are not supported. Hence m2_n2 divider value | |
7324 | * needs to be programmed into M1_N1. | |
7325 | */ | |
7326 | dp_m_n = &crtc->config->dp_m2_n2; | |
7327 | } else { | |
7328 | DRM_ERROR("Unsupported divider value\n"); | |
7329 | return; | |
7330 | } | |
7331 | ||
6e3c9717 ACO |
7332 | if (crtc->config->has_pch_encoder) |
7333 | intel_pch_transcoder_set_m_n(crtc, &crtc->config->dp_m_n); | |
03afc4a2 | 7334 | else |
fe3cd48d | 7335 | intel_cpu_transcoder_set_m_n(crtc, dp_m_n, dp_m2_n2); |
03afc4a2 DV |
7336 | } |
7337 | ||
251ac862 DV |
7338 | static void vlv_compute_dpll(struct intel_crtc *crtc, |
7339 | struct intel_crtc_state *pipe_config) | |
bdd4b6a6 DV |
7340 | { |
7341 | u32 dpll, dpll_md; | |
7342 | ||
7343 | /* | |
7344 | * Enable DPIO clock input. We should never disable the reference | |
7345 | * clock for pipe B, since VGA hotplug / manual detection depends | |
7346 | * on it. | |
7347 | */ | |
60bfe44f VS |
7348 | dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REF_CLK_ENABLE_VLV | |
7349 | DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_REF_CLK_VLV; | |
bdd4b6a6 DV |
7350 | /* We should never disable this, set it here for state tracking */ |
7351 | if (crtc->pipe == PIPE_B) | |
7352 | dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
7353 | dpll |= DPLL_VCO_ENABLE; | |
d288f65f | 7354 | pipe_config->dpll_hw_state.dpll = dpll; |
bdd4b6a6 | 7355 | |
d288f65f | 7356 | dpll_md = (pipe_config->pixel_multiplier - 1) |
bdd4b6a6 | 7357 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; |
d288f65f | 7358 | pipe_config->dpll_hw_state.dpll_md = dpll_md; |
bdd4b6a6 DV |
7359 | } |
7360 | ||
d288f65f | 7361 | static void vlv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 7362 | const struct intel_crtc_state *pipe_config) |
a0c4da24 | 7363 | { |
f47709a9 | 7364 | struct drm_device *dev = crtc->base.dev; |
a0c4da24 | 7365 | struct drm_i915_private *dev_priv = dev->dev_private; |
f47709a9 | 7366 | int pipe = crtc->pipe; |
bdd4b6a6 | 7367 | u32 mdiv; |
a0c4da24 | 7368 | u32 bestn, bestm1, bestm2, bestp1, bestp2; |
bdd4b6a6 | 7369 | u32 coreclk, reg_val; |
a0c4da24 | 7370 | |
a580516d | 7371 | mutex_lock(&dev_priv->sb_lock); |
09153000 | 7372 | |
d288f65f VS |
7373 | bestn = pipe_config->dpll.n; |
7374 | bestm1 = pipe_config->dpll.m1; | |
7375 | bestm2 = pipe_config->dpll.m2; | |
7376 | bestp1 = pipe_config->dpll.p1; | |
7377 | bestp2 = pipe_config->dpll.p2; | |
a0c4da24 | 7378 | |
89b667f8 JB |
7379 | /* See eDP HDMI DPIO driver vbios notes doc */ |
7380 | ||
7381 | /* PLL B needs special handling */ | |
bdd4b6a6 | 7382 | if (pipe == PIPE_B) |
5e69f97f | 7383 | vlv_pllb_recal_opamp(dev_priv, pipe); |
89b667f8 JB |
7384 | |
7385 | /* Set up Tx target for periodic Rcomp update */ | |
ab3c759a | 7386 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f); |
89b667f8 JB |
7387 | |
7388 | /* Disable target IRef on PLL */ | |
ab3c759a | 7389 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe)); |
89b667f8 | 7390 | reg_val &= 0x00ffffff; |
ab3c759a | 7391 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val); |
89b667f8 JB |
7392 | |
7393 | /* Disable fast lock */ | |
ab3c759a | 7394 | vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610); |
89b667f8 JB |
7395 | |
7396 | /* Set idtafcrecal before PLL is enabled */ | |
a0c4da24 JB |
7397 | mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK)); |
7398 | mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT)); | |
7399 | mdiv |= ((bestn << DPIO_N_SHIFT)); | |
a0c4da24 | 7400 | mdiv |= (1 << DPIO_K_SHIFT); |
7df5080b JB |
7401 | |
7402 | /* | |
7403 | * Post divider depends on pixel clock rate, DAC vs digital (and LVDS, | |
7404 | * but we don't support that). | |
7405 | * Note: don't use the DAC post divider as it seems unstable. | |
7406 | */ | |
7407 | mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT); | |
ab3c759a | 7408 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 7409 | |
a0c4da24 | 7410 | mdiv |= DPIO_ENABLE_CALIBRATION; |
ab3c759a | 7411 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 7412 | |
89b667f8 | 7413 | /* Set HBR and RBR LPF coefficients */ |
d288f65f | 7414 | if (pipe_config->port_clock == 162000 || |
409ee761 ACO |
7415 | intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG) || |
7416 | intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) | |
ab3c759a | 7417 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
885b0120 | 7418 | 0x009f0003); |
89b667f8 | 7419 | else |
ab3c759a | 7420 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
89b667f8 JB |
7421 | 0x00d0000f); |
7422 | ||
681a8504 | 7423 | if (pipe_config->has_dp_encoder) { |
89b667f8 | 7424 | /* Use SSC source */ |
bdd4b6a6 | 7425 | if (pipe == PIPE_A) |
ab3c759a | 7426 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7427 | 0x0df40000); |
7428 | else | |
ab3c759a | 7429 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7430 | 0x0df70000); |
7431 | } else { /* HDMI or VGA */ | |
7432 | /* Use bend source */ | |
bdd4b6a6 | 7433 | if (pipe == PIPE_A) |
ab3c759a | 7434 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7435 | 0x0df70000); |
7436 | else | |
ab3c759a | 7437 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7438 | 0x0df40000); |
7439 | } | |
a0c4da24 | 7440 | |
ab3c759a | 7441 | coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe)); |
89b667f8 | 7442 | coreclk = (coreclk & 0x0000ff00) | 0x01c00000; |
409ee761 ACO |
7443 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) || |
7444 | intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) | |
89b667f8 | 7445 | coreclk |= 0x01000000; |
ab3c759a | 7446 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk); |
a0c4da24 | 7447 | |
ab3c759a | 7448 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000); |
a580516d | 7449 | mutex_unlock(&dev_priv->sb_lock); |
a0c4da24 JB |
7450 | } |
7451 | ||
251ac862 DV |
7452 | static void chv_compute_dpll(struct intel_crtc *crtc, |
7453 | struct intel_crtc_state *pipe_config) | |
1ae0d137 | 7454 | { |
60bfe44f VS |
7455 | pipe_config->dpll_hw_state.dpll = DPLL_SSC_REF_CLK_CHV | |
7456 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS | | |
1ae0d137 VS |
7457 | DPLL_VCO_ENABLE; |
7458 | if (crtc->pipe != PIPE_A) | |
d288f65f | 7459 | pipe_config->dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; |
1ae0d137 | 7460 | |
d288f65f VS |
7461 | pipe_config->dpll_hw_state.dpll_md = |
7462 | (pipe_config->pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
1ae0d137 VS |
7463 | } |
7464 | ||
d288f65f | 7465 | static void chv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 7466 | const struct intel_crtc_state *pipe_config) |
9d556c99 CML |
7467 | { |
7468 | struct drm_device *dev = crtc->base.dev; | |
7469 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7470 | int pipe = crtc->pipe; | |
f0f59a00 | 7471 | i915_reg_t dpll_reg = DPLL(crtc->pipe); |
9d556c99 | 7472 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
9cbe40c1 | 7473 | u32 loopfilter, tribuf_calcntr; |
9d556c99 | 7474 | u32 bestn, bestm1, bestm2, bestp1, bestp2, bestm2_frac; |
a945ce7e | 7475 | u32 dpio_val; |
9cbe40c1 | 7476 | int vco; |
9d556c99 | 7477 | |
d288f65f VS |
7478 | bestn = pipe_config->dpll.n; |
7479 | bestm2_frac = pipe_config->dpll.m2 & 0x3fffff; | |
7480 | bestm1 = pipe_config->dpll.m1; | |
7481 | bestm2 = pipe_config->dpll.m2 >> 22; | |
7482 | bestp1 = pipe_config->dpll.p1; | |
7483 | bestp2 = pipe_config->dpll.p2; | |
9cbe40c1 | 7484 | vco = pipe_config->dpll.vco; |
a945ce7e | 7485 | dpio_val = 0; |
9cbe40c1 | 7486 | loopfilter = 0; |
9d556c99 CML |
7487 | |
7488 | /* | |
7489 | * Enable Refclk and SSC | |
7490 | */ | |
a11b0703 | 7491 | I915_WRITE(dpll_reg, |
d288f65f | 7492 | pipe_config->dpll_hw_state.dpll & ~DPLL_VCO_ENABLE); |
a11b0703 | 7493 | |
a580516d | 7494 | mutex_lock(&dev_priv->sb_lock); |
9d556c99 | 7495 | |
9d556c99 CML |
7496 | /* p1 and p2 divider */ |
7497 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW13(port), | |
7498 | 5 << DPIO_CHV_S1_DIV_SHIFT | | |
7499 | bestp1 << DPIO_CHV_P1_DIV_SHIFT | | |
7500 | bestp2 << DPIO_CHV_P2_DIV_SHIFT | | |
7501 | 1 << DPIO_CHV_K_DIV_SHIFT); | |
7502 | ||
7503 | /* Feedback post-divider - m2 */ | |
7504 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2); | |
7505 | ||
7506 | /* Feedback refclk divider - n and m1 */ | |
7507 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW1(port), | |
7508 | DPIO_CHV_M1_DIV_BY_2 | | |
7509 | 1 << DPIO_CHV_N_DIV_SHIFT); | |
7510 | ||
7511 | /* M2 fraction division */ | |
25a25dfc | 7512 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW2(port), bestm2_frac); |
9d556c99 CML |
7513 | |
7514 | /* M2 fraction division enable */ | |
a945ce7e VP |
7515 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port)); |
7516 | dpio_val &= ~(DPIO_CHV_FEEDFWD_GAIN_MASK | DPIO_CHV_FRAC_DIV_EN); | |
7517 | dpio_val |= (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT); | |
7518 | if (bestm2_frac) | |
7519 | dpio_val |= DPIO_CHV_FRAC_DIV_EN; | |
7520 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW3(port), dpio_val); | |
9d556c99 | 7521 | |
de3a0fde VP |
7522 | /* Program digital lock detect threshold */ |
7523 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW9(port)); | |
7524 | dpio_val &= ~(DPIO_CHV_INT_LOCK_THRESHOLD_MASK | | |
7525 | DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE); | |
7526 | dpio_val |= (0x5 << DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT); | |
7527 | if (!bestm2_frac) | |
7528 | dpio_val |= DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE; | |
7529 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW9(port), dpio_val); | |
7530 | ||
9d556c99 | 7531 | /* Loop filter */ |
9cbe40c1 VP |
7532 | if (vco == 5400000) { |
7533 | loopfilter |= (0x3 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7534 | loopfilter |= (0x8 << DPIO_CHV_INT_COEFF_SHIFT); | |
7535 | loopfilter |= (0x1 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7536 | tribuf_calcntr = 0x9; | |
7537 | } else if (vco <= 6200000) { | |
7538 | loopfilter |= (0x5 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7539 | loopfilter |= (0xB << DPIO_CHV_INT_COEFF_SHIFT); | |
7540 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7541 | tribuf_calcntr = 0x9; | |
7542 | } else if (vco <= 6480000) { | |
7543 | loopfilter |= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7544 | loopfilter |= (0x9 << DPIO_CHV_INT_COEFF_SHIFT); | |
7545 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7546 | tribuf_calcntr = 0x8; | |
7547 | } else { | |
7548 | /* Not supported. Apply the same limits as in the max case */ | |
7549 | loopfilter |= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7550 | loopfilter |= (0x9 << DPIO_CHV_INT_COEFF_SHIFT); | |
7551 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7552 | tribuf_calcntr = 0; | |
7553 | } | |
9d556c99 CML |
7554 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter); |
7555 | ||
968040b2 | 7556 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW8(port)); |
9cbe40c1 VP |
7557 | dpio_val &= ~DPIO_CHV_TDC_TARGET_CNT_MASK; |
7558 | dpio_val |= (tribuf_calcntr << DPIO_CHV_TDC_TARGET_CNT_SHIFT); | |
7559 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW8(port), dpio_val); | |
7560 | ||
9d556c99 CML |
7561 | /* AFC Recal */ |
7562 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), | |
7563 | vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)) | | |
7564 | DPIO_AFC_RECAL); | |
7565 | ||
a580516d | 7566 | mutex_unlock(&dev_priv->sb_lock); |
9d556c99 CML |
7567 | } |
7568 | ||
d288f65f VS |
7569 | /** |
7570 | * vlv_force_pll_on - forcibly enable just the PLL | |
7571 | * @dev_priv: i915 private structure | |
7572 | * @pipe: pipe PLL to enable | |
7573 | * @dpll: PLL configuration | |
7574 | * | |
7575 | * Enable the PLL for @pipe using the supplied @dpll config. To be used | |
7576 | * in cases where we need the PLL enabled even when @pipe is not going to | |
7577 | * be enabled. | |
7578 | */ | |
7579 | void vlv_force_pll_on(struct drm_device *dev, enum pipe pipe, | |
7580 | const struct dpll *dpll) | |
7581 | { | |
7582 | struct intel_crtc *crtc = | |
7583 | to_intel_crtc(intel_get_crtc_for_pipe(dev, pipe)); | |
5cec258b | 7584 | struct intel_crtc_state pipe_config = { |
a93e255f | 7585 | .base.crtc = &crtc->base, |
d288f65f VS |
7586 | .pixel_multiplier = 1, |
7587 | .dpll = *dpll, | |
7588 | }; | |
7589 | ||
7590 | if (IS_CHERRYVIEW(dev)) { | |
251ac862 | 7591 | chv_compute_dpll(crtc, &pipe_config); |
d288f65f VS |
7592 | chv_prepare_pll(crtc, &pipe_config); |
7593 | chv_enable_pll(crtc, &pipe_config); | |
7594 | } else { | |
251ac862 | 7595 | vlv_compute_dpll(crtc, &pipe_config); |
d288f65f VS |
7596 | vlv_prepare_pll(crtc, &pipe_config); |
7597 | vlv_enable_pll(crtc, &pipe_config); | |
7598 | } | |
7599 | } | |
7600 | ||
7601 | /** | |
7602 | * vlv_force_pll_off - forcibly disable just the PLL | |
7603 | * @dev_priv: i915 private structure | |
7604 | * @pipe: pipe PLL to disable | |
7605 | * | |
7606 | * Disable the PLL for @pipe. To be used in cases where we need | |
7607 | * the PLL enabled even when @pipe is not going to be enabled. | |
7608 | */ | |
7609 | void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe) | |
7610 | { | |
7611 | if (IS_CHERRYVIEW(dev)) | |
7612 | chv_disable_pll(to_i915(dev), pipe); | |
7613 | else | |
7614 | vlv_disable_pll(to_i915(dev), pipe); | |
7615 | } | |
7616 | ||
251ac862 DV |
7617 | static void i9xx_compute_dpll(struct intel_crtc *crtc, |
7618 | struct intel_crtc_state *crtc_state, | |
7619 | intel_clock_t *reduced_clock, | |
7620 | int num_connectors) | |
eb1cbe48 | 7621 | { |
f47709a9 | 7622 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 7623 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 DV |
7624 | u32 dpll; |
7625 | bool is_sdvo; | |
190f68c5 | 7626 | struct dpll *clock = &crtc_state->dpll; |
eb1cbe48 | 7627 | |
190f68c5 | 7628 | i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock); |
2a8f64ca | 7629 | |
a93e255f ACO |
7630 | is_sdvo = intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_SDVO) || |
7631 | intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_HDMI); | |
eb1cbe48 DV |
7632 | |
7633 | dpll = DPLL_VGA_MODE_DIS; | |
7634 | ||
a93e255f | 7635 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) |
eb1cbe48 DV |
7636 | dpll |= DPLLB_MODE_LVDS; |
7637 | else | |
7638 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
6cc5f341 | 7639 | |
ef1b460d | 7640 | if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
190f68c5 | 7641 | dpll |= (crtc_state->pixel_multiplier - 1) |
198a037f | 7642 | << SDVO_MULTIPLIER_SHIFT_HIRES; |
eb1cbe48 | 7643 | } |
198a037f DV |
7644 | |
7645 | if (is_sdvo) | |
4a33e48d | 7646 | dpll |= DPLL_SDVO_HIGH_SPEED; |
198a037f | 7647 | |
190f68c5 | 7648 | if (crtc_state->has_dp_encoder) |
4a33e48d | 7649 | dpll |= DPLL_SDVO_HIGH_SPEED; |
eb1cbe48 DV |
7650 | |
7651 | /* compute bitmask from p1 value */ | |
7652 | if (IS_PINEVIEW(dev)) | |
7653 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW; | |
7654 | else { | |
7655 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
7656 | if (IS_G4X(dev) && reduced_clock) | |
7657 | dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; | |
7658 | } | |
7659 | switch (clock->p2) { | |
7660 | case 5: | |
7661 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
7662 | break; | |
7663 | case 7: | |
7664 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
7665 | break; | |
7666 | case 10: | |
7667 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
7668 | break; | |
7669 | case 14: | |
7670 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
7671 | break; | |
7672 | } | |
7673 | if (INTEL_INFO(dev)->gen >= 4) | |
7674 | dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT); | |
7675 | ||
190f68c5 | 7676 | if (crtc_state->sdvo_tv_clock) |
eb1cbe48 | 7677 | dpll |= PLL_REF_INPUT_TVCLKINBC; |
a93e255f | 7678 | else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
eb1cbe48 DV |
7679 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
7680 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
7681 | else | |
7682 | dpll |= PLL_REF_INPUT_DREFCLK; | |
7683 | ||
7684 | dpll |= DPLL_VCO_ENABLE; | |
190f68c5 | 7685 | crtc_state->dpll_hw_state.dpll = dpll; |
8bcc2795 | 7686 | |
eb1cbe48 | 7687 | if (INTEL_INFO(dev)->gen >= 4) { |
190f68c5 | 7688 | u32 dpll_md = (crtc_state->pixel_multiplier - 1) |
ef1b460d | 7689 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; |
190f68c5 | 7690 | crtc_state->dpll_hw_state.dpll_md = dpll_md; |
eb1cbe48 DV |
7691 | } |
7692 | } | |
7693 | ||
251ac862 DV |
7694 | static void i8xx_compute_dpll(struct intel_crtc *crtc, |
7695 | struct intel_crtc_state *crtc_state, | |
7696 | intel_clock_t *reduced_clock, | |
7697 | int num_connectors) | |
eb1cbe48 | 7698 | { |
f47709a9 | 7699 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 7700 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 | 7701 | u32 dpll; |
190f68c5 | 7702 | struct dpll *clock = &crtc_state->dpll; |
eb1cbe48 | 7703 | |
190f68c5 | 7704 | i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock); |
2a8f64ca | 7705 | |
eb1cbe48 DV |
7706 | dpll = DPLL_VGA_MODE_DIS; |
7707 | ||
a93e255f | 7708 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
eb1cbe48 DV |
7709 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
7710 | } else { | |
7711 | if (clock->p1 == 2) | |
7712 | dpll |= PLL_P1_DIVIDE_BY_TWO; | |
7713 | else | |
7714 | dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
7715 | if (clock->p2 == 4) | |
7716 | dpll |= PLL_P2_DIVIDE_BY_4; | |
7717 | } | |
7718 | ||
a93e255f | 7719 | if (!IS_I830(dev) && intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_DVO)) |
4a33e48d DV |
7720 | dpll |= DPLL_DVO_2X_MODE; |
7721 | ||
a93e255f | 7722 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
eb1cbe48 DV |
7723 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
7724 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
7725 | else | |
7726 | dpll |= PLL_REF_INPUT_DREFCLK; | |
7727 | ||
7728 | dpll |= DPLL_VCO_ENABLE; | |
190f68c5 | 7729 | crtc_state->dpll_hw_state.dpll = dpll; |
eb1cbe48 DV |
7730 | } |
7731 | ||
8a654f3b | 7732 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc) |
b0e77b9c PZ |
7733 | { |
7734 | struct drm_device *dev = intel_crtc->base.dev; | |
7735 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7736 | enum pipe pipe = intel_crtc->pipe; | |
6e3c9717 | 7737 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
7c5f93b0 | 7738 | const struct drm_display_mode *adjusted_mode = &intel_crtc->config->base.adjusted_mode; |
1caea6e9 VS |
7739 | uint32_t crtc_vtotal, crtc_vblank_end; |
7740 | int vsyncshift = 0; | |
4d8a62ea DV |
7741 | |
7742 | /* We need to be careful not to changed the adjusted mode, for otherwise | |
7743 | * the hw state checker will get angry at the mismatch. */ | |
7744 | crtc_vtotal = adjusted_mode->crtc_vtotal; | |
7745 | crtc_vblank_end = adjusted_mode->crtc_vblank_end; | |
b0e77b9c | 7746 | |
609aeaca | 7747 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { |
b0e77b9c | 7748 | /* the chip adds 2 halflines automatically */ |
4d8a62ea DV |
7749 | crtc_vtotal -= 1; |
7750 | crtc_vblank_end -= 1; | |
609aeaca | 7751 | |
409ee761 | 7752 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
609aeaca VS |
7753 | vsyncshift = (adjusted_mode->crtc_htotal - 1) / 2; |
7754 | else | |
7755 | vsyncshift = adjusted_mode->crtc_hsync_start - | |
7756 | adjusted_mode->crtc_htotal / 2; | |
1caea6e9 VS |
7757 | if (vsyncshift < 0) |
7758 | vsyncshift += adjusted_mode->crtc_htotal; | |
b0e77b9c PZ |
7759 | } |
7760 | ||
7761 | if (INTEL_INFO(dev)->gen > 3) | |
fe2b8f9d | 7762 | I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift); |
b0e77b9c | 7763 | |
fe2b8f9d | 7764 | I915_WRITE(HTOTAL(cpu_transcoder), |
b0e77b9c PZ |
7765 | (adjusted_mode->crtc_hdisplay - 1) | |
7766 | ((adjusted_mode->crtc_htotal - 1) << 16)); | |
fe2b8f9d | 7767 | I915_WRITE(HBLANK(cpu_transcoder), |
b0e77b9c PZ |
7768 | (adjusted_mode->crtc_hblank_start - 1) | |
7769 | ((adjusted_mode->crtc_hblank_end - 1) << 16)); | |
fe2b8f9d | 7770 | I915_WRITE(HSYNC(cpu_transcoder), |
b0e77b9c PZ |
7771 | (adjusted_mode->crtc_hsync_start - 1) | |
7772 | ((adjusted_mode->crtc_hsync_end - 1) << 16)); | |
7773 | ||
fe2b8f9d | 7774 | I915_WRITE(VTOTAL(cpu_transcoder), |
b0e77b9c | 7775 | (adjusted_mode->crtc_vdisplay - 1) | |
4d8a62ea | 7776 | ((crtc_vtotal - 1) << 16)); |
fe2b8f9d | 7777 | I915_WRITE(VBLANK(cpu_transcoder), |
b0e77b9c | 7778 | (adjusted_mode->crtc_vblank_start - 1) | |
4d8a62ea | 7779 | ((crtc_vblank_end - 1) << 16)); |
fe2b8f9d | 7780 | I915_WRITE(VSYNC(cpu_transcoder), |
b0e77b9c PZ |
7781 | (adjusted_mode->crtc_vsync_start - 1) | |
7782 | ((adjusted_mode->crtc_vsync_end - 1) << 16)); | |
7783 | ||
b5e508d4 PZ |
7784 | /* Workaround: when the EDP input selection is B, the VTOTAL_B must be |
7785 | * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is | |
7786 | * documented on the DDI_FUNC_CTL register description, EDP Input Select | |
7787 | * bits. */ | |
7788 | if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP && | |
7789 | (pipe == PIPE_B || pipe == PIPE_C)) | |
7790 | I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder))); | |
7791 | ||
b0e77b9c PZ |
7792 | /* pipesrc controls the size that is scaled from, which should |
7793 | * always be the user's requested size. | |
7794 | */ | |
7795 | I915_WRITE(PIPESRC(pipe), | |
6e3c9717 ACO |
7796 | ((intel_crtc->config->pipe_src_w - 1) << 16) | |
7797 | (intel_crtc->config->pipe_src_h - 1)); | |
b0e77b9c PZ |
7798 | } |
7799 | ||
1bd1bd80 | 7800 | static void intel_get_pipe_timings(struct intel_crtc *crtc, |
5cec258b | 7801 | struct intel_crtc_state *pipe_config) |
1bd1bd80 DV |
7802 | { |
7803 | struct drm_device *dev = crtc->base.dev; | |
7804 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7805 | enum transcoder cpu_transcoder = pipe_config->cpu_transcoder; | |
7806 | uint32_t tmp; | |
7807 | ||
7808 | tmp = I915_READ(HTOTAL(cpu_transcoder)); | |
2d112de7 ACO |
7809 | pipe_config->base.adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1; |
7810 | pipe_config->base.adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7811 | tmp = I915_READ(HBLANK(cpu_transcoder)); |
2d112de7 ACO |
7812 | pipe_config->base.adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1; |
7813 | pipe_config->base.adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7814 | tmp = I915_READ(HSYNC(cpu_transcoder)); |
2d112de7 ACO |
7815 | pipe_config->base.adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1; |
7816 | pipe_config->base.adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 DV |
7817 | |
7818 | tmp = I915_READ(VTOTAL(cpu_transcoder)); | |
2d112de7 ACO |
7819 | pipe_config->base.adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1; |
7820 | pipe_config->base.adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7821 | tmp = I915_READ(VBLANK(cpu_transcoder)); |
2d112de7 ACO |
7822 | pipe_config->base.adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1; |
7823 | pipe_config->base.adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7824 | tmp = I915_READ(VSYNC(cpu_transcoder)); |
2d112de7 ACO |
7825 | pipe_config->base.adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1; |
7826 | pipe_config->base.adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 DV |
7827 | |
7828 | if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) { | |
2d112de7 ACO |
7829 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE; |
7830 | pipe_config->base.adjusted_mode.crtc_vtotal += 1; | |
7831 | pipe_config->base.adjusted_mode.crtc_vblank_end += 1; | |
1bd1bd80 DV |
7832 | } |
7833 | ||
7834 | tmp = I915_READ(PIPESRC(crtc->pipe)); | |
37327abd VS |
7835 | pipe_config->pipe_src_h = (tmp & 0xffff) + 1; |
7836 | pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1; | |
7837 | ||
2d112de7 ACO |
7838 | pipe_config->base.mode.vdisplay = pipe_config->pipe_src_h; |
7839 | pipe_config->base.mode.hdisplay = pipe_config->pipe_src_w; | |
1bd1bd80 DV |
7840 | } |
7841 | ||
f6a83288 | 7842 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5cec258b | 7843 | struct intel_crtc_state *pipe_config) |
babea61d | 7844 | { |
2d112de7 ACO |
7845 | mode->hdisplay = pipe_config->base.adjusted_mode.crtc_hdisplay; |
7846 | mode->htotal = pipe_config->base.adjusted_mode.crtc_htotal; | |
7847 | mode->hsync_start = pipe_config->base.adjusted_mode.crtc_hsync_start; | |
7848 | mode->hsync_end = pipe_config->base.adjusted_mode.crtc_hsync_end; | |
babea61d | 7849 | |
2d112de7 ACO |
7850 | mode->vdisplay = pipe_config->base.adjusted_mode.crtc_vdisplay; |
7851 | mode->vtotal = pipe_config->base.adjusted_mode.crtc_vtotal; | |
7852 | mode->vsync_start = pipe_config->base.adjusted_mode.crtc_vsync_start; | |
7853 | mode->vsync_end = pipe_config->base.adjusted_mode.crtc_vsync_end; | |
babea61d | 7854 | |
2d112de7 | 7855 | mode->flags = pipe_config->base.adjusted_mode.flags; |
cd13f5ab | 7856 | mode->type = DRM_MODE_TYPE_DRIVER; |
babea61d | 7857 | |
2d112de7 ACO |
7858 | mode->clock = pipe_config->base.adjusted_mode.crtc_clock; |
7859 | mode->flags |= pipe_config->base.adjusted_mode.flags; | |
cd13f5ab ML |
7860 | |
7861 | mode->hsync = drm_mode_hsync(mode); | |
7862 | mode->vrefresh = drm_mode_vrefresh(mode); | |
7863 | drm_mode_set_name(mode); | |
babea61d JB |
7864 | } |
7865 | ||
84b046f3 DV |
7866 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc) |
7867 | { | |
7868 | struct drm_device *dev = intel_crtc->base.dev; | |
7869 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7870 | uint32_t pipeconf; | |
7871 | ||
9f11a9e4 | 7872 | pipeconf = 0; |
84b046f3 | 7873 | |
b6b5d049 VS |
7874 | if ((intel_crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || |
7875 | (intel_crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
7876 | pipeconf |= I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE; | |
67c72a12 | 7877 | |
6e3c9717 | 7878 | if (intel_crtc->config->double_wide) |
cf532bb2 | 7879 | pipeconf |= PIPECONF_DOUBLE_WIDE; |
84b046f3 | 7880 | |
ff9ce46e DV |
7881 | /* only g4x and later have fancy bpc/dither controls */ |
7882 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) { | |
ff9ce46e | 7883 | /* Bspec claims that we can't use dithering for 30bpp pipes. */ |
6e3c9717 | 7884 | if (intel_crtc->config->dither && intel_crtc->config->pipe_bpp != 30) |
ff9ce46e | 7885 | pipeconf |= PIPECONF_DITHER_EN | |
84b046f3 | 7886 | PIPECONF_DITHER_TYPE_SP; |
84b046f3 | 7887 | |
6e3c9717 | 7888 | switch (intel_crtc->config->pipe_bpp) { |
ff9ce46e DV |
7889 | case 18: |
7890 | pipeconf |= PIPECONF_6BPC; | |
7891 | break; | |
7892 | case 24: | |
7893 | pipeconf |= PIPECONF_8BPC; | |
7894 | break; | |
7895 | case 30: | |
7896 | pipeconf |= PIPECONF_10BPC; | |
7897 | break; | |
7898 | default: | |
7899 | /* Case prevented by intel_choose_pipe_bpp_dither. */ | |
7900 | BUG(); | |
84b046f3 DV |
7901 | } |
7902 | } | |
7903 | ||
7904 | if (HAS_PIPE_CXSR(dev)) { | |
7905 | if (intel_crtc->lowfreq_avail) { | |
7906 | DRM_DEBUG_KMS("enabling CxSR downclocking\n"); | |
7907 | pipeconf |= PIPECONF_CXSR_DOWNCLOCK; | |
7908 | } else { | |
7909 | DRM_DEBUG_KMS("disabling CxSR downclocking\n"); | |
84b046f3 DV |
7910 | } |
7911 | } | |
7912 | ||
6e3c9717 | 7913 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) { |
efc2cfff | 7914 | if (INTEL_INFO(dev)->gen < 4 || |
409ee761 | 7915 | intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
efc2cfff VS |
7916 | pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION; |
7917 | else | |
7918 | pipeconf |= PIPECONF_INTERLACE_W_SYNC_SHIFT; | |
7919 | } else | |
84b046f3 DV |
7920 | pipeconf |= PIPECONF_PROGRESSIVE; |
7921 | ||
6e3c9717 | 7922 | if (IS_VALLEYVIEW(dev) && intel_crtc->config->limited_color_range) |
9f11a9e4 | 7923 | pipeconf |= PIPECONF_COLOR_RANGE_SELECT; |
9c8e09b7 | 7924 | |
84b046f3 DV |
7925 | I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf); |
7926 | POSTING_READ(PIPECONF(intel_crtc->pipe)); | |
7927 | } | |
7928 | ||
190f68c5 ACO |
7929 | static int i9xx_crtc_compute_clock(struct intel_crtc *crtc, |
7930 | struct intel_crtc_state *crtc_state) | |
79e53945 | 7931 | { |
c7653199 | 7932 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 7933 | struct drm_i915_private *dev_priv = dev->dev_private; |
c751ce4f | 7934 | int refclk, num_connectors = 0; |
c329a4ec DV |
7935 | intel_clock_t clock; |
7936 | bool ok; | |
d4906093 | 7937 | const intel_limit_t *limit; |
55bb9992 | 7938 | struct drm_atomic_state *state = crtc_state->base.state; |
da3ced29 | 7939 | struct drm_connector *connector; |
55bb9992 ACO |
7940 | struct drm_connector_state *connector_state; |
7941 | int i; | |
79e53945 | 7942 | |
dd3cd74a ACO |
7943 | memset(&crtc_state->dpll_hw_state, 0, |
7944 | sizeof(crtc_state->dpll_hw_state)); | |
7945 | ||
a65347ba JN |
7946 | if (crtc_state->has_dsi_encoder) |
7947 | return 0; | |
43565a06 | 7948 | |
a65347ba JN |
7949 | for_each_connector_in_state(state, connector, connector_state, i) { |
7950 | if (connector_state->crtc == &crtc->base) | |
7951 | num_connectors++; | |
79e53945 JB |
7952 | } |
7953 | ||
190f68c5 | 7954 | if (!crtc_state->clock_set) { |
a93e255f | 7955 | refclk = i9xx_get_refclk(crtc_state, num_connectors); |
79e53945 | 7956 | |
e9fd1c02 JN |
7957 | /* |
7958 | * Returns a set of divisors for the desired target clock with | |
7959 | * the given refclk, or FALSE. The returned values represent | |
7960 | * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + | |
7961 | * 2) / p1 / p2. | |
7962 | */ | |
a93e255f ACO |
7963 | limit = intel_limit(crtc_state, refclk); |
7964 | ok = dev_priv->display.find_dpll(limit, crtc_state, | |
190f68c5 | 7965 | crtc_state->port_clock, |
e9fd1c02 | 7966 | refclk, NULL, &clock); |
f2335330 | 7967 | if (!ok) { |
e9fd1c02 JN |
7968 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
7969 | return -EINVAL; | |
7970 | } | |
79e53945 | 7971 | |
f2335330 | 7972 | /* Compat-code for transition, will disappear. */ |
190f68c5 ACO |
7973 | crtc_state->dpll.n = clock.n; |
7974 | crtc_state->dpll.m1 = clock.m1; | |
7975 | crtc_state->dpll.m2 = clock.m2; | |
7976 | crtc_state->dpll.p1 = clock.p1; | |
7977 | crtc_state->dpll.p2 = clock.p2; | |
f47709a9 | 7978 | } |
7026d4ac | 7979 | |
e9fd1c02 | 7980 | if (IS_GEN2(dev)) { |
c329a4ec | 7981 | i8xx_compute_dpll(crtc, crtc_state, NULL, |
251ac862 | 7982 | num_connectors); |
9d556c99 | 7983 | } else if (IS_CHERRYVIEW(dev)) { |
251ac862 | 7984 | chv_compute_dpll(crtc, crtc_state); |
e9fd1c02 | 7985 | } else if (IS_VALLEYVIEW(dev)) { |
251ac862 | 7986 | vlv_compute_dpll(crtc, crtc_state); |
e9fd1c02 | 7987 | } else { |
c329a4ec | 7988 | i9xx_compute_dpll(crtc, crtc_state, NULL, |
251ac862 | 7989 | num_connectors); |
e9fd1c02 | 7990 | } |
79e53945 | 7991 | |
c8f7a0db | 7992 | return 0; |
f564048e EA |
7993 | } |
7994 | ||
2fa2fe9a | 7995 | static void i9xx_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 7996 | struct intel_crtc_state *pipe_config) |
2fa2fe9a DV |
7997 | { |
7998 | struct drm_device *dev = crtc->base.dev; | |
7999 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8000 | uint32_t tmp; | |
8001 | ||
dc9e7dec VS |
8002 | if (INTEL_INFO(dev)->gen <= 3 && (IS_I830(dev) || !IS_MOBILE(dev))) |
8003 | return; | |
8004 | ||
2fa2fe9a | 8005 | tmp = I915_READ(PFIT_CONTROL); |
06922821 DV |
8006 | if (!(tmp & PFIT_ENABLE)) |
8007 | return; | |
2fa2fe9a | 8008 | |
06922821 | 8009 | /* Check whether the pfit is attached to our pipe. */ |
2fa2fe9a DV |
8010 | if (INTEL_INFO(dev)->gen < 4) { |
8011 | if (crtc->pipe != PIPE_B) | |
8012 | return; | |
2fa2fe9a DV |
8013 | } else { |
8014 | if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT)) | |
8015 | return; | |
8016 | } | |
8017 | ||
06922821 | 8018 | pipe_config->gmch_pfit.control = tmp; |
2fa2fe9a DV |
8019 | pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS); |
8020 | if (INTEL_INFO(dev)->gen < 5) | |
8021 | pipe_config->gmch_pfit.lvds_border_bits = | |
8022 | I915_READ(LVDS) & LVDS_BORDER_ENABLE; | |
8023 | } | |
8024 | ||
acbec814 | 8025 | static void vlv_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 8026 | struct intel_crtc_state *pipe_config) |
acbec814 JB |
8027 | { |
8028 | struct drm_device *dev = crtc->base.dev; | |
8029 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8030 | int pipe = pipe_config->cpu_transcoder; | |
8031 | intel_clock_t clock; | |
8032 | u32 mdiv; | |
662c6ecb | 8033 | int refclk = 100000; |
acbec814 | 8034 | |
f573de5a SK |
8035 | /* In case of MIPI DPLL will not even be used */ |
8036 | if (!(pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE)) | |
8037 | return; | |
8038 | ||
a580516d | 8039 | mutex_lock(&dev_priv->sb_lock); |
ab3c759a | 8040 | mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe)); |
a580516d | 8041 | mutex_unlock(&dev_priv->sb_lock); |
acbec814 JB |
8042 | |
8043 | clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7; | |
8044 | clock.m2 = mdiv & DPIO_M2DIV_MASK; | |
8045 | clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf; | |
8046 | clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7; | |
8047 | clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f; | |
8048 | ||
dccbea3b | 8049 | pipe_config->port_clock = vlv_calc_dpll_params(refclk, &clock); |
acbec814 JB |
8050 | } |
8051 | ||
5724dbd1 DL |
8052 | static void |
8053 | i9xx_get_initial_plane_config(struct intel_crtc *crtc, | |
8054 | struct intel_initial_plane_config *plane_config) | |
1ad292b5 JB |
8055 | { |
8056 | struct drm_device *dev = crtc->base.dev; | |
8057 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8058 | u32 val, base, offset; | |
8059 | int pipe = crtc->pipe, plane = crtc->plane; | |
8060 | int fourcc, pixel_format; | |
6761dd31 | 8061 | unsigned int aligned_height; |
b113d5ee | 8062 | struct drm_framebuffer *fb; |
1b842c89 | 8063 | struct intel_framebuffer *intel_fb; |
1ad292b5 | 8064 | |
42a7b088 DL |
8065 | val = I915_READ(DSPCNTR(plane)); |
8066 | if (!(val & DISPLAY_PLANE_ENABLE)) | |
8067 | return; | |
8068 | ||
d9806c9f | 8069 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 8070 | if (!intel_fb) { |
1ad292b5 JB |
8071 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
8072 | return; | |
8073 | } | |
8074 | ||
1b842c89 DL |
8075 | fb = &intel_fb->base; |
8076 | ||
18c5247e DV |
8077 | if (INTEL_INFO(dev)->gen >= 4) { |
8078 | if (val & DISPPLANE_TILED) { | |
49af449b | 8079 | plane_config->tiling = I915_TILING_X; |
18c5247e DV |
8080 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; |
8081 | } | |
8082 | } | |
1ad292b5 JB |
8083 | |
8084 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
b35d63fa | 8085 | fourcc = i9xx_format_to_fourcc(pixel_format); |
b113d5ee DL |
8086 | fb->pixel_format = fourcc; |
8087 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
1ad292b5 JB |
8088 | |
8089 | if (INTEL_INFO(dev)->gen >= 4) { | |
49af449b | 8090 | if (plane_config->tiling) |
1ad292b5 JB |
8091 | offset = I915_READ(DSPTILEOFF(plane)); |
8092 | else | |
8093 | offset = I915_READ(DSPLINOFF(plane)); | |
8094 | base = I915_READ(DSPSURF(plane)) & 0xfffff000; | |
8095 | } else { | |
8096 | base = I915_READ(DSPADDR(plane)); | |
8097 | } | |
8098 | plane_config->base = base; | |
8099 | ||
8100 | val = I915_READ(PIPESRC(pipe)); | |
b113d5ee DL |
8101 | fb->width = ((val >> 16) & 0xfff) + 1; |
8102 | fb->height = ((val >> 0) & 0xfff) + 1; | |
1ad292b5 JB |
8103 | |
8104 | val = I915_READ(DSPSTRIDE(pipe)); | |
b113d5ee | 8105 | fb->pitches[0] = val & 0xffffffc0; |
1ad292b5 | 8106 | |
b113d5ee | 8107 | aligned_height = intel_fb_align_height(dev, fb->height, |
091df6cb DV |
8108 | fb->pixel_format, |
8109 | fb->modifier[0]); | |
1ad292b5 | 8110 | |
f37b5c2b | 8111 | plane_config->size = fb->pitches[0] * aligned_height; |
1ad292b5 | 8112 | |
2844a921 DL |
8113 | DRM_DEBUG_KMS("pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", |
8114 | pipe_name(pipe), plane, fb->width, fb->height, | |
8115 | fb->bits_per_pixel, base, fb->pitches[0], | |
8116 | plane_config->size); | |
1ad292b5 | 8117 | |
2d14030b | 8118 | plane_config->fb = intel_fb; |
1ad292b5 JB |
8119 | } |
8120 | ||
70b23a98 | 8121 | static void chv_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 8122 | struct intel_crtc_state *pipe_config) |
70b23a98 VS |
8123 | { |
8124 | struct drm_device *dev = crtc->base.dev; | |
8125 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8126 | int pipe = pipe_config->cpu_transcoder; | |
8127 | enum dpio_channel port = vlv_pipe_to_channel(pipe); | |
8128 | intel_clock_t clock; | |
0d7b6b11 | 8129 | u32 cmn_dw13, pll_dw0, pll_dw1, pll_dw2, pll_dw3; |
70b23a98 VS |
8130 | int refclk = 100000; |
8131 | ||
a580516d | 8132 | mutex_lock(&dev_priv->sb_lock); |
70b23a98 VS |
8133 | cmn_dw13 = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW13(port)); |
8134 | pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port)); | |
8135 | pll_dw1 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW1(port)); | |
8136 | pll_dw2 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW2(port)); | |
0d7b6b11 | 8137 | pll_dw3 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port)); |
a580516d | 8138 | mutex_unlock(&dev_priv->sb_lock); |
70b23a98 VS |
8139 | |
8140 | clock.m1 = (pll_dw1 & 0x7) == DPIO_CHV_M1_DIV_BY_2 ? 2 : 0; | |
0d7b6b11 ID |
8141 | clock.m2 = (pll_dw0 & 0xff) << 22; |
8142 | if (pll_dw3 & DPIO_CHV_FRAC_DIV_EN) | |
8143 | clock.m2 |= pll_dw2 & 0x3fffff; | |
70b23a98 VS |
8144 | clock.n = (pll_dw1 >> DPIO_CHV_N_DIV_SHIFT) & 0xf; |
8145 | clock.p1 = (cmn_dw13 >> DPIO_CHV_P1_DIV_SHIFT) & 0x7; | |
8146 | clock.p2 = (cmn_dw13 >> DPIO_CHV_P2_DIV_SHIFT) & 0x1f; | |
8147 | ||
dccbea3b | 8148 | pipe_config->port_clock = chv_calc_dpll_params(refclk, &clock); |
70b23a98 VS |
8149 | } |
8150 | ||
0e8ffe1b | 8151 | static bool i9xx_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 8152 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
8153 | { |
8154 | struct drm_device *dev = crtc->base.dev; | |
8155 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8156 | uint32_t tmp; | |
8157 | ||
f458ebbc DV |
8158 | if (!intel_display_power_is_enabled(dev_priv, |
8159 | POWER_DOMAIN_PIPE(crtc->pipe))) | |
b5482bd0 ID |
8160 | return false; |
8161 | ||
e143a21c | 8162 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 | 8163 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
eccb140b | 8164 | |
0e8ffe1b DV |
8165 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
8166 | if (!(tmp & PIPECONF_ENABLE)) | |
8167 | return false; | |
8168 | ||
42571aef VS |
8169 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) { |
8170 | switch (tmp & PIPECONF_BPC_MASK) { | |
8171 | case PIPECONF_6BPC: | |
8172 | pipe_config->pipe_bpp = 18; | |
8173 | break; | |
8174 | case PIPECONF_8BPC: | |
8175 | pipe_config->pipe_bpp = 24; | |
8176 | break; | |
8177 | case PIPECONF_10BPC: | |
8178 | pipe_config->pipe_bpp = 30; | |
8179 | break; | |
8180 | default: | |
8181 | break; | |
8182 | } | |
8183 | } | |
8184 | ||
b5a9fa09 DV |
8185 | if (IS_VALLEYVIEW(dev) && (tmp & PIPECONF_COLOR_RANGE_SELECT)) |
8186 | pipe_config->limited_color_range = true; | |
8187 | ||
282740f7 VS |
8188 | if (INTEL_INFO(dev)->gen < 4) |
8189 | pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE; | |
8190 | ||
1bd1bd80 DV |
8191 | intel_get_pipe_timings(crtc, pipe_config); |
8192 | ||
2fa2fe9a DV |
8193 | i9xx_get_pfit_config(crtc, pipe_config); |
8194 | ||
6c49f241 DV |
8195 | if (INTEL_INFO(dev)->gen >= 4) { |
8196 | tmp = I915_READ(DPLL_MD(crtc->pipe)); | |
8197 | pipe_config->pixel_multiplier = | |
8198 | ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK) | |
8199 | >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1; | |
8bcc2795 | 8200 | pipe_config->dpll_hw_state.dpll_md = tmp; |
6c49f241 DV |
8201 | } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
8202 | tmp = I915_READ(DPLL(crtc->pipe)); | |
8203 | pipe_config->pixel_multiplier = | |
8204 | ((tmp & SDVO_MULTIPLIER_MASK) | |
8205 | >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1; | |
8206 | } else { | |
8207 | /* Note that on i915G/GM the pixel multiplier is in the sdvo | |
8208 | * port and will be fixed up in the encoder->get_config | |
8209 | * function. */ | |
8210 | pipe_config->pixel_multiplier = 1; | |
8211 | } | |
8bcc2795 DV |
8212 | pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe)); |
8213 | if (!IS_VALLEYVIEW(dev)) { | |
1c4e0274 VS |
8214 | /* |
8215 | * DPLL_DVO_2X_MODE must be enabled for both DPLLs | |
8216 | * on 830. Filter it out here so that we don't | |
8217 | * report errors due to that. | |
8218 | */ | |
8219 | if (IS_I830(dev)) | |
8220 | pipe_config->dpll_hw_state.dpll &= ~DPLL_DVO_2X_MODE; | |
8221 | ||
8bcc2795 DV |
8222 | pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe)); |
8223 | pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe)); | |
165e901c VS |
8224 | } else { |
8225 | /* Mask out read-only status bits. */ | |
8226 | pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV | | |
8227 | DPLL_PORTC_READY_MASK | | |
8228 | DPLL_PORTB_READY_MASK); | |
8bcc2795 | 8229 | } |
6c49f241 | 8230 | |
70b23a98 VS |
8231 | if (IS_CHERRYVIEW(dev)) |
8232 | chv_crtc_clock_get(crtc, pipe_config); | |
8233 | else if (IS_VALLEYVIEW(dev)) | |
acbec814 JB |
8234 | vlv_crtc_clock_get(crtc, pipe_config); |
8235 | else | |
8236 | i9xx_crtc_clock_get(crtc, pipe_config); | |
18442d08 | 8237 | |
0f64614d VS |
8238 | /* |
8239 | * Normally the dotclock is filled in by the encoder .get_config() | |
8240 | * but in case the pipe is enabled w/o any ports we need a sane | |
8241 | * default. | |
8242 | */ | |
8243 | pipe_config->base.adjusted_mode.crtc_clock = | |
8244 | pipe_config->port_clock / pipe_config->pixel_multiplier; | |
8245 | ||
0e8ffe1b DV |
8246 | return true; |
8247 | } | |
8248 | ||
dde86e2d | 8249 | static void ironlake_init_pch_refclk(struct drm_device *dev) |
13d83a67 JB |
8250 | { |
8251 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13d83a67 | 8252 | struct intel_encoder *encoder; |
74cfd7ac | 8253 | u32 val, final; |
13d83a67 | 8254 | bool has_lvds = false; |
199e5d79 | 8255 | bool has_cpu_edp = false; |
199e5d79 | 8256 | bool has_panel = false; |
99eb6a01 KP |
8257 | bool has_ck505 = false; |
8258 | bool can_ssc = false; | |
13d83a67 JB |
8259 | |
8260 | /* We need to take the global config into account */ | |
b2784e15 | 8261 | for_each_intel_encoder(dev, encoder) { |
199e5d79 KP |
8262 | switch (encoder->type) { |
8263 | case INTEL_OUTPUT_LVDS: | |
8264 | has_panel = true; | |
8265 | has_lvds = true; | |
8266 | break; | |
8267 | case INTEL_OUTPUT_EDP: | |
8268 | has_panel = true; | |
2de6905f | 8269 | if (enc_to_dig_port(&encoder->base)->port == PORT_A) |
199e5d79 KP |
8270 | has_cpu_edp = true; |
8271 | break; | |
6847d71b PZ |
8272 | default: |
8273 | break; | |
13d83a67 JB |
8274 | } |
8275 | } | |
8276 | ||
99eb6a01 | 8277 | if (HAS_PCH_IBX(dev)) { |
41aa3448 | 8278 | has_ck505 = dev_priv->vbt.display_clock_mode; |
99eb6a01 KP |
8279 | can_ssc = has_ck505; |
8280 | } else { | |
8281 | has_ck505 = false; | |
8282 | can_ssc = true; | |
8283 | } | |
8284 | ||
2de6905f ID |
8285 | DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n", |
8286 | has_panel, has_lvds, has_ck505); | |
13d83a67 JB |
8287 | |
8288 | /* Ironlake: try to setup display ref clock before DPLL | |
8289 | * enabling. This is only under driver's control after | |
8290 | * PCH B stepping, previous chipset stepping should be | |
8291 | * ignoring this setting. | |
8292 | */ | |
74cfd7ac CW |
8293 | val = I915_READ(PCH_DREF_CONTROL); |
8294 | ||
8295 | /* As we must carefully and slowly disable/enable each source in turn, | |
8296 | * compute the final state we want first and check if we need to | |
8297 | * make any changes at all. | |
8298 | */ | |
8299 | final = val; | |
8300 | final &= ~DREF_NONSPREAD_SOURCE_MASK; | |
8301 | if (has_ck505) | |
8302 | final |= DREF_NONSPREAD_CK505_ENABLE; | |
8303 | else | |
8304 | final |= DREF_NONSPREAD_SOURCE_ENABLE; | |
8305 | ||
8306 | final &= ~DREF_SSC_SOURCE_MASK; | |
8307 | final &= ~DREF_CPU_SOURCE_OUTPUT_MASK; | |
8308 | final &= ~DREF_SSC1_ENABLE; | |
8309 | ||
8310 | if (has_panel) { | |
8311 | final |= DREF_SSC_SOURCE_ENABLE; | |
8312 | ||
8313 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
8314 | final |= DREF_SSC1_ENABLE; | |
8315 | ||
8316 | if (has_cpu_edp) { | |
8317 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
8318 | final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; | |
8319 | else | |
8320 | final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; | |
8321 | } else | |
8322 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
8323 | } else { | |
8324 | final |= DREF_SSC_SOURCE_DISABLE; | |
8325 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
8326 | } | |
8327 | ||
8328 | if (final == val) | |
8329 | return; | |
8330 | ||
13d83a67 | 8331 | /* Always enable nonspread source */ |
74cfd7ac | 8332 | val &= ~DREF_NONSPREAD_SOURCE_MASK; |
13d83a67 | 8333 | |
99eb6a01 | 8334 | if (has_ck505) |
74cfd7ac | 8335 | val |= DREF_NONSPREAD_CK505_ENABLE; |
99eb6a01 | 8336 | else |
74cfd7ac | 8337 | val |= DREF_NONSPREAD_SOURCE_ENABLE; |
13d83a67 | 8338 | |
199e5d79 | 8339 | if (has_panel) { |
74cfd7ac CW |
8340 | val &= ~DREF_SSC_SOURCE_MASK; |
8341 | val |= DREF_SSC_SOURCE_ENABLE; | |
13d83a67 | 8342 | |
199e5d79 | 8343 | /* SSC must be turned on before enabling the CPU output */ |
99eb6a01 | 8344 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 8345 | DRM_DEBUG_KMS("Using SSC on panel\n"); |
74cfd7ac | 8346 | val |= DREF_SSC1_ENABLE; |
e77166b5 | 8347 | } else |
74cfd7ac | 8348 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 KP |
8349 | |
8350 | /* Get SSC going before enabling the outputs */ | |
74cfd7ac | 8351 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
8352 | POSTING_READ(PCH_DREF_CONTROL); |
8353 | udelay(200); | |
8354 | ||
74cfd7ac | 8355 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
13d83a67 JB |
8356 | |
8357 | /* Enable CPU source on CPU attached eDP */ | |
199e5d79 | 8358 | if (has_cpu_edp) { |
99eb6a01 | 8359 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 8360 | DRM_DEBUG_KMS("Using SSC on eDP\n"); |
74cfd7ac | 8361 | val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; |
eba905b2 | 8362 | } else |
74cfd7ac | 8363 | val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; |
199e5d79 | 8364 | } else |
74cfd7ac | 8365 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 8366 | |
74cfd7ac | 8367 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
8368 | POSTING_READ(PCH_DREF_CONTROL); |
8369 | udelay(200); | |
8370 | } else { | |
8371 | DRM_DEBUG_KMS("Disabling SSC entirely\n"); | |
8372 | ||
74cfd7ac | 8373 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
199e5d79 KP |
8374 | |
8375 | /* Turn off CPU output */ | |
74cfd7ac | 8376 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 8377 | |
74cfd7ac | 8378 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
8379 | POSTING_READ(PCH_DREF_CONTROL); |
8380 | udelay(200); | |
8381 | ||
8382 | /* Turn off the SSC source */ | |
74cfd7ac CW |
8383 | val &= ~DREF_SSC_SOURCE_MASK; |
8384 | val |= DREF_SSC_SOURCE_DISABLE; | |
199e5d79 KP |
8385 | |
8386 | /* Turn off SSC1 */ | |
74cfd7ac | 8387 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 | 8388 | |
74cfd7ac | 8389 | I915_WRITE(PCH_DREF_CONTROL, val); |
13d83a67 JB |
8390 | POSTING_READ(PCH_DREF_CONTROL); |
8391 | udelay(200); | |
8392 | } | |
74cfd7ac CW |
8393 | |
8394 | BUG_ON(val != final); | |
13d83a67 JB |
8395 | } |
8396 | ||
f31f2d55 | 8397 | static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv) |
dde86e2d | 8398 | { |
f31f2d55 | 8399 | uint32_t tmp; |
dde86e2d | 8400 | |
0ff066a9 PZ |
8401 | tmp = I915_READ(SOUTH_CHICKEN2); |
8402 | tmp |= FDI_MPHY_IOSFSB_RESET_CTL; | |
8403 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 8404 | |
0ff066a9 PZ |
8405 | if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) & |
8406 | FDI_MPHY_IOSFSB_RESET_STATUS, 100)) | |
8407 | DRM_ERROR("FDI mPHY reset assert timeout\n"); | |
dde86e2d | 8408 | |
0ff066a9 PZ |
8409 | tmp = I915_READ(SOUTH_CHICKEN2); |
8410 | tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL; | |
8411 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 8412 | |
0ff066a9 PZ |
8413 | if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) & |
8414 | FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100)) | |
8415 | DRM_ERROR("FDI mPHY reset de-assert timeout\n"); | |
f31f2d55 PZ |
8416 | } |
8417 | ||
8418 | /* WaMPhyProgramming:hsw */ | |
8419 | static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv) | |
8420 | { | |
8421 | uint32_t tmp; | |
dde86e2d PZ |
8422 | |
8423 | tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY); | |
8424 | tmp &= ~(0xFF << 24); | |
8425 | tmp |= (0x12 << 24); | |
8426 | intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY); | |
8427 | ||
dde86e2d PZ |
8428 | tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY); |
8429 | tmp |= (1 << 11); | |
8430 | intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY); | |
8431 | ||
8432 | tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY); | |
8433 | tmp |= (1 << 11); | |
8434 | intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY); | |
8435 | ||
dde86e2d PZ |
8436 | tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY); |
8437 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
8438 | intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY); | |
8439 | ||
8440 | tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY); | |
8441 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
8442 | intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY); | |
8443 | ||
0ff066a9 PZ |
8444 | tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY); |
8445 | tmp &= ~(7 << 13); | |
8446 | tmp |= (5 << 13); | |
8447 | intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY); | |
dde86e2d | 8448 | |
0ff066a9 PZ |
8449 | tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY); |
8450 | tmp &= ~(7 << 13); | |
8451 | tmp |= (5 << 13); | |
8452 | intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY); | |
dde86e2d PZ |
8453 | |
8454 | tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY); | |
8455 | tmp &= ~0xFF; | |
8456 | tmp |= 0x1C; | |
8457 | intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY); | |
8458 | ||
8459 | tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY); | |
8460 | tmp &= ~0xFF; | |
8461 | tmp |= 0x1C; | |
8462 | intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY); | |
8463 | ||
8464 | tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY); | |
8465 | tmp &= ~(0xFF << 16); | |
8466 | tmp |= (0x1C << 16); | |
8467 | intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY); | |
8468 | ||
8469 | tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY); | |
8470 | tmp &= ~(0xFF << 16); | |
8471 | tmp |= (0x1C << 16); | |
8472 | intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY); | |
8473 | ||
0ff066a9 PZ |
8474 | tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY); |
8475 | tmp |= (1 << 27); | |
8476 | intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY); | |
dde86e2d | 8477 | |
0ff066a9 PZ |
8478 | tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY); |
8479 | tmp |= (1 << 27); | |
8480 | intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY); | |
dde86e2d | 8481 | |
0ff066a9 PZ |
8482 | tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY); |
8483 | tmp &= ~(0xF << 28); | |
8484 | tmp |= (4 << 28); | |
8485 | intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY); | |
dde86e2d | 8486 | |
0ff066a9 PZ |
8487 | tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY); |
8488 | tmp &= ~(0xF << 28); | |
8489 | tmp |= (4 << 28); | |
8490 | intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY); | |
f31f2d55 PZ |
8491 | } |
8492 | ||
2fa86a1f PZ |
8493 | /* Implements 3 different sequences from BSpec chapter "Display iCLK |
8494 | * Programming" based on the parameters passed: | |
8495 | * - Sequence to enable CLKOUT_DP | |
8496 | * - Sequence to enable CLKOUT_DP without spread | |
8497 | * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O | |
8498 | */ | |
8499 | static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread, | |
8500 | bool with_fdi) | |
f31f2d55 PZ |
8501 | { |
8502 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa86a1f PZ |
8503 | uint32_t reg, tmp; |
8504 | ||
8505 | if (WARN(with_fdi && !with_spread, "FDI requires downspread\n")) | |
8506 | with_spread = true; | |
c2699524 | 8507 | if (WARN(HAS_PCH_LPT_LP(dev) && with_fdi, "LP PCH doesn't have FDI\n")) |
2fa86a1f | 8508 | with_fdi = false; |
f31f2d55 | 8509 | |
a580516d | 8510 | mutex_lock(&dev_priv->sb_lock); |
f31f2d55 PZ |
8511 | |
8512 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8513 | tmp &= ~SBI_SSCCTL_DISABLE; | |
8514 | tmp |= SBI_SSCCTL_PATHALT; | |
8515 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8516 | ||
8517 | udelay(24); | |
8518 | ||
2fa86a1f PZ |
8519 | if (with_spread) { |
8520 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8521 | tmp &= ~SBI_SSCCTL_PATHALT; | |
8522 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
f31f2d55 | 8523 | |
2fa86a1f PZ |
8524 | if (with_fdi) { |
8525 | lpt_reset_fdi_mphy(dev_priv); | |
8526 | lpt_program_fdi_mphy(dev_priv); | |
8527 | } | |
8528 | } | |
dde86e2d | 8529 | |
c2699524 | 8530 | reg = HAS_PCH_LPT_LP(dev) ? SBI_GEN0 : SBI_DBUFF0; |
2fa86a1f PZ |
8531 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); |
8532 | tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
8533 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
c00db246 | 8534 | |
a580516d | 8535 | mutex_unlock(&dev_priv->sb_lock); |
dde86e2d PZ |
8536 | } |
8537 | ||
47701c3b PZ |
8538 | /* Sequence to disable CLKOUT_DP */ |
8539 | static void lpt_disable_clkout_dp(struct drm_device *dev) | |
8540 | { | |
8541 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8542 | uint32_t reg, tmp; | |
8543 | ||
a580516d | 8544 | mutex_lock(&dev_priv->sb_lock); |
47701c3b | 8545 | |
c2699524 | 8546 | reg = HAS_PCH_LPT_LP(dev) ? SBI_GEN0 : SBI_DBUFF0; |
47701c3b PZ |
8547 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); |
8548 | tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
8549 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
8550 | ||
8551 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8552 | if (!(tmp & SBI_SSCCTL_DISABLE)) { | |
8553 | if (!(tmp & SBI_SSCCTL_PATHALT)) { | |
8554 | tmp |= SBI_SSCCTL_PATHALT; | |
8555 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8556 | udelay(32); | |
8557 | } | |
8558 | tmp |= SBI_SSCCTL_DISABLE; | |
8559 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8560 | } | |
8561 | ||
a580516d | 8562 | mutex_unlock(&dev_priv->sb_lock); |
47701c3b PZ |
8563 | } |
8564 | ||
f7be2c21 VS |
8565 | #define BEND_IDX(steps) ((50 + (steps)) / 5) |
8566 | ||
8567 | static const uint16_t sscdivintphase[] = { | |
8568 | [BEND_IDX( 50)] = 0x3B23, | |
8569 | [BEND_IDX( 45)] = 0x3B23, | |
8570 | [BEND_IDX( 40)] = 0x3C23, | |
8571 | [BEND_IDX( 35)] = 0x3C23, | |
8572 | [BEND_IDX( 30)] = 0x3D23, | |
8573 | [BEND_IDX( 25)] = 0x3D23, | |
8574 | [BEND_IDX( 20)] = 0x3E23, | |
8575 | [BEND_IDX( 15)] = 0x3E23, | |
8576 | [BEND_IDX( 10)] = 0x3F23, | |
8577 | [BEND_IDX( 5)] = 0x3F23, | |
8578 | [BEND_IDX( 0)] = 0x0025, | |
8579 | [BEND_IDX( -5)] = 0x0025, | |
8580 | [BEND_IDX(-10)] = 0x0125, | |
8581 | [BEND_IDX(-15)] = 0x0125, | |
8582 | [BEND_IDX(-20)] = 0x0225, | |
8583 | [BEND_IDX(-25)] = 0x0225, | |
8584 | [BEND_IDX(-30)] = 0x0325, | |
8585 | [BEND_IDX(-35)] = 0x0325, | |
8586 | [BEND_IDX(-40)] = 0x0425, | |
8587 | [BEND_IDX(-45)] = 0x0425, | |
8588 | [BEND_IDX(-50)] = 0x0525, | |
8589 | }; | |
8590 | ||
8591 | /* | |
8592 | * Bend CLKOUT_DP | |
8593 | * steps -50 to 50 inclusive, in steps of 5 | |
8594 | * < 0 slow down the clock, > 0 speed up the clock, 0 == no bend (135MHz) | |
8595 | * change in clock period = -(steps / 10) * 5.787 ps | |
8596 | */ | |
8597 | static void lpt_bend_clkout_dp(struct drm_i915_private *dev_priv, int steps) | |
8598 | { | |
8599 | uint32_t tmp; | |
8600 | int idx = BEND_IDX(steps); | |
8601 | ||
8602 | if (WARN_ON(steps % 5 != 0)) | |
8603 | return; | |
8604 | ||
8605 | if (WARN_ON(idx >= ARRAY_SIZE(sscdivintphase))) | |
8606 | return; | |
8607 | ||
8608 | mutex_lock(&dev_priv->sb_lock); | |
8609 | ||
8610 | if (steps % 10 != 0) | |
8611 | tmp = 0xAAAAAAAB; | |
8612 | else | |
8613 | tmp = 0x00000000; | |
8614 | intel_sbi_write(dev_priv, SBI_SSCDITHPHASE, tmp, SBI_ICLK); | |
8615 | ||
8616 | tmp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE, SBI_ICLK); | |
8617 | tmp &= 0xffff0000; | |
8618 | tmp |= sscdivintphase[idx]; | |
8619 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE, tmp, SBI_ICLK); | |
8620 | ||
8621 | mutex_unlock(&dev_priv->sb_lock); | |
8622 | } | |
8623 | ||
8624 | #undef BEND_IDX | |
8625 | ||
bf8fa3d3 PZ |
8626 | static void lpt_init_pch_refclk(struct drm_device *dev) |
8627 | { | |
bf8fa3d3 PZ |
8628 | struct intel_encoder *encoder; |
8629 | bool has_vga = false; | |
8630 | ||
b2784e15 | 8631 | for_each_intel_encoder(dev, encoder) { |
bf8fa3d3 PZ |
8632 | switch (encoder->type) { |
8633 | case INTEL_OUTPUT_ANALOG: | |
8634 | has_vga = true; | |
8635 | break; | |
6847d71b PZ |
8636 | default: |
8637 | break; | |
bf8fa3d3 PZ |
8638 | } |
8639 | } | |
8640 | ||
f7be2c21 VS |
8641 | if (has_vga) { |
8642 | lpt_bend_clkout_dp(to_i915(dev), 0); | |
47701c3b | 8643 | lpt_enable_clkout_dp(dev, true, true); |
f7be2c21 | 8644 | } else { |
47701c3b | 8645 | lpt_disable_clkout_dp(dev); |
f7be2c21 | 8646 | } |
bf8fa3d3 PZ |
8647 | } |
8648 | ||
dde86e2d PZ |
8649 | /* |
8650 | * Initialize reference clocks when the driver loads | |
8651 | */ | |
8652 | void intel_init_pch_refclk(struct drm_device *dev) | |
8653 | { | |
8654 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
8655 | ironlake_init_pch_refclk(dev); | |
8656 | else if (HAS_PCH_LPT(dev)) | |
8657 | lpt_init_pch_refclk(dev); | |
8658 | } | |
8659 | ||
55bb9992 | 8660 | static int ironlake_get_refclk(struct intel_crtc_state *crtc_state) |
d9d444cb | 8661 | { |
55bb9992 | 8662 | struct drm_device *dev = crtc_state->base.crtc->dev; |
d9d444cb | 8663 | struct drm_i915_private *dev_priv = dev->dev_private; |
55bb9992 | 8664 | struct drm_atomic_state *state = crtc_state->base.state; |
da3ced29 | 8665 | struct drm_connector *connector; |
55bb9992 | 8666 | struct drm_connector_state *connector_state; |
d9d444cb | 8667 | struct intel_encoder *encoder; |
55bb9992 | 8668 | int num_connectors = 0, i; |
d9d444cb JB |
8669 | bool is_lvds = false; |
8670 | ||
da3ced29 | 8671 | for_each_connector_in_state(state, connector, connector_state, i) { |
55bb9992 ACO |
8672 | if (connector_state->crtc != crtc_state->base.crtc) |
8673 | continue; | |
8674 | ||
8675 | encoder = to_intel_encoder(connector_state->best_encoder); | |
8676 | ||
d9d444cb JB |
8677 | switch (encoder->type) { |
8678 | case INTEL_OUTPUT_LVDS: | |
8679 | is_lvds = true; | |
8680 | break; | |
6847d71b PZ |
8681 | default: |
8682 | break; | |
d9d444cb JB |
8683 | } |
8684 | num_connectors++; | |
8685 | } | |
8686 | ||
8687 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) { | |
e91e941b | 8688 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", |
41aa3448 | 8689 | dev_priv->vbt.lvds_ssc_freq); |
e91e941b | 8690 | return dev_priv->vbt.lvds_ssc_freq; |
d9d444cb JB |
8691 | } |
8692 | ||
8693 | return 120000; | |
8694 | } | |
8695 | ||
6ff93609 | 8696 | static void ironlake_set_pipeconf(struct drm_crtc *crtc) |
79e53945 | 8697 | { |
c8203565 | 8698 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; |
79e53945 JB |
8699 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8700 | int pipe = intel_crtc->pipe; | |
c8203565 PZ |
8701 | uint32_t val; |
8702 | ||
78114071 | 8703 | val = 0; |
c8203565 | 8704 | |
6e3c9717 | 8705 | switch (intel_crtc->config->pipe_bpp) { |
c8203565 | 8706 | case 18: |
dfd07d72 | 8707 | val |= PIPECONF_6BPC; |
c8203565 PZ |
8708 | break; |
8709 | case 24: | |
dfd07d72 | 8710 | val |= PIPECONF_8BPC; |
c8203565 PZ |
8711 | break; |
8712 | case 30: | |
dfd07d72 | 8713 | val |= PIPECONF_10BPC; |
c8203565 PZ |
8714 | break; |
8715 | case 36: | |
dfd07d72 | 8716 | val |= PIPECONF_12BPC; |
c8203565 PZ |
8717 | break; |
8718 | default: | |
cc769b62 PZ |
8719 | /* Case prevented by intel_choose_pipe_bpp_dither. */ |
8720 | BUG(); | |
c8203565 PZ |
8721 | } |
8722 | ||
6e3c9717 | 8723 | if (intel_crtc->config->dither) |
c8203565 PZ |
8724 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
8725 | ||
6e3c9717 | 8726 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
c8203565 PZ |
8727 | val |= PIPECONF_INTERLACED_ILK; |
8728 | else | |
8729 | val |= PIPECONF_PROGRESSIVE; | |
8730 | ||
6e3c9717 | 8731 | if (intel_crtc->config->limited_color_range) |
3685a8f3 | 8732 | val |= PIPECONF_COLOR_RANGE_SELECT; |
3685a8f3 | 8733 | |
c8203565 PZ |
8734 | I915_WRITE(PIPECONF(pipe), val); |
8735 | POSTING_READ(PIPECONF(pipe)); | |
8736 | } | |
8737 | ||
86d3efce VS |
8738 | /* |
8739 | * Set up the pipe CSC unit. | |
8740 | * | |
8741 | * Currently only full range RGB to limited range RGB conversion | |
8742 | * is supported, but eventually this should handle various | |
8743 | * RGB<->YCbCr scenarios as well. | |
8744 | */ | |
50f3b016 | 8745 | static void intel_set_pipe_csc(struct drm_crtc *crtc) |
86d3efce VS |
8746 | { |
8747 | struct drm_device *dev = crtc->dev; | |
8748 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8749 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8750 | int pipe = intel_crtc->pipe; | |
8751 | uint16_t coeff = 0x7800; /* 1.0 */ | |
8752 | ||
8753 | /* | |
8754 | * TODO: Check what kind of values actually come out of the pipe | |
8755 | * with these coeff/postoff values and adjust to get the best | |
8756 | * accuracy. Perhaps we even need to take the bpc value into | |
8757 | * consideration. | |
8758 | */ | |
8759 | ||
6e3c9717 | 8760 | if (intel_crtc->config->limited_color_range) |
86d3efce VS |
8761 | coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */ |
8762 | ||
8763 | /* | |
8764 | * GY/GU and RY/RU should be the other way around according | |
8765 | * to BSpec, but reality doesn't agree. Just set them up in | |
8766 | * a way that results in the correct picture. | |
8767 | */ | |
8768 | I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16); | |
8769 | I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0); | |
8770 | ||
8771 | I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff); | |
8772 | I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0); | |
8773 | ||
8774 | I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0); | |
8775 | I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16); | |
8776 | ||
8777 | I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0); | |
8778 | I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0); | |
8779 | I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0); | |
8780 | ||
8781 | if (INTEL_INFO(dev)->gen > 6) { | |
8782 | uint16_t postoff = 0; | |
8783 | ||
6e3c9717 | 8784 | if (intel_crtc->config->limited_color_range) |
32cf0cb0 | 8785 | postoff = (16 * (1 << 12) / 255) & 0x1fff; |
86d3efce VS |
8786 | |
8787 | I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff); | |
8788 | I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff); | |
8789 | I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff); | |
8790 | ||
8791 | I915_WRITE(PIPE_CSC_MODE(pipe), 0); | |
8792 | } else { | |
8793 | uint32_t mode = CSC_MODE_YUV_TO_RGB; | |
8794 | ||
6e3c9717 | 8795 | if (intel_crtc->config->limited_color_range) |
86d3efce VS |
8796 | mode |= CSC_BLACK_SCREEN_OFFSET; |
8797 | ||
8798 | I915_WRITE(PIPE_CSC_MODE(pipe), mode); | |
8799 | } | |
8800 | } | |
8801 | ||
6ff93609 | 8802 | static void haswell_set_pipeconf(struct drm_crtc *crtc) |
ee2b0b38 | 8803 | { |
756f85cf PZ |
8804 | struct drm_device *dev = crtc->dev; |
8805 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee2b0b38 | 8806 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
756f85cf | 8807 | enum pipe pipe = intel_crtc->pipe; |
6e3c9717 | 8808 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
ee2b0b38 PZ |
8809 | uint32_t val; |
8810 | ||
3eff4faa | 8811 | val = 0; |
ee2b0b38 | 8812 | |
6e3c9717 | 8813 | if (IS_HASWELL(dev) && intel_crtc->config->dither) |
ee2b0b38 PZ |
8814 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
8815 | ||
6e3c9717 | 8816 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
ee2b0b38 PZ |
8817 | val |= PIPECONF_INTERLACED_ILK; |
8818 | else | |
8819 | val |= PIPECONF_PROGRESSIVE; | |
8820 | ||
702e7a56 PZ |
8821 | I915_WRITE(PIPECONF(cpu_transcoder), val); |
8822 | POSTING_READ(PIPECONF(cpu_transcoder)); | |
3eff4faa DV |
8823 | |
8824 | I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT); | |
8825 | POSTING_READ(GAMMA_MODE(intel_crtc->pipe)); | |
756f85cf | 8826 | |
3cdf122c | 8827 | if (IS_BROADWELL(dev) || INTEL_INFO(dev)->gen >= 9) { |
756f85cf PZ |
8828 | val = 0; |
8829 | ||
6e3c9717 | 8830 | switch (intel_crtc->config->pipe_bpp) { |
756f85cf PZ |
8831 | case 18: |
8832 | val |= PIPEMISC_DITHER_6_BPC; | |
8833 | break; | |
8834 | case 24: | |
8835 | val |= PIPEMISC_DITHER_8_BPC; | |
8836 | break; | |
8837 | case 30: | |
8838 | val |= PIPEMISC_DITHER_10_BPC; | |
8839 | break; | |
8840 | case 36: | |
8841 | val |= PIPEMISC_DITHER_12_BPC; | |
8842 | break; | |
8843 | default: | |
8844 | /* Case prevented by pipe_config_set_bpp. */ | |
8845 | BUG(); | |
8846 | } | |
8847 | ||
6e3c9717 | 8848 | if (intel_crtc->config->dither) |
756f85cf PZ |
8849 | val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP; |
8850 | ||
8851 | I915_WRITE(PIPEMISC(pipe), val); | |
8852 | } | |
ee2b0b38 PZ |
8853 | } |
8854 | ||
6591c6e4 | 8855 | static bool ironlake_compute_clocks(struct drm_crtc *crtc, |
190f68c5 | 8856 | struct intel_crtc_state *crtc_state, |
6591c6e4 PZ |
8857 | intel_clock_t *clock, |
8858 | bool *has_reduced_clock, | |
8859 | intel_clock_t *reduced_clock) | |
8860 | { | |
8861 | struct drm_device *dev = crtc->dev; | |
8862 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6591c6e4 | 8863 | int refclk; |
d4906093 | 8864 | const intel_limit_t *limit; |
c329a4ec | 8865 | bool ret; |
79e53945 | 8866 | |
55bb9992 | 8867 | refclk = ironlake_get_refclk(crtc_state); |
79e53945 | 8868 | |
d4906093 ML |
8869 | /* |
8870 | * Returns a set of divisors for the desired target clock with the given | |
8871 | * refclk, or FALSE. The returned values represent the clock equation: | |
8872 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
8873 | */ | |
a93e255f ACO |
8874 | limit = intel_limit(crtc_state, refclk); |
8875 | ret = dev_priv->display.find_dpll(limit, crtc_state, | |
190f68c5 | 8876 | crtc_state->port_clock, |
ee9300bb | 8877 | refclk, NULL, clock); |
6591c6e4 PZ |
8878 | if (!ret) |
8879 | return false; | |
cda4b7d3 | 8880 | |
6591c6e4 PZ |
8881 | return true; |
8882 | } | |
8883 | ||
d4b1931c PZ |
8884 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp) |
8885 | { | |
8886 | /* | |
8887 | * Account for spread spectrum to avoid | |
8888 | * oversubscribing the link. Max center spread | |
8889 | * is 2.5%; use 5% for safety's sake. | |
8890 | */ | |
8891 | u32 bps = target_clock * bpp * 21 / 20; | |
619d4d04 | 8892 | return DIV_ROUND_UP(bps, link_bw * 8); |
d4b1931c PZ |
8893 | } |
8894 | ||
7429e9d4 | 8895 | static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor) |
6cf86a5e | 8896 | { |
7429e9d4 | 8897 | return i9xx_dpll_compute_m(dpll) < factor * dpll->n; |
f48d8f23 PZ |
8898 | } |
8899 | ||
de13a2e3 | 8900 | static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc, |
190f68c5 | 8901 | struct intel_crtc_state *crtc_state, |
7429e9d4 | 8902 | u32 *fp, |
9a7c7890 | 8903 | intel_clock_t *reduced_clock, u32 *fp2) |
79e53945 | 8904 | { |
de13a2e3 | 8905 | struct drm_crtc *crtc = &intel_crtc->base; |
79e53945 JB |
8906 | struct drm_device *dev = crtc->dev; |
8907 | struct drm_i915_private *dev_priv = dev->dev_private; | |
55bb9992 | 8908 | struct drm_atomic_state *state = crtc_state->base.state; |
da3ced29 | 8909 | struct drm_connector *connector; |
55bb9992 ACO |
8910 | struct drm_connector_state *connector_state; |
8911 | struct intel_encoder *encoder; | |
de13a2e3 | 8912 | uint32_t dpll; |
55bb9992 | 8913 | int factor, num_connectors = 0, i; |
09ede541 | 8914 | bool is_lvds = false, is_sdvo = false; |
79e53945 | 8915 | |
da3ced29 | 8916 | for_each_connector_in_state(state, connector, connector_state, i) { |
55bb9992 ACO |
8917 | if (connector_state->crtc != crtc_state->base.crtc) |
8918 | continue; | |
8919 | ||
8920 | encoder = to_intel_encoder(connector_state->best_encoder); | |
8921 | ||
8922 | switch (encoder->type) { | |
79e53945 JB |
8923 | case INTEL_OUTPUT_LVDS: |
8924 | is_lvds = true; | |
8925 | break; | |
8926 | case INTEL_OUTPUT_SDVO: | |
7d57382e | 8927 | case INTEL_OUTPUT_HDMI: |
79e53945 | 8928 | is_sdvo = true; |
79e53945 | 8929 | break; |
6847d71b PZ |
8930 | default: |
8931 | break; | |
79e53945 | 8932 | } |
43565a06 | 8933 | |
c751ce4f | 8934 | num_connectors++; |
79e53945 | 8935 | } |
79e53945 | 8936 | |
c1858123 | 8937 | /* Enable autotuning of the PLL clock (if permissible) */ |
8febb297 EA |
8938 | factor = 21; |
8939 | if (is_lvds) { | |
8940 | if ((intel_panel_use_ssc(dev_priv) && | |
e91e941b | 8941 | dev_priv->vbt.lvds_ssc_freq == 100000) || |
f0b44056 | 8942 | (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev))) |
8febb297 | 8943 | factor = 25; |
190f68c5 | 8944 | } else if (crtc_state->sdvo_tv_clock) |
8febb297 | 8945 | factor = 20; |
c1858123 | 8946 | |
190f68c5 | 8947 | if (ironlake_needs_fb_cb_tune(&crtc_state->dpll, factor)) |
7d0ac5b7 | 8948 | *fp |= FP_CB_TUNE; |
2c07245f | 8949 | |
9a7c7890 DV |
8950 | if (fp2 && (reduced_clock->m < factor * reduced_clock->n)) |
8951 | *fp2 |= FP_CB_TUNE; | |
8952 | ||
5eddb70b | 8953 | dpll = 0; |
2c07245f | 8954 | |
a07d6787 EA |
8955 | if (is_lvds) |
8956 | dpll |= DPLLB_MODE_LVDS; | |
8957 | else | |
8958 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
198a037f | 8959 | |
190f68c5 | 8960 | dpll |= (crtc_state->pixel_multiplier - 1) |
ef1b460d | 8961 | << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT; |
198a037f DV |
8962 | |
8963 | if (is_sdvo) | |
4a33e48d | 8964 | dpll |= DPLL_SDVO_HIGH_SPEED; |
190f68c5 | 8965 | if (crtc_state->has_dp_encoder) |
4a33e48d | 8966 | dpll |= DPLL_SDVO_HIGH_SPEED; |
79e53945 | 8967 | |
a07d6787 | 8968 | /* compute bitmask from p1 value */ |
190f68c5 | 8969 | dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
a07d6787 | 8970 | /* also FPA1 */ |
190f68c5 | 8971 | dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; |
a07d6787 | 8972 | |
190f68c5 | 8973 | switch (crtc_state->dpll.p2) { |
a07d6787 EA |
8974 | case 5: |
8975 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
8976 | break; | |
8977 | case 7: | |
8978 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
8979 | break; | |
8980 | case 10: | |
8981 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
8982 | break; | |
8983 | case 14: | |
8984 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
8985 | break; | |
79e53945 JB |
8986 | } |
8987 | ||
b4c09f3b | 8988 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
43565a06 | 8989 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
79e53945 JB |
8990 | else |
8991 | dpll |= PLL_REF_INPUT_DREFCLK; | |
8992 | ||
959e16d6 | 8993 | return dpll | DPLL_VCO_ENABLE; |
de13a2e3 PZ |
8994 | } |
8995 | ||
190f68c5 ACO |
8996 | static int ironlake_crtc_compute_clock(struct intel_crtc *crtc, |
8997 | struct intel_crtc_state *crtc_state) | |
de13a2e3 | 8998 | { |
c7653199 | 8999 | struct drm_device *dev = crtc->base.dev; |
de13a2e3 | 9000 | intel_clock_t clock, reduced_clock; |
cbbab5bd | 9001 | u32 dpll = 0, fp = 0, fp2 = 0; |
e2f12b07 | 9002 | bool ok, has_reduced_clock = false; |
8b47047b | 9003 | bool is_lvds = false; |
e2b78267 | 9004 | struct intel_shared_dpll *pll; |
de13a2e3 | 9005 | |
dd3cd74a ACO |
9006 | memset(&crtc_state->dpll_hw_state, 0, |
9007 | sizeof(crtc_state->dpll_hw_state)); | |
9008 | ||
7905df29 | 9009 | is_lvds = intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS); |
79e53945 | 9010 | |
5dc5298b PZ |
9011 | WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)), |
9012 | "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev)); | |
a07d6787 | 9013 | |
190f68c5 | 9014 | ok = ironlake_compute_clocks(&crtc->base, crtc_state, &clock, |
de13a2e3 | 9015 | &has_reduced_clock, &reduced_clock); |
190f68c5 | 9016 | if (!ok && !crtc_state->clock_set) { |
de13a2e3 PZ |
9017 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
9018 | return -EINVAL; | |
79e53945 | 9019 | } |
f47709a9 | 9020 | /* Compat-code for transition, will disappear. */ |
190f68c5 ACO |
9021 | if (!crtc_state->clock_set) { |
9022 | crtc_state->dpll.n = clock.n; | |
9023 | crtc_state->dpll.m1 = clock.m1; | |
9024 | crtc_state->dpll.m2 = clock.m2; | |
9025 | crtc_state->dpll.p1 = clock.p1; | |
9026 | crtc_state->dpll.p2 = clock.p2; | |
f47709a9 | 9027 | } |
79e53945 | 9028 | |
5dc5298b | 9029 | /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */ |
190f68c5 ACO |
9030 | if (crtc_state->has_pch_encoder) { |
9031 | fp = i9xx_dpll_compute_fp(&crtc_state->dpll); | |
cbbab5bd | 9032 | if (has_reduced_clock) |
7429e9d4 | 9033 | fp2 = i9xx_dpll_compute_fp(&reduced_clock); |
cbbab5bd | 9034 | |
190f68c5 | 9035 | dpll = ironlake_compute_dpll(crtc, crtc_state, |
cbbab5bd DV |
9036 | &fp, &reduced_clock, |
9037 | has_reduced_clock ? &fp2 : NULL); | |
9038 | ||
190f68c5 ACO |
9039 | crtc_state->dpll_hw_state.dpll = dpll; |
9040 | crtc_state->dpll_hw_state.fp0 = fp; | |
66e985c0 | 9041 | if (has_reduced_clock) |
190f68c5 | 9042 | crtc_state->dpll_hw_state.fp1 = fp2; |
66e985c0 | 9043 | else |
190f68c5 | 9044 | crtc_state->dpll_hw_state.fp1 = fp; |
66e985c0 | 9045 | |
190f68c5 | 9046 | pll = intel_get_shared_dpll(crtc, crtc_state); |
ee7b9f93 | 9047 | if (pll == NULL) { |
84f44ce7 | 9048 | DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n", |
c7653199 | 9049 | pipe_name(crtc->pipe)); |
4b645f14 JB |
9050 | return -EINVAL; |
9051 | } | |
3fb37703 | 9052 | } |
79e53945 | 9053 | |
ab585dea | 9054 | if (is_lvds && has_reduced_clock) |
c7653199 | 9055 | crtc->lowfreq_avail = true; |
bcd644e0 | 9056 | else |
c7653199 | 9057 | crtc->lowfreq_avail = false; |
e2b78267 | 9058 | |
c8f7a0db | 9059 | return 0; |
79e53945 JB |
9060 | } |
9061 | ||
eb14cb74 VS |
9062 | static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc, |
9063 | struct intel_link_m_n *m_n) | |
9064 | { | |
9065 | struct drm_device *dev = crtc->base.dev; | |
9066 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9067 | enum pipe pipe = crtc->pipe; | |
9068 | ||
9069 | m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe)); | |
9070 | m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe)); | |
9071 | m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
9072 | & ~TU_SIZE_MASK; | |
9073 | m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe)); | |
9074 | m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
9075 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
9076 | } | |
9077 | ||
9078 | static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc, | |
9079 | enum transcoder transcoder, | |
b95af8be VK |
9080 | struct intel_link_m_n *m_n, |
9081 | struct intel_link_m_n *m2_n2) | |
72419203 DV |
9082 | { |
9083 | struct drm_device *dev = crtc->base.dev; | |
9084 | struct drm_i915_private *dev_priv = dev->dev_private; | |
eb14cb74 | 9085 | enum pipe pipe = crtc->pipe; |
72419203 | 9086 | |
eb14cb74 VS |
9087 | if (INTEL_INFO(dev)->gen >= 5) { |
9088 | m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder)); | |
9089 | m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder)); | |
9090 | m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder)) | |
9091 | & ~TU_SIZE_MASK; | |
9092 | m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder)); | |
9093 | m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder)) | |
9094 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
b95af8be VK |
9095 | /* Read M2_N2 registers only for gen < 8 (M2_N2 available for |
9096 | * gen < 8) and if DRRS is supported (to make sure the | |
9097 | * registers are not unnecessarily read). | |
9098 | */ | |
9099 | if (m2_n2 && INTEL_INFO(dev)->gen < 8 && | |
6e3c9717 | 9100 | crtc->config->has_drrs) { |
b95af8be VK |
9101 | m2_n2->link_m = I915_READ(PIPE_LINK_M2(transcoder)); |
9102 | m2_n2->link_n = I915_READ(PIPE_LINK_N2(transcoder)); | |
9103 | m2_n2->gmch_m = I915_READ(PIPE_DATA_M2(transcoder)) | |
9104 | & ~TU_SIZE_MASK; | |
9105 | m2_n2->gmch_n = I915_READ(PIPE_DATA_N2(transcoder)); | |
9106 | m2_n2->tu = ((I915_READ(PIPE_DATA_M2(transcoder)) | |
9107 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
9108 | } | |
eb14cb74 VS |
9109 | } else { |
9110 | m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe)); | |
9111 | m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe)); | |
9112 | m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe)) | |
9113 | & ~TU_SIZE_MASK; | |
9114 | m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe)); | |
9115 | m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe)) | |
9116 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
9117 | } | |
9118 | } | |
9119 | ||
9120 | void intel_dp_get_m_n(struct intel_crtc *crtc, | |
5cec258b | 9121 | struct intel_crtc_state *pipe_config) |
eb14cb74 | 9122 | { |
681a8504 | 9123 | if (pipe_config->has_pch_encoder) |
eb14cb74 VS |
9124 | intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n); |
9125 | else | |
9126 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
b95af8be VK |
9127 | &pipe_config->dp_m_n, |
9128 | &pipe_config->dp_m2_n2); | |
eb14cb74 | 9129 | } |
72419203 | 9130 | |
eb14cb74 | 9131 | static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc, |
5cec258b | 9132 | struct intel_crtc_state *pipe_config) |
eb14cb74 VS |
9133 | { |
9134 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
b95af8be | 9135 | &pipe_config->fdi_m_n, NULL); |
72419203 DV |
9136 | } |
9137 | ||
bd2e244f | 9138 | static void skylake_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 9139 | struct intel_crtc_state *pipe_config) |
bd2e244f JB |
9140 | { |
9141 | struct drm_device *dev = crtc->base.dev; | |
9142 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a1b2278e CK |
9143 | struct intel_crtc_scaler_state *scaler_state = &pipe_config->scaler_state; |
9144 | uint32_t ps_ctrl = 0; | |
9145 | int id = -1; | |
9146 | int i; | |
bd2e244f | 9147 | |
a1b2278e CK |
9148 | /* find scaler attached to this pipe */ |
9149 | for (i = 0; i < crtc->num_scalers; i++) { | |
9150 | ps_ctrl = I915_READ(SKL_PS_CTRL(crtc->pipe, i)); | |
9151 | if (ps_ctrl & PS_SCALER_EN && !(ps_ctrl & PS_PLANE_SEL_MASK)) { | |
9152 | id = i; | |
9153 | pipe_config->pch_pfit.enabled = true; | |
9154 | pipe_config->pch_pfit.pos = I915_READ(SKL_PS_WIN_POS(crtc->pipe, i)); | |
9155 | pipe_config->pch_pfit.size = I915_READ(SKL_PS_WIN_SZ(crtc->pipe, i)); | |
9156 | break; | |
9157 | } | |
9158 | } | |
bd2e244f | 9159 | |
a1b2278e CK |
9160 | scaler_state->scaler_id = id; |
9161 | if (id >= 0) { | |
9162 | scaler_state->scaler_users |= (1 << SKL_CRTC_INDEX); | |
9163 | } else { | |
9164 | scaler_state->scaler_users &= ~(1 << SKL_CRTC_INDEX); | |
bd2e244f JB |
9165 | } |
9166 | } | |
9167 | ||
5724dbd1 DL |
9168 | static void |
9169 | skylake_get_initial_plane_config(struct intel_crtc *crtc, | |
9170 | struct intel_initial_plane_config *plane_config) | |
bc8d7dff DL |
9171 | { |
9172 | struct drm_device *dev = crtc->base.dev; | |
9173 | struct drm_i915_private *dev_priv = dev->dev_private; | |
40f46283 | 9174 | u32 val, base, offset, stride_mult, tiling; |
bc8d7dff DL |
9175 | int pipe = crtc->pipe; |
9176 | int fourcc, pixel_format; | |
6761dd31 | 9177 | unsigned int aligned_height; |
bc8d7dff | 9178 | struct drm_framebuffer *fb; |
1b842c89 | 9179 | struct intel_framebuffer *intel_fb; |
bc8d7dff | 9180 | |
d9806c9f | 9181 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 9182 | if (!intel_fb) { |
bc8d7dff DL |
9183 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
9184 | return; | |
9185 | } | |
9186 | ||
1b842c89 DL |
9187 | fb = &intel_fb->base; |
9188 | ||
bc8d7dff | 9189 | val = I915_READ(PLANE_CTL(pipe, 0)); |
42a7b088 DL |
9190 | if (!(val & PLANE_CTL_ENABLE)) |
9191 | goto error; | |
9192 | ||
bc8d7dff DL |
9193 | pixel_format = val & PLANE_CTL_FORMAT_MASK; |
9194 | fourcc = skl_format_to_fourcc(pixel_format, | |
9195 | val & PLANE_CTL_ORDER_RGBX, | |
9196 | val & PLANE_CTL_ALPHA_MASK); | |
9197 | fb->pixel_format = fourcc; | |
9198 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
9199 | ||
40f46283 DL |
9200 | tiling = val & PLANE_CTL_TILED_MASK; |
9201 | switch (tiling) { | |
9202 | case PLANE_CTL_TILED_LINEAR: | |
9203 | fb->modifier[0] = DRM_FORMAT_MOD_NONE; | |
9204 | break; | |
9205 | case PLANE_CTL_TILED_X: | |
9206 | plane_config->tiling = I915_TILING_X; | |
9207 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; | |
9208 | break; | |
9209 | case PLANE_CTL_TILED_Y: | |
9210 | fb->modifier[0] = I915_FORMAT_MOD_Y_TILED; | |
9211 | break; | |
9212 | case PLANE_CTL_TILED_YF: | |
9213 | fb->modifier[0] = I915_FORMAT_MOD_Yf_TILED; | |
9214 | break; | |
9215 | default: | |
9216 | MISSING_CASE(tiling); | |
9217 | goto error; | |
9218 | } | |
9219 | ||
bc8d7dff DL |
9220 | base = I915_READ(PLANE_SURF(pipe, 0)) & 0xfffff000; |
9221 | plane_config->base = base; | |
9222 | ||
9223 | offset = I915_READ(PLANE_OFFSET(pipe, 0)); | |
9224 | ||
9225 | val = I915_READ(PLANE_SIZE(pipe, 0)); | |
9226 | fb->height = ((val >> 16) & 0xfff) + 1; | |
9227 | fb->width = ((val >> 0) & 0x1fff) + 1; | |
9228 | ||
9229 | val = I915_READ(PLANE_STRIDE(pipe, 0)); | |
40f46283 DL |
9230 | stride_mult = intel_fb_stride_alignment(dev, fb->modifier[0], |
9231 | fb->pixel_format); | |
bc8d7dff DL |
9232 | fb->pitches[0] = (val & 0x3ff) * stride_mult; |
9233 | ||
9234 | aligned_height = intel_fb_align_height(dev, fb->height, | |
091df6cb DV |
9235 | fb->pixel_format, |
9236 | fb->modifier[0]); | |
bc8d7dff | 9237 | |
f37b5c2b | 9238 | plane_config->size = fb->pitches[0] * aligned_height; |
bc8d7dff DL |
9239 | |
9240 | DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", | |
9241 | pipe_name(pipe), fb->width, fb->height, | |
9242 | fb->bits_per_pixel, base, fb->pitches[0], | |
9243 | plane_config->size); | |
9244 | ||
2d14030b | 9245 | plane_config->fb = intel_fb; |
bc8d7dff DL |
9246 | return; |
9247 | ||
9248 | error: | |
9249 | kfree(fb); | |
9250 | } | |
9251 | ||
2fa2fe9a | 9252 | static void ironlake_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 9253 | struct intel_crtc_state *pipe_config) |
2fa2fe9a DV |
9254 | { |
9255 | struct drm_device *dev = crtc->base.dev; | |
9256 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9257 | uint32_t tmp; | |
9258 | ||
9259 | tmp = I915_READ(PF_CTL(crtc->pipe)); | |
9260 | ||
9261 | if (tmp & PF_ENABLE) { | |
fd4daa9c | 9262 | pipe_config->pch_pfit.enabled = true; |
2fa2fe9a DV |
9263 | pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe)); |
9264 | pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe)); | |
cb8b2a30 DV |
9265 | |
9266 | /* We currently do not free assignements of panel fitters on | |
9267 | * ivb/hsw (since we don't use the higher upscaling modes which | |
9268 | * differentiates them) so just WARN about this case for now. */ | |
9269 | if (IS_GEN7(dev)) { | |
9270 | WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) != | |
9271 | PF_PIPE_SEL_IVB(crtc->pipe)); | |
9272 | } | |
2fa2fe9a | 9273 | } |
79e53945 JB |
9274 | } |
9275 | ||
5724dbd1 DL |
9276 | static void |
9277 | ironlake_get_initial_plane_config(struct intel_crtc *crtc, | |
9278 | struct intel_initial_plane_config *plane_config) | |
4c6baa59 JB |
9279 | { |
9280 | struct drm_device *dev = crtc->base.dev; | |
9281 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9282 | u32 val, base, offset; | |
aeee5a49 | 9283 | int pipe = crtc->pipe; |
4c6baa59 | 9284 | int fourcc, pixel_format; |
6761dd31 | 9285 | unsigned int aligned_height; |
b113d5ee | 9286 | struct drm_framebuffer *fb; |
1b842c89 | 9287 | struct intel_framebuffer *intel_fb; |
4c6baa59 | 9288 | |
42a7b088 DL |
9289 | val = I915_READ(DSPCNTR(pipe)); |
9290 | if (!(val & DISPLAY_PLANE_ENABLE)) | |
9291 | return; | |
9292 | ||
d9806c9f | 9293 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 9294 | if (!intel_fb) { |
4c6baa59 JB |
9295 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
9296 | return; | |
9297 | } | |
9298 | ||
1b842c89 DL |
9299 | fb = &intel_fb->base; |
9300 | ||
18c5247e DV |
9301 | if (INTEL_INFO(dev)->gen >= 4) { |
9302 | if (val & DISPPLANE_TILED) { | |
49af449b | 9303 | plane_config->tiling = I915_TILING_X; |
18c5247e DV |
9304 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; |
9305 | } | |
9306 | } | |
4c6baa59 JB |
9307 | |
9308 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
b35d63fa | 9309 | fourcc = i9xx_format_to_fourcc(pixel_format); |
b113d5ee DL |
9310 | fb->pixel_format = fourcc; |
9311 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
4c6baa59 | 9312 | |
aeee5a49 | 9313 | base = I915_READ(DSPSURF(pipe)) & 0xfffff000; |
4c6baa59 | 9314 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
aeee5a49 | 9315 | offset = I915_READ(DSPOFFSET(pipe)); |
4c6baa59 | 9316 | } else { |
49af449b | 9317 | if (plane_config->tiling) |
aeee5a49 | 9318 | offset = I915_READ(DSPTILEOFF(pipe)); |
4c6baa59 | 9319 | else |
aeee5a49 | 9320 | offset = I915_READ(DSPLINOFF(pipe)); |
4c6baa59 JB |
9321 | } |
9322 | plane_config->base = base; | |
9323 | ||
9324 | val = I915_READ(PIPESRC(pipe)); | |
b113d5ee DL |
9325 | fb->width = ((val >> 16) & 0xfff) + 1; |
9326 | fb->height = ((val >> 0) & 0xfff) + 1; | |
4c6baa59 JB |
9327 | |
9328 | val = I915_READ(DSPSTRIDE(pipe)); | |
b113d5ee | 9329 | fb->pitches[0] = val & 0xffffffc0; |
4c6baa59 | 9330 | |
b113d5ee | 9331 | aligned_height = intel_fb_align_height(dev, fb->height, |
091df6cb DV |
9332 | fb->pixel_format, |
9333 | fb->modifier[0]); | |
4c6baa59 | 9334 | |
f37b5c2b | 9335 | plane_config->size = fb->pitches[0] * aligned_height; |
4c6baa59 | 9336 | |
2844a921 DL |
9337 | DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", |
9338 | pipe_name(pipe), fb->width, fb->height, | |
9339 | fb->bits_per_pixel, base, fb->pitches[0], | |
9340 | plane_config->size); | |
b113d5ee | 9341 | |
2d14030b | 9342 | plane_config->fb = intel_fb; |
4c6baa59 JB |
9343 | } |
9344 | ||
0e8ffe1b | 9345 | static bool ironlake_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 9346 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
9347 | { |
9348 | struct drm_device *dev = crtc->base.dev; | |
9349 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9350 | uint32_t tmp; | |
9351 | ||
f458ebbc DV |
9352 | if (!intel_display_power_is_enabled(dev_priv, |
9353 | POWER_DOMAIN_PIPE(crtc->pipe))) | |
930e8c9e PZ |
9354 | return false; |
9355 | ||
e143a21c | 9356 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 | 9357 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
eccb140b | 9358 | |
0e8ffe1b DV |
9359 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
9360 | if (!(tmp & PIPECONF_ENABLE)) | |
9361 | return false; | |
9362 | ||
42571aef VS |
9363 | switch (tmp & PIPECONF_BPC_MASK) { |
9364 | case PIPECONF_6BPC: | |
9365 | pipe_config->pipe_bpp = 18; | |
9366 | break; | |
9367 | case PIPECONF_8BPC: | |
9368 | pipe_config->pipe_bpp = 24; | |
9369 | break; | |
9370 | case PIPECONF_10BPC: | |
9371 | pipe_config->pipe_bpp = 30; | |
9372 | break; | |
9373 | case PIPECONF_12BPC: | |
9374 | pipe_config->pipe_bpp = 36; | |
9375 | break; | |
9376 | default: | |
9377 | break; | |
9378 | } | |
9379 | ||
b5a9fa09 DV |
9380 | if (tmp & PIPECONF_COLOR_RANGE_SELECT) |
9381 | pipe_config->limited_color_range = true; | |
9382 | ||
ab9412ba | 9383 | if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) { |
66e985c0 DV |
9384 | struct intel_shared_dpll *pll; |
9385 | ||
88adfff1 DV |
9386 | pipe_config->has_pch_encoder = true; |
9387 | ||
627eb5a3 DV |
9388 | tmp = I915_READ(FDI_RX_CTL(crtc->pipe)); |
9389 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
9390 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
72419203 DV |
9391 | |
9392 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
6c49f241 | 9393 | |
c0d43d62 | 9394 | if (HAS_PCH_IBX(dev_priv->dev)) { |
d94ab068 DV |
9395 | pipe_config->shared_dpll = |
9396 | (enum intel_dpll_id) crtc->pipe; | |
c0d43d62 DV |
9397 | } else { |
9398 | tmp = I915_READ(PCH_DPLL_SEL); | |
9399 | if (tmp & TRANS_DPLLB_SEL(crtc->pipe)) | |
9400 | pipe_config->shared_dpll = DPLL_ID_PCH_PLL_B; | |
9401 | else | |
9402 | pipe_config->shared_dpll = DPLL_ID_PCH_PLL_A; | |
9403 | } | |
66e985c0 DV |
9404 | |
9405 | pll = &dev_priv->shared_dplls[pipe_config->shared_dpll]; | |
9406 | ||
9407 | WARN_ON(!pll->get_hw_state(dev_priv, pll, | |
9408 | &pipe_config->dpll_hw_state)); | |
c93f54cf DV |
9409 | |
9410 | tmp = pipe_config->dpll_hw_state.dpll; | |
9411 | pipe_config->pixel_multiplier = | |
9412 | ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK) | |
9413 | >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1; | |
18442d08 VS |
9414 | |
9415 | ironlake_pch_clock_get(crtc, pipe_config); | |
6c49f241 DV |
9416 | } else { |
9417 | pipe_config->pixel_multiplier = 1; | |
627eb5a3 DV |
9418 | } |
9419 | ||
1bd1bd80 DV |
9420 | intel_get_pipe_timings(crtc, pipe_config); |
9421 | ||
2fa2fe9a DV |
9422 | ironlake_get_pfit_config(crtc, pipe_config); |
9423 | ||
0e8ffe1b DV |
9424 | return true; |
9425 | } | |
9426 | ||
be256dc7 PZ |
9427 | static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv) |
9428 | { | |
9429 | struct drm_device *dev = dev_priv->dev; | |
be256dc7 | 9430 | struct intel_crtc *crtc; |
be256dc7 | 9431 | |
d3fcc808 | 9432 | for_each_intel_crtc(dev, crtc) |
e2c719b7 | 9433 | I915_STATE_WARN(crtc->active, "CRTC for pipe %c enabled\n", |
be256dc7 PZ |
9434 | pipe_name(crtc->pipe)); |
9435 | ||
e2c719b7 RC |
9436 | I915_STATE_WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n"); |
9437 | I915_STATE_WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL enabled\n"); | |
01403de3 VS |
9438 | I915_STATE_WARN(I915_READ(WRPLL_CTL(0)) & WRPLL_PLL_ENABLE, "WRPLL1 enabled\n"); |
9439 | I915_STATE_WARN(I915_READ(WRPLL_CTL(1)) & WRPLL_PLL_ENABLE, "WRPLL2 enabled\n"); | |
e2c719b7 RC |
9440 | I915_STATE_WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n"); |
9441 | I915_STATE_WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE, | |
be256dc7 | 9442 | "CPU PWM1 enabled\n"); |
c5107b87 | 9443 | if (IS_HASWELL(dev)) |
e2c719b7 | 9444 | I915_STATE_WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE, |
c5107b87 | 9445 | "CPU PWM2 enabled\n"); |
e2c719b7 | 9446 | I915_STATE_WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE, |
be256dc7 | 9447 | "PCH PWM1 enabled\n"); |
e2c719b7 | 9448 | I915_STATE_WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE, |
be256dc7 | 9449 | "Utility pin enabled\n"); |
e2c719b7 | 9450 | I915_STATE_WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n"); |
be256dc7 | 9451 | |
9926ada1 PZ |
9452 | /* |
9453 | * In theory we can still leave IRQs enabled, as long as only the HPD | |
9454 | * interrupts remain enabled. We used to check for that, but since it's | |
9455 | * gen-specific and since we only disable LCPLL after we fully disable | |
9456 | * the interrupts, the check below should be enough. | |
9457 | */ | |
e2c719b7 | 9458 | I915_STATE_WARN(intel_irqs_enabled(dev_priv), "IRQs enabled\n"); |
be256dc7 PZ |
9459 | } |
9460 | ||
9ccd5aeb PZ |
9461 | static uint32_t hsw_read_dcomp(struct drm_i915_private *dev_priv) |
9462 | { | |
9463 | struct drm_device *dev = dev_priv->dev; | |
9464 | ||
9465 | if (IS_HASWELL(dev)) | |
9466 | return I915_READ(D_COMP_HSW); | |
9467 | else | |
9468 | return I915_READ(D_COMP_BDW); | |
9469 | } | |
9470 | ||
3c4c9b81 PZ |
9471 | static void hsw_write_dcomp(struct drm_i915_private *dev_priv, uint32_t val) |
9472 | { | |
9473 | struct drm_device *dev = dev_priv->dev; | |
9474 | ||
9475 | if (IS_HASWELL(dev)) { | |
9476 | mutex_lock(&dev_priv->rps.hw_lock); | |
9477 | if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP, | |
9478 | val)) | |
f475dadf | 9479 | DRM_ERROR("Failed to write to D_COMP\n"); |
3c4c9b81 PZ |
9480 | mutex_unlock(&dev_priv->rps.hw_lock); |
9481 | } else { | |
9ccd5aeb PZ |
9482 | I915_WRITE(D_COMP_BDW, val); |
9483 | POSTING_READ(D_COMP_BDW); | |
3c4c9b81 | 9484 | } |
be256dc7 PZ |
9485 | } |
9486 | ||
9487 | /* | |
9488 | * This function implements pieces of two sequences from BSpec: | |
9489 | * - Sequence for display software to disable LCPLL | |
9490 | * - Sequence for display software to allow package C8+ | |
9491 | * The steps implemented here are just the steps that actually touch the LCPLL | |
9492 | * register. Callers should take care of disabling all the display engine | |
9493 | * functions, doing the mode unset, fixing interrupts, etc. | |
9494 | */ | |
6ff58d53 PZ |
9495 | static void hsw_disable_lcpll(struct drm_i915_private *dev_priv, |
9496 | bool switch_to_fclk, bool allow_power_down) | |
be256dc7 PZ |
9497 | { |
9498 | uint32_t val; | |
9499 | ||
9500 | assert_can_disable_lcpll(dev_priv); | |
9501 | ||
9502 | val = I915_READ(LCPLL_CTL); | |
9503 | ||
9504 | if (switch_to_fclk) { | |
9505 | val |= LCPLL_CD_SOURCE_FCLK; | |
9506 | I915_WRITE(LCPLL_CTL, val); | |
9507 | ||
9508 | if (wait_for_atomic_us(I915_READ(LCPLL_CTL) & | |
9509 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
9510 | DRM_ERROR("Switching to FCLK failed\n"); | |
9511 | ||
9512 | val = I915_READ(LCPLL_CTL); | |
9513 | } | |
9514 | ||
9515 | val |= LCPLL_PLL_DISABLE; | |
9516 | I915_WRITE(LCPLL_CTL, val); | |
9517 | POSTING_READ(LCPLL_CTL); | |
9518 | ||
9519 | if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1)) | |
9520 | DRM_ERROR("LCPLL still locked\n"); | |
9521 | ||
9ccd5aeb | 9522 | val = hsw_read_dcomp(dev_priv); |
be256dc7 | 9523 | val |= D_COMP_COMP_DISABLE; |
3c4c9b81 | 9524 | hsw_write_dcomp(dev_priv, val); |
be256dc7 PZ |
9525 | ndelay(100); |
9526 | ||
9ccd5aeb PZ |
9527 | if (wait_for((hsw_read_dcomp(dev_priv) & D_COMP_RCOMP_IN_PROGRESS) == 0, |
9528 | 1)) | |
be256dc7 PZ |
9529 | DRM_ERROR("D_COMP RCOMP still in progress\n"); |
9530 | ||
9531 | if (allow_power_down) { | |
9532 | val = I915_READ(LCPLL_CTL); | |
9533 | val |= LCPLL_POWER_DOWN_ALLOW; | |
9534 | I915_WRITE(LCPLL_CTL, val); | |
9535 | POSTING_READ(LCPLL_CTL); | |
9536 | } | |
9537 | } | |
9538 | ||
9539 | /* | |
9540 | * Fully restores LCPLL, disallowing power down and switching back to LCPLL | |
9541 | * source. | |
9542 | */ | |
6ff58d53 | 9543 | static void hsw_restore_lcpll(struct drm_i915_private *dev_priv) |
be256dc7 PZ |
9544 | { |
9545 | uint32_t val; | |
9546 | ||
9547 | val = I915_READ(LCPLL_CTL); | |
9548 | ||
9549 | if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK | | |
9550 | LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK) | |
9551 | return; | |
9552 | ||
a8a8bd54 PZ |
9553 | /* |
9554 | * Make sure we're not on PC8 state before disabling PC8, otherwise | |
9555 | * we'll hang the machine. To prevent PC8 state, just enable force_wake. | |
a8a8bd54 | 9556 | */ |
59bad947 | 9557 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); |
215733fa | 9558 | |
be256dc7 PZ |
9559 | if (val & LCPLL_POWER_DOWN_ALLOW) { |
9560 | val &= ~LCPLL_POWER_DOWN_ALLOW; | |
9561 | I915_WRITE(LCPLL_CTL, val); | |
35d8f2eb | 9562 | POSTING_READ(LCPLL_CTL); |
be256dc7 PZ |
9563 | } |
9564 | ||
9ccd5aeb | 9565 | val = hsw_read_dcomp(dev_priv); |
be256dc7 PZ |
9566 | val |= D_COMP_COMP_FORCE; |
9567 | val &= ~D_COMP_COMP_DISABLE; | |
3c4c9b81 | 9568 | hsw_write_dcomp(dev_priv, val); |
be256dc7 PZ |
9569 | |
9570 | val = I915_READ(LCPLL_CTL); | |
9571 | val &= ~LCPLL_PLL_DISABLE; | |
9572 | I915_WRITE(LCPLL_CTL, val); | |
9573 | ||
9574 | if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5)) | |
9575 | DRM_ERROR("LCPLL not locked yet\n"); | |
9576 | ||
9577 | if (val & LCPLL_CD_SOURCE_FCLK) { | |
9578 | val = I915_READ(LCPLL_CTL); | |
9579 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
9580 | I915_WRITE(LCPLL_CTL, val); | |
9581 | ||
9582 | if (wait_for_atomic_us((I915_READ(LCPLL_CTL) & | |
9583 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
9584 | DRM_ERROR("Switching back to LCPLL failed\n"); | |
9585 | } | |
215733fa | 9586 | |
59bad947 | 9587 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); |
b6283055 | 9588 | intel_update_cdclk(dev_priv->dev); |
be256dc7 PZ |
9589 | } |
9590 | ||
765dab67 PZ |
9591 | /* |
9592 | * Package states C8 and deeper are really deep PC states that can only be | |
9593 | * reached when all the devices on the system allow it, so even if the graphics | |
9594 | * device allows PC8+, it doesn't mean the system will actually get to these | |
9595 | * states. Our driver only allows PC8+ when going into runtime PM. | |
9596 | * | |
9597 | * The requirements for PC8+ are that all the outputs are disabled, the power | |
9598 | * well is disabled and most interrupts are disabled, and these are also | |
9599 | * requirements for runtime PM. When these conditions are met, we manually do | |
9600 | * the other conditions: disable the interrupts, clocks and switch LCPLL refclk | |
9601 | * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard | |
9602 | * hang the machine. | |
9603 | * | |
9604 | * When we really reach PC8 or deeper states (not just when we allow it) we lose | |
9605 | * the state of some registers, so when we come back from PC8+ we need to | |
9606 | * restore this state. We don't get into PC8+ if we're not in RC6, so we don't | |
9607 | * need to take care of the registers kept by RC6. Notice that this happens even | |
9608 | * if we don't put the device in PCI D3 state (which is what currently happens | |
9609 | * because of the runtime PM support). | |
9610 | * | |
9611 | * For more, read "Display Sequences for Package C8" on the hardware | |
9612 | * documentation. | |
9613 | */ | |
a14cb6fc | 9614 | void hsw_enable_pc8(struct drm_i915_private *dev_priv) |
c67a470b | 9615 | { |
c67a470b PZ |
9616 | struct drm_device *dev = dev_priv->dev; |
9617 | uint32_t val; | |
9618 | ||
c67a470b PZ |
9619 | DRM_DEBUG_KMS("Enabling package C8+\n"); |
9620 | ||
c2699524 | 9621 | if (HAS_PCH_LPT_LP(dev)) { |
c67a470b PZ |
9622 | val = I915_READ(SOUTH_DSPCLK_GATE_D); |
9623 | val &= ~PCH_LP_PARTITION_LEVEL_DISABLE; | |
9624 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
9625 | } | |
9626 | ||
9627 | lpt_disable_clkout_dp(dev); | |
c67a470b PZ |
9628 | hsw_disable_lcpll(dev_priv, true, true); |
9629 | } | |
9630 | ||
a14cb6fc | 9631 | void hsw_disable_pc8(struct drm_i915_private *dev_priv) |
c67a470b PZ |
9632 | { |
9633 | struct drm_device *dev = dev_priv->dev; | |
9634 | uint32_t val; | |
9635 | ||
c67a470b PZ |
9636 | DRM_DEBUG_KMS("Disabling package C8+\n"); |
9637 | ||
9638 | hsw_restore_lcpll(dev_priv); | |
c67a470b PZ |
9639 | lpt_init_pch_refclk(dev); |
9640 | ||
c2699524 | 9641 | if (HAS_PCH_LPT_LP(dev)) { |
c67a470b PZ |
9642 | val = I915_READ(SOUTH_DSPCLK_GATE_D); |
9643 | val |= PCH_LP_PARTITION_LEVEL_DISABLE; | |
9644 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
9645 | } | |
9646 | ||
9647 | intel_prepare_ddi(dev); | |
c67a470b PZ |
9648 | } |
9649 | ||
27c329ed | 9650 | static void broxton_modeset_commit_cdclk(struct drm_atomic_state *old_state) |
f8437dd1 | 9651 | { |
a821fc46 | 9652 | struct drm_device *dev = old_state->dev; |
27c329ed | 9653 | unsigned int req_cdclk = to_intel_atomic_state(old_state)->cdclk; |
f8437dd1 | 9654 | |
27c329ed | 9655 | broxton_set_cdclk(dev, req_cdclk); |
f8437dd1 VK |
9656 | } |
9657 | ||
b432e5cf | 9658 | /* compute the max rate for new configuration */ |
27c329ed | 9659 | static int ilk_max_pixel_rate(struct drm_atomic_state *state) |
b432e5cf | 9660 | { |
b432e5cf | 9661 | struct intel_crtc *intel_crtc; |
27c329ed | 9662 | struct intel_crtc_state *crtc_state; |
b432e5cf | 9663 | int max_pixel_rate = 0; |
b432e5cf | 9664 | |
27c329ed ML |
9665 | for_each_intel_crtc(state->dev, intel_crtc) { |
9666 | int pixel_rate; | |
9667 | ||
9668 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); | |
9669 | if (IS_ERR(crtc_state)) | |
9670 | return PTR_ERR(crtc_state); | |
9671 | ||
9672 | if (!crtc_state->base.enable) | |
b432e5cf VS |
9673 | continue; |
9674 | ||
27c329ed | 9675 | pixel_rate = ilk_pipe_pixel_rate(crtc_state); |
b432e5cf VS |
9676 | |
9677 | /* pixel rate mustn't exceed 95% of cdclk with IPS on BDW */ | |
27c329ed | 9678 | if (IS_BROADWELL(state->dev) && crtc_state->ips_enabled) |
b432e5cf VS |
9679 | pixel_rate = DIV_ROUND_UP(pixel_rate * 100, 95); |
9680 | ||
9681 | max_pixel_rate = max(max_pixel_rate, pixel_rate); | |
9682 | } | |
9683 | ||
9684 | return max_pixel_rate; | |
9685 | } | |
9686 | ||
9687 | static void broadwell_set_cdclk(struct drm_device *dev, int cdclk) | |
9688 | { | |
9689 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9690 | uint32_t val, data; | |
9691 | int ret; | |
9692 | ||
9693 | if (WARN((I915_READ(LCPLL_CTL) & | |
9694 | (LCPLL_PLL_DISABLE | LCPLL_PLL_LOCK | | |
9695 | LCPLL_CD_CLOCK_DISABLE | LCPLL_ROOT_CD_CLOCK_DISABLE | | |
9696 | LCPLL_CD2X_CLOCK_DISABLE | LCPLL_POWER_DOWN_ALLOW | | |
9697 | LCPLL_CD_SOURCE_FCLK)) != LCPLL_PLL_LOCK, | |
9698 | "trying to change cdclk frequency with cdclk not enabled\n")) | |
9699 | return; | |
9700 | ||
9701 | mutex_lock(&dev_priv->rps.hw_lock); | |
9702 | ret = sandybridge_pcode_write(dev_priv, | |
9703 | BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ, 0x0); | |
9704 | mutex_unlock(&dev_priv->rps.hw_lock); | |
9705 | if (ret) { | |
9706 | DRM_ERROR("failed to inform pcode about cdclk change\n"); | |
9707 | return; | |
9708 | } | |
9709 | ||
9710 | val = I915_READ(LCPLL_CTL); | |
9711 | val |= LCPLL_CD_SOURCE_FCLK; | |
9712 | I915_WRITE(LCPLL_CTL, val); | |
9713 | ||
9714 | if (wait_for_atomic_us(I915_READ(LCPLL_CTL) & | |
9715 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
9716 | DRM_ERROR("Switching to FCLK failed\n"); | |
9717 | ||
9718 | val = I915_READ(LCPLL_CTL); | |
9719 | val &= ~LCPLL_CLK_FREQ_MASK; | |
9720 | ||
9721 | switch (cdclk) { | |
9722 | case 450000: | |
9723 | val |= LCPLL_CLK_FREQ_450; | |
9724 | data = 0; | |
9725 | break; | |
9726 | case 540000: | |
9727 | val |= LCPLL_CLK_FREQ_54O_BDW; | |
9728 | data = 1; | |
9729 | break; | |
9730 | case 337500: | |
9731 | val |= LCPLL_CLK_FREQ_337_5_BDW; | |
9732 | data = 2; | |
9733 | break; | |
9734 | case 675000: | |
9735 | val |= LCPLL_CLK_FREQ_675_BDW; | |
9736 | data = 3; | |
9737 | break; | |
9738 | default: | |
9739 | WARN(1, "invalid cdclk frequency\n"); | |
9740 | return; | |
9741 | } | |
9742 | ||
9743 | I915_WRITE(LCPLL_CTL, val); | |
9744 | ||
9745 | val = I915_READ(LCPLL_CTL); | |
9746 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
9747 | I915_WRITE(LCPLL_CTL, val); | |
9748 | ||
9749 | if (wait_for_atomic_us((I915_READ(LCPLL_CTL) & | |
9750 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
9751 | DRM_ERROR("Switching back to LCPLL failed\n"); | |
9752 | ||
9753 | mutex_lock(&dev_priv->rps.hw_lock); | |
9754 | sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, data); | |
9755 | mutex_unlock(&dev_priv->rps.hw_lock); | |
9756 | ||
9757 | intel_update_cdclk(dev); | |
9758 | ||
9759 | WARN(cdclk != dev_priv->cdclk_freq, | |
9760 | "cdclk requested %d kHz but got %d kHz\n", | |
9761 | cdclk, dev_priv->cdclk_freq); | |
9762 | } | |
9763 | ||
27c329ed | 9764 | static int broadwell_modeset_calc_cdclk(struct drm_atomic_state *state) |
b432e5cf | 9765 | { |
27c329ed ML |
9766 | struct drm_i915_private *dev_priv = to_i915(state->dev); |
9767 | int max_pixclk = ilk_max_pixel_rate(state); | |
b432e5cf VS |
9768 | int cdclk; |
9769 | ||
9770 | /* | |
9771 | * FIXME should also account for plane ratio | |
9772 | * once 64bpp pixel formats are supported. | |
9773 | */ | |
27c329ed | 9774 | if (max_pixclk > 540000) |
b432e5cf | 9775 | cdclk = 675000; |
27c329ed | 9776 | else if (max_pixclk > 450000) |
b432e5cf | 9777 | cdclk = 540000; |
27c329ed | 9778 | else if (max_pixclk > 337500) |
b432e5cf VS |
9779 | cdclk = 450000; |
9780 | else | |
9781 | cdclk = 337500; | |
9782 | ||
b432e5cf | 9783 | if (cdclk > dev_priv->max_cdclk_freq) { |
63ba534e ML |
9784 | DRM_DEBUG_KMS("requested cdclk (%d kHz) exceeds max (%d kHz)\n", |
9785 | cdclk, dev_priv->max_cdclk_freq); | |
9786 | return -EINVAL; | |
b432e5cf VS |
9787 | } |
9788 | ||
27c329ed | 9789 | to_intel_atomic_state(state)->cdclk = cdclk; |
b432e5cf VS |
9790 | |
9791 | return 0; | |
9792 | } | |
9793 | ||
27c329ed | 9794 | static void broadwell_modeset_commit_cdclk(struct drm_atomic_state *old_state) |
b432e5cf | 9795 | { |
27c329ed ML |
9796 | struct drm_device *dev = old_state->dev; |
9797 | unsigned int req_cdclk = to_intel_atomic_state(old_state)->cdclk; | |
b432e5cf | 9798 | |
27c329ed | 9799 | broadwell_set_cdclk(dev, req_cdclk); |
b432e5cf VS |
9800 | } |
9801 | ||
190f68c5 ACO |
9802 | static int haswell_crtc_compute_clock(struct intel_crtc *crtc, |
9803 | struct intel_crtc_state *crtc_state) | |
09b4ddf9 | 9804 | { |
190f68c5 | 9805 | if (!intel_ddi_pll_select(crtc, crtc_state)) |
6441ab5f | 9806 | return -EINVAL; |
716c2e55 | 9807 | |
c7653199 | 9808 | crtc->lowfreq_avail = false; |
644cef34 | 9809 | |
c8f7a0db | 9810 | return 0; |
79e53945 JB |
9811 | } |
9812 | ||
3760b59c S |
9813 | static void bxt_get_ddi_pll(struct drm_i915_private *dev_priv, |
9814 | enum port port, | |
9815 | struct intel_crtc_state *pipe_config) | |
9816 | { | |
9817 | switch (port) { | |
9818 | case PORT_A: | |
9819 | pipe_config->ddi_pll_sel = SKL_DPLL0; | |
9820 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL1; | |
9821 | break; | |
9822 | case PORT_B: | |
9823 | pipe_config->ddi_pll_sel = SKL_DPLL1; | |
9824 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL2; | |
9825 | break; | |
9826 | case PORT_C: | |
9827 | pipe_config->ddi_pll_sel = SKL_DPLL2; | |
9828 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL3; | |
9829 | break; | |
9830 | default: | |
9831 | DRM_ERROR("Incorrect port type\n"); | |
9832 | } | |
9833 | } | |
9834 | ||
96b7dfb7 S |
9835 | static void skylake_get_ddi_pll(struct drm_i915_private *dev_priv, |
9836 | enum port port, | |
5cec258b | 9837 | struct intel_crtc_state *pipe_config) |
96b7dfb7 | 9838 | { |
3148ade7 | 9839 | u32 temp, dpll_ctl1; |
96b7dfb7 S |
9840 | |
9841 | temp = I915_READ(DPLL_CTRL2) & DPLL_CTRL2_DDI_CLK_SEL_MASK(port); | |
9842 | pipe_config->ddi_pll_sel = temp >> (port * 3 + 1); | |
9843 | ||
9844 | switch (pipe_config->ddi_pll_sel) { | |
3148ade7 DL |
9845 | case SKL_DPLL0: |
9846 | /* | |
9847 | * On SKL the eDP DPLL (DPLL0 as we don't use SSC) is not part | |
9848 | * of the shared DPLL framework and thus needs to be read out | |
9849 | * separately | |
9850 | */ | |
9851 | dpll_ctl1 = I915_READ(DPLL_CTRL1); | |
9852 | pipe_config->dpll_hw_state.ctrl1 = dpll_ctl1 & 0x3f; | |
9853 | break; | |
96b7dfb7 S |
9854 | case SKL_DPLL1: |
9855 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL1; | |
9856 | break; | |
9857 | case SKL_DPLL2: | |
9858 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL2; | |
9859 | break; | |
9860 | case SKL_DPLL3: | |
9861 | pipe_config->shared_dpll = DPLL_ID_SKL_DPLL3; | |
9862 | break; | |
96b7dfb7 S |
9863 | } |
9864 | } | |
9865 | ||
7d2c8175 DL |
9866 | static void haswell_get_ddi_pll(struct drm_i915_private *dev_priv, |
9867 | enum port port, | |
5cec258b | 9868 | struct intel_crtc_state *pipe_config) |
7d2c8175 DL |
9869 | { |
9870 | pipe_config->ddi_pll_sel = I915_READ(PORT_CLK_SEL(port)); | |
9871 | ||
9872 | switch (pipe_config->ddi_pll_sel) { | |
9873 | case PORT_CLK_SEL_WRPLL1: | |
9874 | pipe_config->shared_dpll = DPLL_ID_WRPLL1; | |
9875 | break; | |
9876 | case PORT_CLK_SEL_WRPLL2: | |
9877 | pipe_config->shared_dpll = DPLL_ID_WRPLL2; | |
9878 | break; | |
00490c22 ML |
9879 | case PORT_CLK_SEL_SPLL: |
9880 | pipe_config->shared_dpll = DPLL_ID_SPLL; | |
79bd23da | 9881 | break; |
7d2c8175 DL |
9882 | } |
9883 | } | |
9884 | ||
26804afd | 9885 | static void haswell_get_ddi_port_state(struct intel_crtc *crtc, |
5cec258b | 9886 | struct intel_crtc_state *pipe_config) |
26804afd DV |
9887 | { |
9888 | struct drm_device *dev = crtc->base.dev; | |
9889 | struct drm_i915_private *dev_priv = dev->dev_private; | |
d452c5b6 | 9890 | struct intel_shared_dpll *pll; |
26804afd DV |
9891 | enum port port; |
9892 | uint32_t tmp; | |
9893 | ||
9894 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder)); | |
9895 | ||
9896 | port = (tmp & TRANS_DDI_PORT_MASK) >> TRANS_DDI_PORT_SHIFT; | |
9897 | ||
ef11bdb3 | 9898 | if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) |
96b7dfb7 | 9899 | skylake_get_ddi_pll(dev_priv, port, pipe_config); |
3760b59c S |
9900 | else if (IS_BROXTON(dev)) |
9901 | bxt_get_ddi_pll(dev_priv, port, pipe_config); | |
96b7dfb7 S |
9902 | else |
9903 | haswell_get_ddi_pll(dev_priv, port, pipe_config); | |
9cd86933 | 9904 | |
d452c5b6 DV |
9905 | if (pipe_config->shared_dpll >= 0) { |
9906 | pll = &dev_priv->shared_dplls[pipe_config->shared_dpll]; | |
9907 | ||
9908 | WARN_ON(!pll->get_hw_state(dev_priv, pll, | |
9909 | &pipe_config->dpll_hw_state)); | |
9910 | } | |
9911 | ||
26804afd DV |
9912 | /* |
9913 | * Haswell has only FDI/PCH transcoder A. It is which is connected to | |
9914 | * DDI E. So just check whether this pipe is wired to DDI E and whether | |
9915 | * the PCH transcoder is on. | |
9916 | */ | |
ca370455 DL |
9917 | if (INTEL_INFO(dev)->gen < 9 && |
9918 | (port == PORT_E) && I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) { | |
26804afd DV |
9919 | pipe_config->has_pch_encoder = true; |
9920 | ||
9921 | tmp = I915_READ(FDI_RX_CTL(PIPE_A)); | |
9922 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
9923 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
9924 | ||
9925 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
9926 | } | |
9927 | } | |
9928 | ||
0e8ffe1b | 9929 | static bool haswell_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 9930 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
9931 | { |
9932 | struct drm_device *dev = crtc->base.dev; | |
9933 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa2fe9a | 9934 | enum intel_display_power_domain pfit_domain; |
0e8ffe1b DV |
9935 | uint32_t tmp; |
9936 | ||
f458ebbc | 9937 | if (!intel_display_power_is_enabled(dev_priv, |
b5482bd0 ID |
9938 | POWER_DOMAIN_PIPE(crtc->pipe))) |
9939 | return false; | |
9940 | ||
e143a21c | 9941 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 DV |
9942 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
9943 | ||
eccb140b DV |
9944 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP)); |
9945 | if (tmp & TRANS_DDI_FUNC_ENABLE) { | |
9946 | enum pipe trans_edp_pipe; | |
9947 | switch (tmp & TRANS_DDI_EDP_INPUT_MASK) { | |
9948 | default: | |
9949 | WARN(1, "unknown pipe linked to edp transcoder\n"); | |
9950 | case TRANS_DDI_EDP_INPUT_A_ONOFF: | |
9951 | case TRANS_DDI_EDP_INPUT_A_ON: | |
9952 | trans_edp_pipe = PIPE_A; | |
9953 | break; | |
9954 | case TRANS_DDI_EDP_INPUT_B_ONOFF: | |
9955 | trans_edp_pipe = PIPE_B; | |
9956 | break; | |
9957 | case TRANS_DDI_EDP_INPUT_C_ONOFF: | |
9958 | trans_edp_pipe = PIPE_C; | |
9959 | break; | |
9960 | } | |
9961 | ||
9962 | if (trans_edp_pipe == crtc->pipe) | |
9963 | pipe_config->cpu_transcoder = TRANSCODER_EDP; | |
9964 | } | |
9965 | ||
f458ebbc | 9966 | if (!intel_display_power_is_enabled(dev_priv, |
eccb140b | 9967 | POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder))) |
2bfce950 PZ |
9968 | return false; |
9969 | ||
eccb140b | 9970 | tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder)); |
0e8ffe1b DV |
9971 | if (!(tmp & PIPECONF_ENABLE)) |
9972 | return false; | |
9973 | ||
26804afd | 9974 | haswell_get_ddi_port_state(crtc, pipe_config); |
627eb5a3 | 9975 | |
1bd1bd80 DV |
9976 | intel_get_pipe_timings(crtc, pipe_config); |
9977 | ||
a1b2278e CK |
9978 | if (INTEL_INFO(dev)->gen >= 9) { |
9979 | skl_init_scalers(dev, crtc, pipe_config); | |
9980 | } | |
9981 | ||
2fa2fe9a | 9982 | pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe); |
af99ceda CK |
9983 | |
9984 | if (INTEL_INFO(dev)->gen >= 9) { | |
9985 | pipe_config->scaler_state.scaler_id = -1; | |
9986 | pipe_config->scaler_state.scaler_users &= ~(1 << SKL_CRTC_INDEX); | |
9987 | } | |
9988 | ||
bd2e244f | 9989 | if (intel_display_power_is_enabled(dev_priv, pfit_domain)) { |
1c132b44 | 9990 | if (INTEL_INFO(dev)->gen >= 9) |
bd2e244f | 9991 | skylake_get_pfit_config(crtc, pipe_config); |
ff6d9f55 | 9992 | else |
1c132b44 | 9993 | ironlake_get_pfit_config(crtc, pipe_config); |
bd2e244f | 9994 | } |
88adfff1 | 9995 | |
e59150dc JB |
9996 | if (IS_HASWELL(dev)) |
9997 | pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) && | |
9998 | (I915_READ(IPS_CTL) & IPS_ENABLE); | |
42db64ef | 9999 | |
ebb69c95 CT |
10000 | if (pipe_config->cpu_transcoder != TRANSCODER_EDP) { |
10001 | pipe_config->pixel_multiplier = | |
10002 | I915_READ(PIPE_MULT(pipe_config->cpu_transcoder)) + 1; | |
10003 | } else { | |
10004 | pipe_config->pixel_multiplier = 1; | |
10005 | } | |
6c49f241 | 10006 | |
0e8ffe1b DV |
10007 | return true; |
10008 | } | |
10009 | ||
560b85bb CW |
10010 | static void i845_update_cursor(struct drm_crtc *crtc, u32 base) |
10011 | { | |
10012 | struct drm_device *dev = crtc->dev; | |
10013 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10014 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
dc41c154 | 10015 | uint32_t cntl = 0, size = 0; |
560b85bb | 10016 | |
dc41c154 | 10017 | if (base) { |
3dd512fb MR |
10018 | unsigned int width = intel_crtc->base.cursor->state->crtc_w; |
10019 | unsigned int height = intel_crtc->base.cursor->state->crtc_h; | |
dc41c154 VS |
10020 | unsigned int stride = roundup_pow_of_two(width) * 4; |
10021 | ||
10022 | switch (stride) { | |
10023 | default: | |
10024 | WARN_ONCE(1, "Invalid cursor width/stride, width=%u, stride=%u\n", | |
10025 | width, stride); | |
10026 | stride = 256; | |
10027 | /* fallthrough */ | |
10028 | case 256: | |
10029 | case 512: | |
10030 | case 1024: | |
10031 | case 2048: | |
10032 | break; | |
4b0e333e CW |
10033 | } |
10034 | ||
dc41c154 VS |
10035 | cntl |= CURSOR_ENABLE | |
10036 | CURSOR_GAMMA_ENABLE | | |
10037 | CURSOR_FORMAT_ARGB | | |
10038 | CURSOR_STRIDE(stride); | |
10039 | ||
10040 | size = (height << 12) | width; | |
4b0e333e | 10041 | } |
560b85bb | 10042 | |
dc41c154 VS |
10043 | if (intel_crtc->cursor_cntl != 0 && |
10044 | (intel_crtc->cursor_base != base || | |
10045 | intel_crtc->cursor_size != size || | |
10046 | intel_crtc->cursor_cntl != cntl)) { | |
10047 | /* On these chipsets we can only modify the base/size/stride | |
10048 | * whilst the cursor is disabled. | |
10049 | */ | |
0b87c24e VS |
10050 | I915_WRITE(CURCNTR(PIPE_A), 0); |
10051 | POSTING_READ(CURCNTR(PIPE_A)); | |
dc41c154 | 10052 | intel_crtc->cursor_cntl = 0; |
4b0e333e | 10053 | } |
560b85bb | 10054 | |
99d1f387 | 10055 | if (intel_crtc->cursor_base != base) { |
0b87c24e | 10056 | I915_WRITE(CURBASE(PIPE_A), base); |
99d1f387 VS |
10057 | intel_crtc->cursor_base = base; |
10058 | } | |
4726e0b0 | 10059 | |
dc41c154 VS |
10060 | if (intel_crtc->cursor_size != size) { |
10061 | I915_WRITE(CURSIZE, size); | |
10062 | intel_crtc->cursor_size = size; | |
4b0e333e | 10063 | } |
560b85bb | 10064 | |
4b0e333e | 10065 | if (intel_crtc->cursor_cntl != cntl) { |
0b87c24e VS |
10066 | I915_WRITE(CURCNTR(PIPE_A), cntl); |
10067 | POSTING_READ(CURCNTR(PIPE_A)); | |
4b0e333e | 10068 | intel_crtc->cursor_cntl = cntl; |
560b85bb | 10069 | } |
560b85bb CW |
10070 | } |
10071 | ||
560b85bb | 10072 | static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base) |
65a21cd6 JB |
10073 | { |
10074 | struct drm_device *dev = crtc->dev; | |
10075 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10076 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
10077 | int pipe = intel_crtc->pipe; | |
4b0e333e CW |
10078 | uint32_t cntl; |
10079 | ||
10080 | cntl = 0; | |
10081 | if (base) { | |
10082 | cntl = MCURSOR_GAMMA_ENABLE; | |
3dd512fb | 10083 | switch (intel_crtc->base.cursor->state->crtc_w) { |
4726e0b0 SK |
10084 | case 64: |
10085 | cntl |= CURSOR_MODE_64_ARGB_AX; | |
10086 | break; | |
10087 | case 128: | |
10088 | cntl |= CURSOR_MODE_128_ARGB_AX; | |
10089 | break; | |
10090 | case 256: | |
10091 | cntl |= CURSOR_MODE_256_ARGB_AX; | |
10092 | break; | |
10093 | default: | |
3dd512fb | 10094 | MISSING_CASE(intel_crtc->base.cursor->state->crtc_w); |
4726e0b0 | 10095 | return; |
65a21cd6 | 10096 | } |
4b0e333e | 10097 | cntl |= pipe << 28; /* Connect to correct pipe */ |
47bf17a7 | 10098 | |
fc6f93bc | 10099 | if (HAS_DDI(dev)) |
47bf17a7 | 10100 | cntl |= CURSOR_PIPE_CSC_ENABLE; |
4b0e333e | 10101 | } |
65a21cd6 | 10102 | |
8e7d688b | 10103 | if (crtc->cursor->state->rotation == BIT(DRM_ROTATE_180)) |
4398ad45 VS |
10104 | cntl |= CURSOR_ROTATE_180; |
10105 | ||
4b0e333e CW |
10106 | if (intel_crtc->cursor_cntl != cntl) { |
10107 | I915_WRITE(CURCNTR(pipe), cntl); | |
10108 | POSTING_READ(CURCNTR(pipe)); | |
10109 | intel_crtc->cursor_cntl = cntl; | |
65a21cd6 | 10110 | } |
4b0e333e | 10111 | |
65a21cd6 | 10112 | /* and commit changes on next vblank */ |
5efb3e28 VS |
10113 | I915_WRITE(CURBASE(pipe), base); |
10114 | POSTING_READ(CURBASE(pipe)); | |
99d1f387 VS |
10115 | |
10116 | intel_crtc->cursor_base = base; | |
65a21cd6 JB |
10117 | } |
10118 | ||
cda4b7d3 | 10119 | /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */ |
6b383a7f CW |
10120 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, |
10121 | bool on) | |
cda4b7d3 CW |
10122 | { |
10123 | struct drm_device *dev = crtc->dev; | |
10124 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10125 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
10126 | int pipe = intel_crtc->pipe; | |
9b4101be ML |
10127 | struct drm_plane_state *cursor_state = crtc->cursor->state; |
10128 | int x = cursor_state->crtc_x; | |
10129 | int y = cursor_state->crtc_y; | |
d6e4db15 | 10130 | u32 base = 0, pos = 0; |
cda4b7d3 | 10131 | |
d6e4db15 | 10132 | if (on) |
cda4b7d3 | 10133 | base = intel_crtc->cursor_addr; |
cda4b7d3 | 10134 | |
6e3c9717 | 10135 | if (x >= intel_crtc->config->pipe_src_w) |
d6e4db15 VS |
10136 | base = 0; |
10137 | ||
6e3c9717 | 10138 | if (y >= intel_crtc->config->pipe_src_h) |
cda4b7d3 CW |
10139 | base = 0; |
10140 | ||
10141 | if (x < 0) { | |
9b4101be | 10142 | if (x + cursor_state->crtc_w <= 0) |
cda4b7d3 CW |
10143 | base = 0; |
10144 | ||
10145 | pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT; | |
10146 | x = -x; | |
10147 | } | |
10148 | pos |= x << CURSOR_X_SHIFT; | |
10149 | ||
10150 | if (y < 0) { | |
9b4101be | 10151 | if (y + cursor_state->crtc_h <= 0) |
cda4b7d3 CW |
10152 | base = 0; |
10153 | ||
10154 | pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT; | |
10155 | y = -y; | |
10156 | } | |
10157 | pos |= y << CURSOR_Y_SHIFT; | |
10158 | ||
4b0e333e | 10159 | if (base == 0 && intel_crtc->cursor_base == 0) |
cda4b7d3 CW |
10160 | return; |
10161 | ||
5efb3e28 VS |
10162 | I915_WRITE(CURPOS(pipe), pos); |
10163 | ||
4398ad45 VS |
10164 | /* ILK+ do this automagically */ |
10165 | if (HAS_GMCH_DISPLAY(dev) && | |
8e7d688b | 10166 | crtc->cursor->state->rotation == BIT(DRM_ROTATE_180)) { |
9b4101be ML |
10167 | base += (cursor_state->crtc_h * |
10168 | cursor_state->crtc_w - 1) * 4; | |
4398ad45 VS |
10169 | } |
10170 | ||
8ac54669 | 10171 | if (IS_845G(dev) || IS_I865G(dev)) |
5efb3e28 VS |
10172 | i845_update_cursor(crtc, base); |
10173 | else | |
10174 | i9xx_update_cursor(crtc, base); | |
cda4b7d3 CW |
10175 | } |
10176 | ||
dc41c154 VS |
10177 | static bool cursor_size_ok(struct drm_device *dev, |
10178 | uint32_t width, uint32_t height) | |
10179 | { | |
10180 | if (width == 0 || height == 0) | |
10181 | return false; | |
10182 | ||
10183 | /* | |
10184 | * 845g/865g are special in that they are only limited by | |
10185 | * the width of their cursors, the height is arbitrary up to | |
10186 | * the precision of the register. Everything else requires | |
10187 | * square cursors, limited to a few power-of-two sizes. | |
10188 | */ | |
10189 | if (IS_845G(dev) || IS_I865G(dev)) { | |
10190 | if ((width & 63) != 0) | |
10191 | return false; | |
10192 | ||
10193 | if (width > (IS_845G(dev) ? 64 : 512)) | |
10194 | return false; | |
10195 | ||
10196 | if (height > 1023) | |
10197 | return false; | |
10198 | } else { | |
10199 | switch (width | height) { | |
10200 | case 256: | |
10201 | case 128: | |
10202 | if (IS_GEN2(dev)) | |
10203 | return false; | |
10204 | case 64: | |
10205 | break; | |
10206 | default: | |
10207 | return false; | |
10208 | } | |
10209 | } | |
10210 | ||
10211 | return true; | |
10212 | } | |
10213 | ||
79e53945 | 10214 | static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green, |
7203425a | 10215 | u16 *blue, uint32_t start, uint32_t size) |
79e53945 | 10216 | { |
7203425a | 10217 | int end = (start + size > 256) ? 256 : start + size, i; |
79e53945 | 10218 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 10219 | |
7203425a | 10220 | for (i = start; i < end; i++) { |
79e53945 JB |
10221 | intel_crtc->lut_r[i] = red[i] >> 8; |
10222 | intel_crtc->lut_g[i] = green[i] >> 8; | |
10223 | intel_crtc->lut_b[i] = blue[i] >> 8; | |
10224 | } | |
10225 | ||
10226 | intel_crtc_load_lut(crtc); | |
10227 | } | |
10228 | ||
79e53945 JB |
10229 | /* VESA 640x480x72Hz mode to set on the pipe */ |
10230 | static struct drm_display_mode load_detect_mode = { | |
10231 | DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664, | |
10232 | 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), | |
10233 | }; | |
10234 | ||
a8bb6818 DV |
10235 | struct drm_framebuffer * |
10236 | __intel_framebuffer_create(struct drm_device *dev, | |
10237 | struct drm_mode_fb_cmd2 *mode_cmd, | |
10238 | struct drm_i915_gem_object *obj) | |
d2dff872 CW |
10239 | { |
10240 | struct intel_framebuffer *intel_fb; | |
10241 | int ret; | |
10242 | ||
10243 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); | |
dcb1394e | 10244 | if (!intel_fb) |
d2dff872 | 10245 | return ERR_PTR(-ENOMEM); |
d2dff872 CW |
10246 | |
10247 | ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj); | |
dd4916c5 DV |
10248 | if (ret) |
10249 | goto err; | |
d2dff872 CW |
10250 | |
10251 | return &intel_fb->base; | |
dcb1394e | 10252 | |
dd4916c5 | 10253 | err: |
dd4916c5 | 10254 | kfree(intel_fb); |
dd4916c5 | 10255 | return ERR_PTR(ret); |
d2dff872 CW |
10256 | } |
10257 | ||
b5ea642a | 10258 | static struct drm_framebuffer * |
a8bb6818 DV |
10259 | intel_framebuffer_create(struct drm_device *dev, |
10260 | struct drm_mode_fb_cmd2 *mode_cmd, | |
10261 | struct drm_i915_gem_object *obj) | |
10262 | { | |
10263 | struct drm_framebuffer *fb; | |
10264 | int ret; | |
10265 | ||
10266 | ret = i915_mutex_lock_interruptible(dev); | |
10267 | if (ret) | |
10268 | return ERR_PTR(ret); | |
10269 | fb = __intel_framebuffer_create(dev, mode_cmd, obj); | |
10270 | mutex_unlock(&dev->struct_mutex); | |
10271 | ||
10272 | return fb; | |
10273 | } | |
10274 | ||
d2dff872 CW |
10275 | static u32 |
10276 | intel_framebuffer_pitch_for_width(int width, int bpp) | |
10277 | { | |
10278 | u32 pitch = DIV_ROUND_UP(width * bpp, 8); | |
10279 | return ALIGN(pitch, 64); | |
10280 | } | |
10281 | ||
10282 | static u32 | |
10283 | intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp) | |
10284 | { | |
10285 | u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp); | |
1267a26b | 10286 | return PAGE_ALIGN(pitch * mode->vdisplay); |
d2dff872 CW |
10287 | } |
10288 | ||
10289 | static struct drm_framebuffer * | |
10290 | intel_framebuffer_create_for_mode(struct drm_device *dev, | |
10291 | struct drm_display_mode *mode, | |
10292 | int depth, int bpp) | |
10293 | { | |
dcb1394e | 10294 | struct drm_framebuffer *fb; |
d2dff872 | 10295 | struct drm_i915_gem_object *obj; |
0fed39bd | 10296 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; |
d2dff872 CW |
10297 | |
10298 | obj = i915_gem_alloc_object(dev, | |
10299 | intel_framebuffer_size_for_mode(mode, bpp)); | |
10300 | if (obj == NULL) | |
10301 | return ERR_PTR(-ENOMEM); | |
10302 | ||
10303 | mode_cmd.width = mode->hdisplay; | |
10304 | mode_cmd.height = mode->vdisplay; | |
308e5bcb JB |
10305 | mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width, |
10306 | bpp); | |
5ca0c34a | 10307 | mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth); |
d2dff872 | 10308 | |
dcb1394e LW |
10309 | fb = intel_framebuffer_create(dev, &mode_cmd, obj); |
10310 | if (IS_ERR(fb)) | |
10311 | drm_gem_object_unreference_unlocked(&obj->base); | |
10312 | ||
10313 | return fb; | |
d2dff872 CW |
10314 | } |
10315 | ||
10316 | static struct drm_framebuffer * | |
10317 | mode_fits_in_fbdev(struct drm_device *dev, | |
10318 | struct drm_display_mode *mode) | |
10319 | { | |
0695726e | 10320 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
d2dff872 CW |
10321 | struct drm_i915_private *dev_priv = dev->dev_private; |
10322 | struct drm_i915_gem_object *obj; | |
10323 | struct drm_framebuffer *fb; | |
10324 | ||
4c0e5528 | 10325 | if (!dev_priv->fbdev) |
d2dff872 CW |
10326 | return NULL; |
10327 | ||
4c0e5528 | 10328 | if (!dev_priv->fbdev->fb) |
d2dff872 CW |
10329 | return NULL; |
10330 | ||
4c0e5528 DV |
10331 | obj = dev_priv->fbdev->fb->obj; |
10332 | BUG_ON(!obj); | |
10333 | ||
8bcd4553 | 10334 | fb = &dev_priv->fbdev->fb->base; |
01f2c773 VS |
10335 | if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay, |
10336 | fb->bits_per_pixel)) | |
d2dff872 CW |
10337 | return NULL; |
10338 | ||
01f2c773 | 10339 | if (obj->base.size < mode->vdisplay * fb->pitches[0]) |
d2dff872 CW |
10340 | return NULL; |
10341 | ||
10342 | return fb; | |
4520f53a DV |
10343 | #else |
10344 | return NULL; | |
10345 | #endif | |
d2dff872 CW |
10346 | } |
10347 | ||
d3a40d1b ACO |
10348 | static int intel_modeset_setup_plane_state(struct drm_atomic_state *state, |
10349 | struct drm_crtc *crtc, | |
10350 | struct drm_display_mode *mode, | |
10351 | struct drm_framebuffer *fb, | |
10352 | int x, int y) | |
10353 | { | |
10354 | struct drm_plane_state *plane_state; | |
10355 | int hdisplay, vdisplay; | |
10356 | int ret; | |
10357 | ||
10358 | plane_state = drm_atomic_get_plane_state(state, crtc->primary); | |
10359 | if (IS_ERR(plane_state)) | |
10360 | return PTR_ERR(plane_state); | |
10361 | ||
10362 | if (mode) | |
10363 | drm_crtc_get_hv_timing(mode, &hdisplay, &vdisplay); | |
10364 | else | |
10365 | hdisplay = vdisplay = 0; | |
10366 | ||
10367 | ret = drm_atomic_set_crtc_for_plane(plane_state, fb ? crtc : NULL); | |
10368 | if (ret) | |
10369 | return ret; | |
10370 | drm_atomic_set_fb_for_plane(plane_state, fb); | |
10371 | plane_state->crtc_x = 0; | |
10372 | plane_state->crtc_y = 0; | |
10373 | plane_state->crtc_w = hdisplay; | |
10374 | plane_state->crtc_h = vdisplay; | |
10375 | plane_state->src_x = x << 16; | |
10376 | plane_state->src_y = y << 16; | |
10377 | plane_state->src_w = hdisplay << 16; | |
10378 | plane_state->src_h = vdisplay << 16; | |
10379 | ||
10380 | return 0; | |
10381 | } | |
10382 | ||
d2434ab7 | 10383 | bool intel_get_load_detect_pipe(struct drm_connector *connector, |
7173188d | 10384 | struct drm_display_mode *mode, |
51fd371b RC |
10385 | struct intel_load_detect_pipe *old, |
10386 | struct drm_modeset_acquire_ctx *ctx) | |
79e53945 JB |
10387 | { |
10388 | struct intel_crtc *intel_crtc; | |
d2434ab7 DV |
10389 | struct intel_encoder *intel_encoder = |
10390 | intel_attached_encoder(connector); | |
79e53945 | 10391 | struct drm_crtc *possible_crtc; |
4ef69c7a | 10392 | struct drm_encoder *encoder = &intel_encoder->base; |
79e53945 JB |
10393 | struct drm_crtc *crtc = NULL; |
10394 | struct drm_device *dev = encoder->dev; | |
94352cf9 | 10395 | struct drm_framebuffer *fb; |
51fd371b | 10396 | struct drm_mode_config *config = &dev->mode_config; |
83a57153 | 10397 | struct drm_atomic_state *state = NULL; |
944b0c76 | 10398 | struct drm_connector_state *connector_state; |
4be07317 | 10399 | struct intel_crtc_state *crtc_state; |
51fd371b | 10400 | int ret, i = -1; |
79e53945 | 10401 | |
d2dff872 | 10402 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
c23cc417 | 10403 | connector->base.id, connector->name, |
8e329a03 | 10404 | encoder->base.id, encoder->name); |
d2dff872 | 10405 | |
51fd371b RC |
10406 | retry: |
10407 | ret = drm_modeset_lock(&config->connection_mutex, ctx); | |
10408 | if (ret) | |
ad3c558f | 10409 | goto fail; |
6e9f798d | 10410 | |
79e53945 JB |
10411 | /* |
10412 | * Algorithm gets a little messy: | |
7a5e4805 | 10413 | * |
79e53945 JB |
10414 | * - if the connector already has an assigned crtc, use it (but make |
10415 | * sure it's on first) | |
7a5e4805 | 10416 | * |
79e53945 JB |
10417 | * - try to find the first unused crtc that can drive this connector, |
10418 | * and use that if we find one | |
79e53945 JB |
10419 | */ |
10420 | ||
10421 | /* See if we already have a CRTC for this connector */ | |
10422 | if (encoder->crtc) { | |
10423 | crtc = encoder->crtc; | |
8261b191 | 10424 | |
51fd371b | 10425 | ret = drm_modeset_lock(&crtc->mutex, ctx); |
4d02e2de | 10426 | if (ret) |
ad3c558f | 10427 | goto fail; |
4d02e2de | 10428 | ret = drm_modeset_lock(&crtc->primary->mutex, ctx); |
51fd371b | 10429 | if (ret) |
ad3c558f | 10430 | goto fail; |
7b24056b | 10431 | |
24218aac | 10432 | old->dpms_mode = connector->dpms; |
8261b191 CW |
10433 | old->load_detect_temp = false; |
10434 | ||
10435 | /* Make sure the crtc and connector are running */ | |
24218aac DV |
10436 | if (connector->dpms != DRM_MODE_DPMS_ON) |
10437 | connector->funcs->dpms(connector, DRM_MODE_DPMS_ON); | |
8261b191 | 10438 | |
7173188d | 10439 | return true; |
79e53945 JB |
10440 | } |
10441 | ||
10442 | /* Find an unused one (if possible) */ | |
70e1e0ec | 10443 | for_each_crtc(dev, possible_crtc) { |
79e53945 JB |
10444 | i++; |
10445 | if (!(encoder->possible_crtcs & (1 << i))) | |
10446 | continue; | |
83d65738 | 10447 | if (possible_crtc->state->enable) |
a459249c | 10448 | continue; |
a459249c VS |
10449 | |
10450 | crtc = possible_crtc; | |
10451 | break; | |
79e53945 JB |
10452 | } |
10453 | ||
10454 | /* | |
10455 | * If we didn't find an unused CRTC, don't use any. | |
10456 | */ | |
10457 | if (!crtc) { | |
7173188d | 10458 | DRM_DEBUG_KMS("no pipe available for load-detect\n"); |
ad3c558f | 10459 | goto fail; |
79e53945 JB |
10460 | } |
10461 | ||
51fd371b RC |
10462 | ret = drm_modeset_lock(&crtc->mutex, ctx); |
10463 | if (ret) | |
ad3c558f | 10464 | goto fail; |
4d02e2de DV |
10465 | ret = drm_modeset_lock(&crtc->primary->mutex, ctx); |
10466 | if (ret) | |
ad3c558f | 10467 | goto fail; |
79e53945 JB |
10468 | |
10469 | intel_crtc = to_intel_crtc(crtc); | |
24218aac | 10470 | old->dpms_mode = connector->dpms; |
8261b191 | 10471 | old->load_detect_temp = true; |
d2dff872 | 10472 | old->release_fb = NULL; |
79e53945 | 10473 | |
83a57153 ACO |
10474 | state = drm_atomic_state_alloc(dev); |
10475 | if (!state) | |
10476 | return false; | |
10477 | ||
10478 | state->acquire_ctx = ctx; | |
10479 | ||
944b0c76 ACO |
10480 | connector_state = drm_atomic_get_connector_state(state, connector); |
10481 | if (IS_ERR(connector_state)) { | |
10482 | ret = PTR_ERR(connector_state); | |
10483 | goto fail; | |
10484 | } | |
10485 | ||
10486 | connector_state->crtc = crtc; | |
10487 | connector_state->best_encoder = &intel_encoder->base; | |
10488 | ||
4be07317 ACO |
10489 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); |
10490 | if (IS_ERR(crtc_state)) { | |
10491 | ret = PTR_ERR(crtc_state); | |
10492 | goto fail; | |
10493 | } | |
10494 | ||
49d6fa21 | 10495 | crtc_state->base.active = crtc_state->base.enable = true; |
4be07317 | 10496 | |
6492711d CW |
10497 | if (!mode) |
10498 | mode = &load_detect_mode; | |
79e53945 | 10499 | |
d2dff872 CW |
10500 | /* We need a framebuffer large enough to accommodate all accesses |
10501 | * that the plane may generate whilst we perform load detection. | |
10502 | * We can not rely on the fbcon either being present (we get called | |
10503 | * during its initialisation to detect all boot displays, or it may | |
10504 | * not even exist) or that it is large enough to satisfy the | |
10505 | * requested mode. | |
10506 | */ | |
94352cf9 DV |
10507 | fb = mode_fits_in_fbdev(dev, mode); |
10508 | if (fb == NULL) { | |
d2dff872 | 10509 | DRM_DEBUG_KMS("creating tmp fb for load-detection\n"); |
94352cf9 DV |
10510 | fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32); |
10511 | old->release_fb = fb; | |
d2dff872 CW |
10512 | } else |
10513 | DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n"); | |
94352cf9 | 10514 | if (IS_ERR(fb)) { |
d2dff872 | 10515 | DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n"); |
412b61d8 | 10516 | goto fail; |
79e53945 | 10517 | } |
79e53945 | 10518 | |
d3a40d1b ACO |
10519 | ret = intel_modeset_setup_plane_state(state, crtc, mode, fb, 0, 0); |
10520 | if (ret) | |
10521 | goto fail; | |
10522 | ||
8c7b5ccb ACO |
10523 | drm_mode_copy(&crtc_state->base.mode, mode); |
10524 | ||
74c090b1 | 10525 | if (drm_atomic_commit(state)) { |
6492711d | 10526 | DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n"); |
d2dff872 CW |
10527 | if (old->release_fb) |
10528 | old->release_fb->funcs->destroy(old->release_fb); | |
412b61d8 | 10529 | goto fail; |
79e53945 | 10530 | } |
9128b040 | 10531 | crtc->primary->crtc = crtc; |
7173188d | 10532 | |
79e53945 | 10533 | /* let the connector get through one full cycle before testing */ |
9d0498a2 | 10534 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
7173188d | 10535 | return true; |
412b61d8 | 10536 | |
ad3c558f | 10537 | fail: |
e5d958ef ACO |
10538 | drm_atomic_state_free(state); |
10539 | state = NULL; | |
83a57153 | 10540 | |
51fd371b RC |
10541 | if (ret == -EDEADLK) { |
10542 | drm_modeset_backoff(ctx); | |
10543 | goto retry; | |
10544 | } | |
10545 | ||
412b61d8 | 10546 | return false; |
79e53945 JB |
10547 | } |
10548 | ||
d2434ab7 | 10549 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
49172fee ACO |
10550 | struct intel_load_detect_pipe *old, |
10551 | struct drm_modeset_acquire_ctx *ctx) | |
79e53945 | 10552 | { |
83a57153 | 10553 | struct drm_device *dev = connector->dev; |
d2434ab7 DV |
10554 | struct intel_encoder *intel_encoder = |
10555 | intel_attached_encoder(connector); | |
4ef69c7a | 10556 | struct drm_encoder *encoder = &intel_encoder->base; |
7b24056b | 10557 | struct drm_crtc *crtc = encoder->crtc; |
412b61d8 | 10558 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
83a57153 | 10559 | struct drm_atomic_state *state; |
944b0c76 | 10560 | struct drm_connector_state *connector_state; |
4be07317 | 10561 | struct intel_crtc_state *crtc_state; |
d3a40d1b | 10562 | int ret; |
79e53945 | 10563 | |
d2dff872 | 10564 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
c23cc417 | 10565 | connector->base.id, connector->name, |
8e329a03 | 10566 | encoder->base.id, encoder->name); |
d2dff872 | 10567 | |
8261b191 | 10568 | if (old->load_detect_temp) { |
83a57153 | 10569 | state = drm_atomic_state_alloc(dev); |
944b0c76 ACO |
10570 | if (!state) |
10571 | goto fail; | |
83a57153 ACO |
10572 | |
10573 | state->acquire_ctx = ctx; | |
10574 | ||
944b0c76 ACO |
10575 | connector_state = drm_atomic_get_connector_state(state, connector); |
10576 | if (IS_ERR(connector_state)) | |
10577 | goto fail; | |
10578 | ||
4be07317 ACO |
10579 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); |
10580 | if (IS_ERR(crtc_state)) | |
10581 | goto fail; | |
10582 | ||
944b0c76 ACO |
10583 | connector_state->best_encoder = NULL; |
10584 | connector_state->crtc = NULL; | |
10585 | ||
49d6fa21 | 10586 | crtc_state->base.enable = crtc_state->base.active = false; |
4be07317 | 10587 | |
d3a40d1b ACO |
10588 | ret = intel_modeset_setup_plane_state(state, crtc, NULL, NULL, |
10589 | 0, 0); | |
10590 | if (ret) | |
10591 | goto fail; | |
10592 | ||
74c090b1 | 10593 | ret = drm_atomic_commit(state); |
2bfb4627 ACO |
10594 | if (ret) |
10595 | goto fail; | |
d2dff872 | 10596 | |
36206361 DV |
10597 | if (old->release_fb) { |
10598 | drm_framebuffer_unregister_private(old->release_fb); | |
10599 | drm_framebuffer_unreference(old->release_fb); | |
10600 | } | |
d2dff872 | 10601 | |
0622a53c | 10602 | return; |
79e53945 JB |
10603 | } |
10604 | ||
c751ce4f | 10605 | /* Switch crtc and encoder back off if necessary */ |
24218aac DV |
10606 | if (old->dpms_mode != DRM_MODE_DPMS_ON) |
10607 | connector->funcs->dpms(connector, old->dpms_mode); | |
944b0c76 ACO |
10608 | |
10609 | return; | |
10610 | fail: | |
10611 | DRM_DEBUG_KMS("Couldn't release load detect pipe.\n"); | |
10612 | drm_atomic_state_free(state); | |
79e53945 JB |
10613 | } |
10614 | ||
da4a1efa | 10615 | static int i9xx_pll_refclk(struct drm_device *dev, |
5cec258b | 10616 | const struct intel_crtc_state *pipe_config) |
da4a1efa VS |
10617 | { |
10618 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10619 | u32 dpll = pipe_config->dpll_hw_state.dpll; | |
10620 | ||
10621 | if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN) | |
e91e941b | 10622 | return dev_priv->vbt.lvds_ssc_freq; |
da4a1efa VS |
10623 | else if (HAS_PCH_SPLIT(dev)) |
10624 | return 120000; | |
10625 | else if (!IS_GEN2(dev)) | |
10626 | return 96000; | |
10627 | else | |
10628 | return 48000; | |
10629 | } | |
10630 | ||
79e53945 | 10631 | /* Returns the clock of the currently programmed mode of the given pipe. */ |
f1f644dc | 10632 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 10633 | struct intel_crtc_state *pipe_config) |
79e53945 | 10634 | { |
f1f644dc | 10635 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 10636 | struct drm_i915_private *dev_priv = dev->dev_private; |
f1f644dc | 10637 | int pipe = pipe_config->cpu_transcoder; |
293623f7 | 10638 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
79e53945 JB |
10639 | u32 fp; |
10640 | intel_clock_t clock; | |
dccbea3b | 10641 | int port_clock; |
da4a1efa | 10642 | int refclk = i9xx_pll_refclk(dev, pipe_config); |
79e53945 JB |
10643 | |
10644 | if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0) | |
293623f7 | 10645 | fp = pipe_config->dpll_hw_state.fp0; |
79e53945 | 10646 | else |
293623f7 | 10647 | fp = pipe_config->dpll_hw_state.fp1; |
79e53945 JB |
10648 | |
10649 | clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT; | |
f2b115e6 AJ |
10650 | if (IS_PINEVIEW(dev)) { |
10651 | clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1; | |
10652 | clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
2177832f SL |
10653 | } else { |
10654 | clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT; | |
10655 | clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
10656 | } | |
10657 | ||
a6c45cf0 | 10658 | if (!IS_GEN2(dev)) { |
f2b115e6 AJ |
10659 | if (IS_PINEVIEW(dev)) |
10660 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >> | |
10661 | DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW); | |
2177832f SL |
10662 | else |
10663 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >> | |
79e53945 JB |
10664 | DPLL_FPA01_P1_POST_DIV_SHIFT); |
10665 | ||
10666 | switch (dpll & DPLL_MODE_MASK) { | |
10667 | case DPLLB_MODE_DAC_SERIAL: | |
10668 | clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ? | |
10669 | 5 : 10; | |
10670 | break; | |
10671 | case DPLLB_MODE_LVDS: | |
10672 | clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ? | |
10673 | 7 : 14; | |
10674 | break; | |
10675 | default: | |
28c97730 | 10676 | DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed " |
79e53945 | 10677 | "mode\n", (int)(dpll & DPLL_MODE_MASK)); |
f1f644dc | 10678 | return; |
79e53945 JB |
10679 | } |
10680 | ||
ac58c3f0 | 10681 | if (IS_PINEVIEW(dev)) |
dccbea3b | 10682 | port_clock = pnv_calc_dpll_params(refclk, &clock); |
ac58c3f0 | 10683 | else |
dccbea3b | 10684 | port_clock = i9xx_calc_dpll_params(refclk, &clock); |
79e53945 | 10685 | } else { |
0fb58223 | 10686 | u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS); |
b1c560d1 | 10687 | bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN); |
79e53945 JB |
10688 | |
10689 | if (is_lvds) { | |
10690 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >> | |
10691 | DPLL_FPA01_P1_POST_DIV_SHIFT); | |
b1c560d1 VS |
10692 | |
10693 | if (lvds & LVDS_CLKB_POWER_UP) | |
10694 | clock.p2 = 7; | |
10695 | else | |
10696 | clock.p2 = 14; | |
79e53945 JB |
10697 | } else { |
10698 | if (dpll & PLL_P1_DIVIDE_BY_TWO) | |
10699 | clock.p1 = 2; | |
10700 | else { | |
10701 | clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >> | |
10702 | DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; | |
10703 | } | |
10704 | if (dpll & PLL_P2_DIVIDE_BY_4) | |
10705 | clock.p2 = 4; | |
10706 | else | |
10707 | clock.p2 = 2; | |
79e53945 | 10708 | } |
da4a1efa | 10709 | |
dccbea3b | 10710 | port_clock = i9xx_calc_dpll_params(refclk, &clock); |
79e53945 JB |
10711 | } |
10712 | ||
18442d08 VS |
10713 | /* |
10714 | * This value includes pixel_multiplier. We will use | |
241bfc38 | 10715 | * port_clock to compute adjusted_mode.crtc_clock in the |
18442d08 VS |
10716 | * encoder's get_config() function. |
10717 | */ | |
dccbea3b | 10718 | pipe_config->port_clock = port_clock; |
f1f644dc JB |
10719 | } |
10720 | ||
6878da05 VS |
10721 | int intel_dotclock_calculate(int link_freq, |
10722 | const struct intel_link_m_n *m_n) | |
f1f644dc | 10723 | { |
f1f644dc JB |
10724 | /* |
10725 | * The calculation for the data clock is: | |
1041a02f | 10726 | * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp |
f1f644dc | 10727 | * But we want to avoid losing precison if possible, so: |
1041a02f | 10728 | * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp)) |
f1f644dc JB |
10729 | * |
10730 | * and the link clock is simpler: | |
1041a02f | 10731 | * link_clock = (m * link_clock) / n |
f1f644dc JB |
10732 | */ |
10733 | ||
6878da05 VS |
10734 | if (!m_n->link_n) |
10735 | return 0; | |
f1f644dc | 10736 | |
6878da05 VS |
10737 | return div_u64((u64)m_n->link_m * link_freq, m_n->link_n); |
10738 | } | |
f1f644dc | 10739 | |
18442d08 | 10740 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
5cec258b | 10741 | struct intel_crtc_state *pipe_config) |
6878da05 VS |
10742 | { |
10743 | struct drm_device *dev = crtc->base.dev; | |
79e53945 | 10744 | |
18442d08 VS |
10745 | /* read out port_clock from the DPLL */ |
10746 | i9xx_crtc_clock_get(crtc, pipe_config); | |
f1f644dc | 10747 | |
f1f644dc | 10748 | /* |
18442d08 | 10749 | * This value does not include pixel_multiplier. |
241bfc38 | 10750 | * We will check that port_clock and adjusted_mode.crtc_clock |
18442d08 VS |
10751 | * agree once we know their relationship in the encoder's |
10752 | * get_config() function. | |
79e53945 | 10753 | */ |
2d112de7 | 10754 | pipe_config->base.adjusted_mode.crtc_clock = |
18442d08 VS |
10755 | intel_dotclock_calculate(intel_fdi_link_freq(dev) * 10000, |
10756 | &pipe_config->fdi_m_n); | |
79e53945 JB |
10757 | } |
10758 | ||
10759 | /** Returns the currently programmed mode of the given pipe. */ | |
10760 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
10761 | struct drm_crtc *crtc) | |
10762 | { | |
548f245b | 10763 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 10764 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6e3c9717 | 10765 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
79e53945 | 10766 | struct drm_display_mode *mode; |
5cec258b | 10767 | struct intel_crtc_state pipe_config; |
fe2b8f9d PZ |
10768 | int htot = I915_READ(HTOTAL(cpu_transcoder)); |
10769 | int hsync = I915_READ(HSYNC(cpu_transcoder)); | |
10770 | int vtot = I915_READ(VTOTAL(cpu_transcoder)); | |
10771 | int vsync = I915_READ(VSYNC(cpu_transcoder)); | |
293623f7 | 10772 | enum pipe pipe = intel_crtc->pipe; |
79e53945 JB |
10773 | |
10774 | mode = kzalloc(sizeof(*mode), GFP_KERNEL); | |
10775 | if (!mode) | |
10776 | return NULL; | |
10777 | ||
f1f644dc JB |
10778 | /* |
10779 | * Construct a pipe_config sufficient for getting the clock info | |
10780 | * back out of crtc_clock_get. | |
10781 | * | |
10782 | * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need | |
10783 | * to use a real value here instead. | |
10784 | */ | |
293623f7 | 10785 | pipe_config.cpu_transcoder = (enum transcoder) pipe; |
f1f644dc | 10786 | pipe_config.pixel_multiplier = 1; |
293623f7 VS |
10787 | pipe_config.dpll_hw_state.dpll = I915_READ(DPLL(pipe)); |
10788 | pipe_config.dpll_hw_state.fp0 = I915_READ(FP0(pipe)); | |
10789 | pipe_config.dpll_hw_state.fp1 = I915_READ(FP1(pipe)); | |
f1f644dc JB |
10790 | i9xx_crtc_clock_get(intel_crtc, &pipe_config); |
10791 | ||
773ae034 | 10792 | mode->clock = pipe_config.port_clock / pipe_config.pixel_multiplier; |
79e53945 JB |
10793 | mode->hdisplay = (htot & 0xffff) + 1; |
10794 | mode->htotal = ((htot & 0xffff0000) >> 16) + 1; | |
10795 | mode->hsync_start = (hsync & 0xffff) + 1; | |
10796 | mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; | |
10797 | mode->vdisplay = (vtot & 0xffff) + 1; | |
10798 | mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1; | |
10799 | mode->vsync_start = (vsync & 0xffff) + 1; | |
10800 | mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1; | |
10801 | ||
10802 | drm_mode_set_name(mode); | |
79e53945 JB |
10803 | |
10804 | return mode; | |
10805 | } | |
10806 | ||
f047e395 CW |
10807 | void intel_mark_busy(struct drm_device *dev) |
10808 | { | |
c67a470b PZ |
10809 | struct drm_i915_private *dev_priv = dev->dev_private; |
10810 | ||
f62a0076 CW |
10811 | if (dev_priv->mm.busy) |
10812 | return; | |
10813 | ||
43694d69 | 10814 | intel_runtime_pm_get(dev_priv); |
c67a470b | 10815 | i915_update_gfx_val(dev_priv); |
43cf3bf0 CW |
10816 | if (INTEL_INFO(dev)->gen >= 6) |
10817 | gen6_rps_busy(dev_priv); | |
f62a0076 | 10818 | dev_priv->mm.busy = true; |
f047e395 CW |
10819 | } |
10820 | ||
10821 | void intel_mark_idle(struct drm_device *dev) | |
652c393a | 10822 | { |
c67a470b | 10823 | struct drm_i915_private *dev_priv = dev->dev_private; |
652c393a | 10824 | |
f62a0076 CW |
10825 | if (!dev_priv->mm.busy) |
10826 | return; | |
10827 | ||
10828 | dev_priv->mm.busy = false; | |
10829 | ||
3d13ef2e | 10830 | if (INTEL_INFO(dev)->gen >= 6) |
b29c19b6 | 10831 | gen6_rps_idle(dev->dev_private); |
bb4cdd53 | 10832 | |
43694d69 | 10833 | intel_runtime_pm_put(dev_priv); |
652c393a JB |
10834 | } |
10835 | ||
79e53945 JB |
10836 | static void intel_crtc_destroy(struct drm_crtc *crtc) |
10837 | { | |
10838 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
67e77c5a DV |
10839 | struct drm_device *dev = crtc->dev; |
10840 | struct intel_unpin_work *work; | |
67e77c5a | 10841 | |
5e2d7afc | 10842 | spin_lock_irq(&dev->event_lock); |
67e77c5a DV |
10843 | work = intel_crtc->unpin_work; |
10844 | intel_crtc->unpin_work = NULL; | |
5e2d7afc | 10845 | spin_unlock_irq(&dev->event_lock); |
67e77c5a DV |
10846 | |
10847 | if (work) { | |
10848 | cancel_work_sync(&work->work); | |
10849 | kfree(work); | |
10850 | } | |
79e53945 JB |
10851 | |
10852 | drm_crtc_cleanup(crtc); | |
67e77c5a | 10853 | |
79e53945 JB |
10854 | kfree(intel_crtc); |
10855 | } | |
10856 | ||
6b95a207 KH |
10857 | static void intel_unpin_work_fn(struct work_struct *__work) |
10858 | { | |
10859 | struct intel_unpin_work *work = | |
10860 | container_of(__work, struct intel_unpin_work, work); | |
a9ff8714 VS |
10861 | struct intel_crtc *crtc = to_intel_crtc(work->crtc); |
10862 | struct drm_device *dev = crtc->base.dev; | |
10863 | struct drm_plane *primary = crtc->base.primary; | |
6b95a207 | 10864 | |
b4a98e57 | 10865 | mutex_lock(&dev->struct_mutex); |
a9ff8714 | 10866 | intel_unpin_fb_obj(work->old_fb, primary->state); |
05394f39 | 10867 | drm_gem_object_unreference(&work->pending_flip_obj->base); |
d9e86c0e | 10868 | |
f06cc1b9 | 10869 | if (work->flip_queued_req) |
146d84f0 | 10870 | i915_gem_request_assign(&work->flip_queued_req, NULL); |
b4a98e57 CW |
10871 | mutex_unlock(&dev->struct_mutex); |
10872 | ||
a9ff8714 | 10873 | intel_frontbuffer_flip_complete(dev, to_intel_plane(primary)->frontbuffer_bit); |
89ed88ba | 10874 | drm_framebuffer_unreference(work->old_fb); |
f99d7069 | 10875 | |
a9ff8714 VS |
10876 | BUG_ON(atomic_read(&crtc->unpin_work_count) == 0); |
10877 | atomic_dec(&crtc->unpin_work_count); | |
b4a98e57 | 10878 | |
6b95a207 KH |
10879 | kfree(work); |
10880 | } | |
10881 | ||
1afe3e9d | 10882 | static void do_intel_finish_page_flip(struct drm_device *dev, |
49b14a5c | 10883 | struct drm_crtc *crtc) |
6b95a207 | 10884 | { |
6b95a207 KH |
10885 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
10886 | struct intel_unpin_work *work; | |
6b95a207 KH |
10887 | unsigned long flags; |
10888 | ||
10889 | /* Ignore early vblank irqs */ | |
10890 | if (intel_crtc == NULL) | |
10891 | return; | |
10892 | ||
f326038a DV |
10893 | /* |
10894 | * This is called both by irq handlers and the reset code (to complete | |
10895 | * lost pageflips) so needs the full irqsave spinlocks. | |
10896 | */ | |
6b95a207 KH |
10897 | spin_lock_irqsave(&dev->event_lock, flags); |
10898 | work = intel_crtc->unpin_work; | |
e7d841ca CW |
10899 | |
10900 | /* Ensure we don't miss a work->pending update ... */ | |
10901 | smp_rmb(); | |
10902 | ||
10903 | if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) { | |
6b95a207 KH |
10904 | spin_unlock_irqrestore(&dev->event_lock, flags); |
10905 | return; | |
10906 | } | |
10907 | ||
d6bbafa1 | 10908 | page_flip_completed(intel_crtc); |
0af7e4df | 10909 | |
6b95a207 | 10910 | spin_unlock_irqrestore(&dev->event_lock, flags); |
6b95a207 KH |
10911 | } |
10912 | ||
1afe3e9d JB |
10913 | void intel_finish_page_flip(struct drm_device *dev, int pipe) |
10914 | { | |
fbee40df | 10915 | struct drm_i915_private *dev_priv = dev->dev_private; |
1afe3e9d JB |
10916 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
10917 | ||
49b14a5c | 10918 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
10919 | } |
10920 | ||
10921 | void intel_finish_page_flip_plane(struct drm_device *dev, int plane) | |
10922 | { | |
fbee40df | 10923 | struct drm_i915_private *dev_priv = dev->dev_private; |
1afe3e9d JB |
10924 | struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane]; |
10925 | ||
49b14a5c | 10926 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
10927 | } |
10928 | ||
75f7f3ec VS |
10929 | /* Is 'a' after or equal to 'b'? */ |
10930 | static bool g4x_flip_count_after_eq(u32 a, u32 b) | |
10931 | { | |
10932 | return !((a - b) & 0x80000000); | |
10933 | } | |
10934 | ||
10935 | static bool page_flip_finished(struct intel_crtc *crtc) | |
10936 | { | |
10937 | struct drm_device *dev = crtc->base.dev; | |
10938 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10939 | ||
bdfa7542 VS |
10940 | if (i915_reset_in_progress(&dev_priv->gpu_error) || |
10941 | crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter)) | |
10942 | return true; | |
10943 | ||
75f7f3ec VS |
10944 | /* |
10945 | * The relevant registers doen't exist on pre-ctg. | |
10946 | * As the flip done interrupt doesn't trigger for mmio | |
10947 | * flips on gmch platforms, a flip count check isn't | |
10948 | * really needed there. But since ctg has the registers, | |
10949 | * include it in the check anyway. | |
10950 | */ | |
10951 | if (INTEL_INFO(dev)->gen < 5 && !IS_G4X(dev)) | |
10952 | return true; | |
10953 | ||
10954 | /* | |
10955 | * A DSPSURFLIVE check isn't enough in case the mmio and CS flips | |
10956 | * used the same base address. In that case the mmio flip might | |
10957 | * have completed, but the CS hasn't even executed the flip yet. | |
10958 | * | |
10959 | * A flip count check isn't enough as the CS might have updated | |
10960 | * the base address just after start of vblank, but before we | |
10961 | * managed to process the interrupt. This means we'd complete the | |
10962 | * CS flip too soon. | |
10963 | * | |
10964 | * Combining both checks should get us a good enough result. It may | |
10965 | * still happen that the CS flip has been executed, but has not | |
10966 | * yet actually completed. But in case the base address is the same | |
10967 | * anyway, we don't really care. | |
10968 | */ | |
10969 | return (I915_READ(DSPSURFLIVE(crtc->plane)) & ~0xfff) == | |
10970 | crtc->unpin_work->gtt_offset && | |
fd8f507c | 10971 | g4x_flip_count_after_eq(I915_READ(PIPE_FLIPCOUNT_G4X(crtc->pipe)), |
75f7f3ec VS |
10972 | crtc->unpin_work->flip_count); |
10973 | } | |
10974 | ||
6b95a207 KH |
10975 | void intel_prepare_page_flip(struct drm_device *dev, int plane) |
10976 | { | |
fbee40df | 10977 | struct drm_i915_private *dev_priv = dev->dev_private; |
6b95a207 KH |
10978 | struct intel_crtc *intel_crtc = |
10979 | to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]); | |
10980 | unsigned long flags; | |
10981 | ||
f326038a DV |
10982 | |
10983 | /* | |
10984 | * This is called both by irq handlers and the reset code (to complete | |
10985 | * lost pageflips) so needs the full irqsave spinlocks. | |
10986 | * | |
10987 | * NB: An MMIO update of the plane base pointer will also | |
e7d841ca CW |
10988 | * generate a page-flip completion irq, i.e. every modeset |
10989 | * is also accompanied by a spurious intel_prepare_page_flip(). | |
10990 | */ | |
6b95a207 | 10991 | spin_lock_irqsave(&dev->event_lock, flags); |
75f7f3ec | 10992 | if (intel_crtc->unpin_work && page_flip_finished(intel_crtc)) |
e7d841ca | 10993 | atomic_inc_not_zero(&intel_crtc->unpin_work->pending); |
6b95a207 KH |
10994 | spin_unlock_irqrestore(&dev->event_lock, flags); |
10995 | } | |
10996 | ||
6042639c | 10997 | static inline void intel_mark_page_flip_active(struct intel_unpin_work *work) |
e7d841ca CW |
10998 | { |
10999 | /* Ensure that the work item is consistent when activating it ... */ | |
11000 | smp_wmb(); | |
6042639c | 11001 | atomic_set(&work->pending, INTEL_FLIP_PENDING); |
e7d841ca CW |
11002 | /* and that it is marked active as soon as the irq could fire. */ |
11003 | smp_wmb(); | |
11004 | } | |
11005 | ||
8c9f3aaf JB |
11006 | static int intel_gen2_queue_flip(struct drm_device *dev, |
11007 | struct drm_crtc *crtc, | |
11008 | struct drm_framebuffer *fb, | |
ed8d1975 | 11009 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11010 | struct drm_i915_gem_request *req, |
ed8d1975 | 11011 | uint32_t flags) |
8c9f3aaf | 11012 | { |
6258fbe2 | 11013 | struct intel_engine_cs *ring = req->ring; |
8c9f3aaf | 11014 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8c9f3aaf JB |
11015 | u32 flip_mask; |
11016 | int ret; | |
11017 | ||
5fb9de1a | 11018 | ret = intel_ring_begin(req, 6); |
8c9f3aaf | 11019 | if (ret) |
4fa62c89 | 11020 | return ret; |
8c9f3aaf JB |
11021 | |
11022 | /* Can't queue multiple flips, so wait for the previous | |
11023 | * one to finish before executing the next. | |
11024 | */ | |
11025 | if (intel_crtc->plane) | |
11026 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
11027 | else | |
11028 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
11029 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
11030 | intel_ring_emit(ring, MI_NOOP); | |
11031 | intel_ring_emit(ring, MI_DISPLAY_FLIP | | |
11032 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
11033 | intel_ring_emit(ring, fb->pitches[0]); | |
75f7f3ec | 11034 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
6d90c952 | 11035 | intel_ring_emit(ring, 0); /* aux display base address, unused */ |
e7d841ca | 11036 | |
6042639c | 11037 | intel_mark_page_flip_active(intel_crtc->unpin_work); |
83d4092b | 11038 | return 0; |
8c9f3aaf JB |
11039 | } |
11040 | ||
11041 | static int intel_gen3_queue_flip(struct drm_device *dev, | |
11042 | struct drm_crtc *crtc, | |
11043 | struct drm_framebuffer *fb, | |
ed8d1975 | 11044 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11045 | struct drm_i915_gem_request *req, |
ed8d1975 | 11046 | uint32_t flags) |
8c9f3aaf | 11047 | { |
6258fbe2 | 11048 | struct intel_engine_cs *ring = req->ring; |
8c9f3aaf | 11049 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8c9f3aaf JB |
11050 | u32 flip_mask; |
11051 | int ret; | |
11052 | ||
5fb9de1a | 11053 | ret = intel_ring_begin(req, 6); |
8c9f3aaf | 11054 | if (ret) |
4fa62c89 | 11055 | return ret; |
8c9f3aaf JB |
11056 | |
11057 | if (intel_crtc->plane) | |
11058 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
11059 | else | |
11060 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
11061 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
11062 | intel_ring_emit(ring, MI_NOOP); | |
11063 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | | |
11064 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
11065 | intel_ring_emit(ring, fb->pitches[0]); | |
75f7f3ec | 11066 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
6d90c952 DV |
11067 | intel_ring_emit(ring, MI_NOOP); |
11068 | ||
6042639c | 11069 | intel_mark_page_flip_active(intel_crtc->unpin_work); |
83d4092b | 11070 | return 0; |
8c9f3aaf JB |
11071 | } |
11072 | ||
11073 | static int intel_gen4_queue_flip(struct drm_device *dev, | |
11074 | struct drm_crtc *crtc, | |
11075 | struct drm_framebuffer *fb, | |
ed8d1975 | 11076 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11077 | struct drm_i915_gem_request *req, |
ed8d1975 | 11078 | uint32_t flags) |
8c9f3aaf | 11079 | { |
6258fbe2 | 11080 | struct intel_engine_cs *ring = req->ring; |
8c9f3aaf JB |
11081 | struct drm_i915_private *dev_priv = dev->dev_private; |
11082 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
11083 | uint32_t pf, pipesrc; | |
11084 | int ret; | |
11085 | ||
5fb9de1a | 11086 | ret = intel_ring_begin(req, 4); |
8c9f3aaf | 11087 | if (ret) |
4fa62c89 | 11088 | return ret; |
8c9f3aaf JB |
11089 | |
11090 | /* i965+ uses the linear or tiled offsets from the | |
11091 | * Display Registers (which do not change across a page-flip) | |
11092 | * so we need only reprogram the base address. | |
11093 | */ | |
6d90c952 DV |
11094 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
11095 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
11096 | intel_ring_emit(ring, fb->pitches[0]); | |
75f7f3ec | 11097 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset | |
c2c75131 | 11098 | obj->tiling_mode); |
8c9f3aaf JB |
11099 | |
11100 | /* XXX Enabling the panel-fitter across page-flip is so far | |
11101 | * untested on non-native modes, so ignore it for now. | |
11102 | * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE; | |
11103 | */ | |
11104 | pf = 0; | |
11105 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; | |
6d90c952 | 11106 | intel_ring_emit(ring, pf | pipesrc); |
e7d841ca | 11107 | |
6042639c | 11108 | intel_mark_page_flip_active(intel_crtc->unpin_work); |
83d4092b | 11109 | return 0; |
8c9f3aaf JB |
11110 | } |
11111 | ||
11112 | static int intel_gen6_queue_flip(struct drm_device *dev, | |
11113 | struct drm_crtc *crtc, | |
11114 | struct drm_framebuffer *fb, | |
ed8d1975 | 11115 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11116 | struct drm_i915_gem_request *req, |
ed8d1975 | 11117 | uint32_t flags) |
8c9f3aaf | 11118 | { |
6258fbe2 | 11119 | struct intel_engine_cs *ring = req->ring; |
8c9f3aaf JB |
11120 | struct drm_i915_private *dev_priv = dev->dev_private; |
11121 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
11122 | uint32_t pf, pipesrc; | |
11123 | int ret; | |
11124 | ||
5fb9de1a | 11125 | ret = intel_ring_begin(req, 4); |
8c9f3aaf | 11126 | if (ret) |
4fa62c89 | 11127 | return ret; |
8c9f3aaf | 11128 | |
6d90c952 DV |
11129 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
11130 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
11131 | intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode); | |
75f7f3ec | 11132 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
8c9f3aaf | 11133 | |
dc257cf1 DV |
11134 | /* Contrary to the suggestions in the documentation, |
11135 | * "Enable Panel Fitter" does not seem to be required when page | |
11136 | * flipping with a non-native mode, and worse causes a normal | |
11137 | * modeset to fail. | |
11138 | * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE; | |
11139 | */ | |
11140 | pf = 0; | |
8c9f3aaf | 11141 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; |
6d90c952 | 11142 | intel_ring_emit(ring, pf | pipesrc); |
e7d841ca | 11143 | |
6042639c | 11144 | intel_mark_page_flip_active(intel_crtc->unpin_work); |
83d4092b | 11145 | return 0; |
8c9f3aaf JB |
11146 | } |
11147 | ||
7c9017e5 JB |
11148 | static int intel_gen7_queue_flip(struct drm_device *dev, |
11149 | struct drm_crtc *crtc, | |
11150 | struct drm_framebuffer *fb, | |
ed8d1975 | 11151 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11152 | struct drm_i915_gem_request *req, |
ed8d1975 | 11153 | uint32_t flags) |
7c9017e5 | 11154 | { |
6258fbe2 | 11155 | struct intel_engine_cs *ring = req->ring; |
7c9017e5 | 11156 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
cb05d8de | 11157 | uint32_t plane_bit = 0; |
ffe74d75 CW |
11158 | int len, ret; |
11159 | ||
eba905b2 | 11160 | switch (intel_crtc->plane) { |
cb05d8de DV |
11161 | case PLANE_A: |
11162 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A; | |
11163 | break; | |
11164 | case PLANE_B: | |
11165 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B; | |
11166 | break; | |
11167 | case PLANE_C: | |
11168 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C; | |
11169 | break; | |
11170 | default: | |
11171 | WARN_ONCE(1, "unknown plane in flip command\n"); | |
4fa62c89 | 11172 | return -ENODEV; |
cb05d8de DV |
11173 | } |
11174 | ||
ffe74d75 | 11175 | len = 4; |
f476828a | 11176 | if (ring->id == RCS) { |
ffe74d75 | 11177 | len += 6; |
f476828a DL |
11178 | /* |
11179 | * On Gen 8, SRM is now taking an extra dword to accommodate | |
11180 | * 48bits addresses, and we need a NOOP for the batch size to | |
11181 | * stay even. | |
11182 | */ | |
11183 | if (IS_GEN8(dev)) | |
11184 | len += 2; | |
11185 | } | |
ffe74d75 | 11186 | |
f66fab8e VS |
11187 | /* |
11188 | * BSpec MI_DISPLAY_FLIP for IVB: | |
11189 | * "The full packet must be contained within the same cache line." | |
11190 | * | |
11191 | * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same | |
11192 | * cacheline, if we ever start emitting more commands before | |
11193 | * the MI_DISPLAY_FLIP we may need to first emit everything else, | |
11194 | * then do the cacheline alignment, and finally emit the | |
11195 | * MI_DISPLAY_FLIP. | |
11196 | */ | |
bba09b12 | 11197 | ret = intel_ring_cacheline_align(req); |
f66fab8e | 11198 | if (ret) |
4fa62c89 | 11199 | return ret; |
f66fab8e | 11200 | |
5fb9de1a | 11201 | ret = intel_ring_begin(req, len); |
7c9017e5 | 11202 | if (ret) |
4fa62c89 | 11203 | return ret; |
7c9017e5 | 11204 | |
ffe74d75 CW |
11205 | /* Unmask the flip-done completion message. Note that the bspec says that |
11206 | * we should do this for both the BCS and RCS, and that we must not unmask | |
11207 | * more than one flip event at any time (or ensure that one flip message | |
11208 | * can be sent by waiting for flip-done prior to queueing new flips). | |
11209 | * Experimentation says that BCS works despite DERRMR masking all | |
11210 | * flip-done completion events and that unmasking all planes at once | |
11211 | * for the RCS also doesn't appear to drop events. Setting the DERRMR | |
11212 | * to zero does lead to lockups within MI_DISPLAY_FLIP. | |
11213 | */ | |
11214 | if (ring->id == RCS) { | |
11215 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1)); | |
f92a9162 | 11216 | intel_ring_emit_reg(ring, DERRMR); |
ffe74d75 CW |
11217 | intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE | |
11218 | DERRMR_PIPEB_PRI_FLIP_DONE | | |
11219 | DERRMR_PIPEC_PRI_FLIP_DONE)); | |
f476828a | 11220 | if (IS_GEN8(dev)) |
f1afe24f | 11221 | intel_ring_emit(ring, MI_STORE_REGISTER_MEM_GEN8 | |
f476828a DL |
11222 | MI_SRM_LRM_GLOBAL_GTT); |
11223 | else | |
f1afe24f | 11224 | intel_ring_emit(ring, MI_STORE_REGISTER_MEM | |
f476828a | 11225 | MI_SRM_LRM_GLOBAL_GTT); |
f92a9162 | 11226 | intel_ring_emit_reg(ring, DERRMR); |
ffe74d75 | 11227 | intel_ring_emit(ring, ring->scratch.gtt_offset + 256); |
f476828a DL |
11228 | if (IS_GEN8(dev)) { |
11229 | intel_ring_emit(ring, 0); | |
11230 | intel_ring_emit(ring, MI_NOOP); | |
11231 | } | |
ffe74d75 CW |
11232 | } |
11233 | ||
cb05d8de | 11234 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit); |
01f2c773 | 11235 | intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode)); |
75f7f3ec | 11236 | intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset); |
7c9017e5 | 11237 | intel_ring_emit(ring, (MI_NOOP)); |
e7d841ca | 11238 | |
6042639c | 11239 | intel_mark_page_flip_active(intel_crtc->unpin_work); |
83d4092b | 11240 | return 0; |
7c9017e5 JB |
11241 | } |
11242 | ||
84c33a64 SG |
11243 | static bool use_mmio_flip(struct intel_engine_cs *ring, |
11244 | struct drm_i915_gem_object *obj) | |
11245 | { | |
11246 | /* | |
11247 | * This is not being used for older platforms, because | |
11248 | * non-availability of flip done interrupt forces us to use | |
11249 | * CS flips. Older platforms derive flip done using some clever | |
11250 | * tricks involving the flip_pending status bits and vblank irqs. | |
11251 | * So using MMIO flips there would disrupt this mechanism. | |
11252 | */ | |
11253 | ||
8e09bf83 CW |
11254 | if (ring == NULL) |
11255 | return true; | |
11256 | ||
84c33a64 SG |
11257 | if (INTEL_INFO(ring->dev)->gen < 5) |
11258 | return false; | |
11259 | ||
11260 | if (i915.use_mmio_flip < 0) | |
11261 | return false; | |
11262 | else if (i915.use_mmio_flip > 0) | |
11263 | return true; | |
14bf993e OM |
11264 | else if (i915.enable_execlists) |
11265 | return true; | |
fd8e058a AG |
11266 | else if (obj->base.dma_buf && |
11267 | !reservation_object_test_signaled_rcu(obj->base.dma_buf->resv, | |
11268 | false)) | |
11269 | return true; | |
84c33a64 | 11270 | else |
b4716185 | 11271 | return ring != i915_gem_request_get_ring(obj->last_write_req); |
84c33a64 SG |
11272 | } |
11273 | ||
6042639c | 11274 | static void skl_do_mmio_flip(struct intel_crtc *intel_crtc, |
86efe24a | 11275 | unsigned int rotation, |
6042639c | 11276 | struct intel_unpin_work *work) |
ff944564 DL |
11277 | { |
11278 | struct drm_device *dev = intel_crtc->base.dev; | |
11279 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11280 | struct drm_framebuffer *fb = intel_crtc->base.primary->fb; | |
ff944564 | 11281 | const enum pipe pipe = intel_crtc->pipe; |
86efe24a | 11282 | u32 ctl, stride, tile_height; |
ff944564 DL |
11283 | |
11284 | ctl = I915_READ(PLANE_CTL(pipe, 0)); | |
11285 | ctl &= ~PLANE_CTL_TILED_MASK; | |
2ebef630 TU |
11286 | switch (fb->modifier[0]) { |
11287 | case DRM_FORMAT_MOD_NONE: | |
11288 | break; | |
11289 | case I915_FORMAT_MOD_X_TILED: | |
ff944564 | 11290 | ctl |= PLANE_CTL_TILED_X; |
2ebef630 TU |
11291 | break; |
11292 | case I915_FORMAT_MOD_Y_TILED: | |
11293 | ctl |= PLANE_CTL_TILED_Y; | |
11294 | break; | |
11295 | case I915_FORMAT_MOD_Yf_TILED: | |
11296 | ctl |= PLANE_CTL_TILED_YF; | |
11297 | break; | |
11298 | default: | |
11299 | MISSING_CASE(fb->modifier[0]); | |
11300 | } | |
ff944564 DL |
11301 | |
11302 | /* | |
11303 | * The stride is either expressed as a multiple of 64 bytes chunks for | |
11304 | * linear buffers or in number of tiles for tiled buffers. | |
11305 | */ | |
86efe24a TU |
11306 | if (intel_rotation_90_or_270(rotation)) { |
11307 | /* stride = Surface height in tiles */ | |
11308 | tile_height = intel_tile_height(dev, fb->pixel_format, | |
11309 | fb->modifier[0], 0); | |
11310 | stride = DIV_ROUND_UP(fb->height, tile_height); | |
11311 | } else { | |
11312 | stride = fb->pitches[0] / | |
11313 | intel_fb_stride_alignment(dev, fb->modifier[0], | |
11314 | fb->pixel_format); | |
11315 | } | |
ff944564 DL |
11316 | |
11317 | /* | |
11318 | * Both PLANE_CTL and PLANE_STRIDE are not updated on vblank but on | |
11319 | * PLANE_SURF updates, the update is then guaranteed to be atomic. | |
11320 | */ | |
11321 | I915_WRITE(PLANE_CTL(pipe, 0), ctl); | |
11322 | I915_WRITE(PLANE_STRIDE(pipe, 0), stride); | |
11323 | ||
6042639c | 11324 | I915_WRITE(PLANE_SURF(pipe, 0), work->gtt_offset); |
ff944564 DL |
11325 | POSTING_READ(PLANE_SURF(pipe, 0)); |
11326 | } | |
11327 | ||
6042639c CW |
11328 | static void ilk_do_mmio_flip(struct intel_crtc *intel_crtc, |
11329 | struct intel_unpin_work *work) | |
84c33a64 SG |
11330 | { |
11331 | struct drm_device *dev = intel_crtc->base.dev; | |
11332 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11333 | struct intel_framebuffer *intel_fb = | |
11334 | to_intel_framebuffer(intel_crtc->base.primary->fb); | |
11335 | struct drm_i915_gem_object *obj = intel_fb->obj; | |
f0f59a00 | 11336 | i915_reg_t reg = DSPCNTR(intel_crtc->plane); |
84c33a64 | 11337 | u32 dspcntr; |
84c33a64 | 11338 | |
84c33a64 SG |
11339 | dspcntr = I915_READ(reg); |
11340 | ||
c5d97472 DL |
11341 | if (obj->tiling_mode != I915_TILING_NONE) |
11342 | dspcntr |= DISPPLANE_TILED; | |
11343 | else | |
11344 | dspcntr &= ~DISPPLANE_TILED; | |
11345 | ||
84c33a64 SG |
11346 | I915_WRITE(reg, dspcntr); |
11347 | ||
6042639c | 11348 | I915_WRITE(DSPSURF(intel_crtc->plane), work->gtt_offset); |
84c33a64 | 11349 | POSTING_READ(DSPSURF(intel_crtc->plane)); |
ff944564 DL |
11350 | } |
11351 | ||
11352 | /* | |
11353 | * XXX: This is the temporary way to update the plane registers until we get | |
11354 | * around to using the usual plane update functions for MMIO flips | |
11355 | */ | |
6042639c | 11356 | static void intel_do_mmio_flip(struct intel_mmio_flip *mmio_flip) |
ff944564 | 11357 | { |
6042639c CW |
11358 | struct intel_crtc *crtc = mmio_flip->crtc; |
11359 | struct intel_unpin_work *work; | |
11360 | ||
11361 | spin_lock_irq(&crtc->base.dev->event_lock); | |
11362 | work = crtc->unpin_work; | |
11363 | spin_unlock_irq(&crtc->base.dev->event_lock); | |
11364 | if (work == NULL) | |
11365 | return; | |
ff944564 | 11366 | |
6042639c | 11367 | intel_mark_page_flip_active(work); |
ff944564 | 11368 | |
6042639c | 11369 | intel_pipe_update_start(crtc); |
ff944564 | 11370 | |
6042639c | 11371 | if (INTEL_INFO(mmio_flip->i915)->gen >= 9) |
86efe24a | 11372 | skl_do_mmio_flip(crtc, mmio_flip->rotation, work); |
ff944564 DL |
11373 | else |
11374 | /* use_mmio_flip() retricts MMIO flips to ilk+ */ | |
6042639c | 11375 | ilk_do_mmio_flip(crtc, work); |
ff944564 | 11376 | |
6042639c | 11377 | intel_pipe_update_end(crtc); |
84c33a64 SG |
11378 | } |
11379 | ||
9362c7c5 | 11380 | static void intel_mmio_flip_work_func(struct work_struct *work) |
84c33a64 | 11381 | { |
b2cfe0ab CW |
11382 | struct intel_mmio_flip *mmio_flip = |
11383 | container_of(work, struct intel_mmio_flip, work); | |
fd8e058a AG |
11384 | struct intel_framebuffer *intel_fb = |
11385 | to_intel_framebuffer(mmio_flip->crtc->base.primary->fb); | |
11386 | struct drm_i915_gem_object *obj = intel_fb->obj; | |
84c33a64 | 11387 | |
6042639c | 11388 | if (mmio_flip->req) { |
eed29a5b | 11389 | WARN_ON(__i915_wait_request(mmio_flip->req, |
b2cfe0ab | 11390 | mmio_flip->crtc->reset_counter, |
bcafc4e3 CW |
11391 | false, NULL, |
11392 | &mmio_flip->i915->rps.mmioflips)); | |
6042639c CW |
11393 | i915_gem_request_unreference__unlocked(mmio_flip->req); |
11394 | } | |
84c33a64 | 11395 | |
fd8e058a AG |
11396 | /* For framebuffer backed by dmabuf, wait for fence */ |
11397 | if (obj->base.dma_buf) | |
11398 | WARN_ON(reservation_object_wait_timeout_rcu(obj->base.dma_buf->resv, | |
11399 | false, false, | |
11400 | MAX_SCHEDULE_TIMEOUT) < 0); | |
11401 | ||
6042639c | 11402 | intel_do_mmio_flip(mmio_flip); |
b2cfe0ab | 11403 | kfree(mmio_flip); |
84c33a64 SG |
11404 | } |
11405 | ||
11406 | static int intel_queue_mmio_flip(struct drm_device *dev, | |
11407 | struct drm_crtc *crtc, | |
86efe24a | 11408 | struct drm_i915_gem_object *obj) |
84c33a64 | 11409 | { |
b2cfe0ab CW |
11410 | struct intel_mmio_flip *mmio_flip; |
11411 | ||
11412 | mmio_flip = kmalloc(sizeof(*mmio_flip), GFP_KERNEL); | |
11413 | if (mmio_flip == NULL) | |
11414 | return -ENOMEM; | |
84c33a64 | 11415 | |
bcafc4e3 | 11416 | mmio_flip->i915 = to_i915(dev); |
eed29a5b | 11417 | mmio_flip->req = i915_gem_request_reference(obj->last_write_req); |
b2cfe0ab | 11418 | mmio_flip->crtc = to_intel_crtc(crtc); |
86efe24a | 11419 | mmio_flip->rotation = crtc->primary->state->rotation; |
536f5b5e | 11420 | |
b2cfe0ab CW |
11421 | INIT_WORK(&mmio_flip->work, intel_mmio_flip_work_func); |
11422 | schedule_work(&mmio_flip->work); | |
84c33a64 | 11423 | |
84c33a64 SG |
11424 | return 0; |
11425 | } | |
11426 | ||
8c9f3aaf JB |
11427 | static int intel_default_queue_flip(struct drm_device *dev, |
11428 | struct drm_crtc *crtc, | |
11429 | struct drm_framebuffer *fb, | |
ed8d1975 | 11430 | struct drm_i915_gem_object *obj, |
6258fbe2 | 11431 | struct drm_i915_gem_request *req, |
ed8d1975 | 11432 | uint32_t flags) |
8c9f3aaf JB |
11433 | { |
11434 | return -ENODEV; | |
11435 | } | |
11436 | ||
d6bbafa1 CW |
11437 | static bool __intel_pageflip_stall_check(struct drm_device *dev, |
11438 | struct drm_crtc *crtc) | |
11439 | { | |
11440 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11441 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
11442 | struct intel_unpin_work *work = intel_crtc->unpin_work; | |
11443 | u32 addr; | |
11444 | ||
11445 | if (atomic_read(&work->pending) >= INTEL_FLIP_COMPLETE) | |
11446 | return true; | |
11447 | ||
908565c2 CW |
11448 | if (atomic_read(&work->pending) < INTEL_FLIP_PENDING) |
11449 | return false; | |
11450 | ||
d6bbafa1 CW |
11451 | if (!work->enable_stall_check) |
11452 | return false; | |
11453 | ||
11454 | if (work->flip_ready_vblank == 0) { | |
3a8a946e DV |
11455 | if (work->flip_queued_req && |
11456 | !i915_gem_request_completed(work->flip_queued_req, true)) | |
d6bbafa1 CW |
11457 | return false; |
11458 | ||
1e3feefd | 11459 | work->flip_ready_vblank = drm_crtc_vblank_count(crtc); |
d6bbafa1 CW |
11460 | } |
11461 | ||
1e3feefd | 11462 | if (drm_crtc_vblank_count(crtc) - work->flip_ready_vblank < 3) |
d6bbafa1 CW |
11463 | return false; |
11464 | ||
11465 | /* Potential stall - if we see that the flip has happened, | |
11466 | * assume a missed interrupt. */ | |
11467 | if (INTEL_INFO(dev)->gen >= 4) | |
11468 | addr = I915_HI_DISPBASE(I915_READ(DSPSURF(intel_crtc->plane))); | |
11469 | else | |
11470 | addr = I915_READ(DSPADDR(intel_crtc->plane)); | |
11471 | ||
11472 | /* There is a potential issue here with a false positive after a flip | |
11473 | * to the same address. We could address this by checking for a | |
11474 | * non-incrementing frame counter. | |
11475 | */ | |
11476 | return addr == work->gtt_offset; | |
11477 | } | |
11478 | ||
11479 | void intel_check_page_flip(struct drm_device *dev, int pipe) | |
11480 | { | |
11481 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11482 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
11483 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6ad790c0 | 11484 | struct intel_unpin_work *work; |
f326038a | 11485 | |
6c51d46f | 11486 | WARN_ON(!in_interrupt()); |
d6bbafa1 CW |
11487 | |
11488 | if (crtc == NULL) | |
11489 | return; | |
11490 | ||
f326038a | 11491 | spin_lock(&dev->event_lock); |
6ad790c0 CW |
11492 | work = intel_crtc->unpin_work; |
11493 | if (work != NULL && __intel_pageflip_stall_check(dev, crtc)) { | |
d6bbafa1 | 11494 | WARN_ONCE(1, "Kicking stuck page flip: queued at %d, now %d\n", |
6ad790c0 | 11495 | work->flip_queued_vblank, drm_vblank_count(dev, pipe)); |
d6bbafa1 | 11496 | page_flip_completed(intel_crtc); |
6ad790c0 | 11497 | work = NULL; |
d6bbafa1 | 11498 | } |
6ad790c0 CW |
11499 | if (work != NULL && |
11500 | drm_vblank_count(dev, pipe) - work->flip_queued_vblank > 1) | |
11501 | intel_queue_rps_boost_for_request(dev, work->flip_queued_req); | |
f326038a | 11502 | spin_unlock(&dev->event_lock); |
d6bbafa1 CW |
11503 | } |
11504 | ||
6b95a207 KH |
11505 | static int intel_crtc_page_flip(struct drm_crtc *crtc, |
11506 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
11507 | struct drm_pending_vblank_event *event, |
11508 | uint32_t page_flip_flags) | |
6b95a207 KH |
11509 | { |
11510 | struct drm_device *dev = crtc->dev; | |
11511 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f4510a27 | 11512 | struct drm_framebuffer *old_fb = crtc->primary->fb; |
2ff8fde1 | 11513 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
6b95a207 | 11514 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
455a6808 | 11515 | struct drm_plane *primary = crtc->primary; |
a071fa00 | 11516 | enum pipe pipe = intel_crtc->pipe; |
6b95a207 | 11517 | struct intel_unpin_work *work; |
a4872ba6 | 11518 | struct intel_engine_cs *ring; |
cf5d8a46 | 11519 | bool mmio_flip; |
91af127f | 11520 | struct drm_i915_gem_request *request = NULL; |
52e68630 | 11521 | int ret; |
6b95a207 | 11522 | |
2ff8fde1 MR |
11523 | /* |
11524 | * drm_mode_page_flip_ioctl() should already catch this, but double | |
11525 | * check to be safe. In the future we may enable pageflipping from | |
11526 | * a disabled primary plane. | |
11527 | */ | |
11528 | if (WARN_ON(intel_fb_obj(old_fb) == NULL)) | |
11529 | return -EBUSY; | |
11530 | ||
e6a595d2 | 11531 | /* Can't change pixel format via MI display flips. */ |
f4510a27 | 11532 | if (fb->pixel_format != crtc->primary->fb->pixel_format) |
e6a595d2 VS |
11533 | return -EINVAL; |
11534 | ||
11535 | /* | |
11536 | * TILEOFF/LINOFF registers can't be changed via MI display flips. | |
11537 | * Note that pitch changes could also affect these register. | |
11538 | */ | |
11539 | if (INTEL_INFO(dev)->gen > 3 && | |
f4510a27 MR |
11540 | (fb->offsets[0] != crtc->primary->fb->offsets[0] || |
11541 | fb->pitches[0] != crtc->primary->fb->pitches[0])) | |
e6a595d2 VS |
11542 | return -EINVAL; |
11543 | ||
f900db47 CW |
11544 | if (i915_terminally_wedged(&dev_priv->gpu_error)) |
11545 | goto out_hang; | |
11546 | ||
b14c5679 | 11547 | work = kzalloc(sizeof(*work), GFP_KERNEL); |
6b95a207 KH |
11548 | if (work == NULL) |
11549 | return -ENOMEM; | |
11550 | ||
6b95a207 | 11551 | work->event = event; |
b4a98e57 | 11552 | work->crtc = crtc; |
ab8d6675 | 11553 | work->old_fb = old_fb; |
6b95a207 KH |
11554 | INIT_WORK(&work->work, intel_unpin_work_fn); |
11555 | ||
87b6b101 | 11556 | ret = drm_crtc_vblank_get(crtc); |
7317c75e JB |
11557 | if (ret) |
11558 | goto free_work; | |
11559 | ||
6b95a207 | 11560 | /* We borrow the event spin lock for protecting unpin_work */ |
5e2d7afc | 11561 | spin_lock_irq(&dev->event_lock); |
6b95a207 | 11562 | if (intel_crtc->unpin_work) { |
d6bbafa1 CW |
11563 | /* Before declaring the flip queue wedged, check if |
11564 | * the hardware completed the operation behind our backs. | |
11565 | */ | |
11566 | if (__intel_pageflip_stall_check(dev, crtc)) { | |
11567 | DRM_DEBUG_DRIVER("flip queue: previous flip completed, continuing\n"); | |
11568 | page_flip_completed(intel_crtc); | |
11569 | } else { | |
11570 | DRM_DEBUG_DRIVER("flip queue: crtc already busy\n"); | |
5e2d7afc | 11571 | spin_unlock_irq(&dev->event_lock); |
468f0b44 | 11572 | |
d6bbafa1 CW |
11573 | drm_crtc_vblank_put(crtc); |
11574 | kfree(work); | |
11575 | return -EBUSY; | |
11576 | } | |
6b95a207 KH |
11577 | } |
11578 | intel_crtc->unpin_work = work; | |
5e2d7afc | 11579 | spin_unlock_irq(&dev->event_lock); |
6b95a207 | 11580 | |
b4a98e57 CW |
11581 | if (atomic_read(&intel_crtc->unpin_work_count) >= 2) |
11582 | flush_workqueue(dev_priv->wq); | |
11583 | ||
75dfca80 | 11584 | /* Reference the objects for the scheduled work. */ |
ab8d6675 | 11585 | drm_framebuffer_reference(work->old_fb); |
05394f39 | 11586 | drm_gem_object_reference(&obj->base); |
6b95a207 | 11587 | |
f4510a27 | 11588 | crtc->primary->fb = fb; |
afd65eb4 | 11589 | update_state_fb(crtc->primary); |
1ed1f968 | 11590 | |
e1f99ce6 | 11591 | work->pending_flip_obj = obj; |
e1f99ce6 | 11592 | |
89ed88ba CW |
11593 | ret = i915_mutex_lock_interruptible(dev); |
11594 | if (ret) | |
11595 | goto cleanup; | |
11596 | ||
b4a98e57 | 11597 | atomic_inc(&intel_crtc->unpin_work_count); |
10d83730 | 11598 | intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter); |
e1f99ce6 | 11599 | |
75f7f3ec | 11600 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) |
fd8f507c | 11601 | work->flip_count = I915_READ(PIPE_FLIPCOUNT_G4X(pipe)) + 1; |
75f7f3ec | 11602 | |
4fa62c89 VS |
11603 | if (IS_VALLEYVIEW(dev)) { |
11604 | ring = &dev_priv->ring[BCS]; | |
ab8d6675 | 11605 | if (obj->tiling_mode != intel_fb_obj(work->old_fb)->tiling_mode) |
8e09bf83 CW |
11606 | /* vlv: DISPLAY_FLIP fails to change tiling */ |
11607 | ring = NULL; | |
48bf5b2d | 11608 | } else if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) { |
2a92d5bc | 11609 | ring = &dev_priv->ring[BCS]; |
4fa62c89 | 11610 | } else if (INTEL_INFO(dev)->gen >= 7) { |
b4716185 | 11611 | ring = i915_gem_request_get_ring(obj->last_write_req); |
4fa62c89 VS |
11612 | if (ring == NULL || ring->id != RCS) |
11613 | ring = &dev_priv->ring[BCS]; | |
11614 | } else { | |
11615 | ring = &dev_priv->ring[RCS]; | |
11616 | } | |
11617 | ||
cf5d8a46 CW |
11618 | mmio_flip = use_mmio_flip(ring, obj); |
11619 | ||
11620 | /* When using CS flips, we want to emit semaphores between rings. | |
11621 | * However, when using mmio flips we will create a task to do the | |
11622 | * synchronisation, so all we want here is to pin the framebuffer | |
11623 | * into the display plane and skip any waits. | |
11624 | */ | |
7580d774 ML |
11625 | if (!mmio_flip) { |
11626 | ret = i915_gem_object_sync(obj, ring, &request); | |
11627 | if (ret) | |
11628 | goto cleanup_pending; | |
11629 | } | |
11630 | ||
82bc3b2d | 11631 | ret = intel_pin_and_fence_fb_obj(crtc->primary, fb, |
7580d774 | 11632 | crtc->primary->state); |
8c9f3aaf JB |
11633 | if (ret) |
11634 | goto cleanup_pending; | |
6b95a207 | 11635 | |
dedf278c TU |
11636 | work->gtt_offset = intel_plane_obj_offset(to_intel_plane(primary), |
11637 | obj, 0); | |
11638 | work->gtt_offset += intel_crtc->dspaddr_offset; | |
4fa62c89 | 11639 | |
cf5d8a46 | 11640 | if (mmio_flip) { |
86efe24a | 11641 | ret = intel_queue_mmio_flip(dev, crtc, obj); |
d6bbafa1 CW |
11642 | if (ret) |
11643 | goto cleanup_unpin; | |
11644 | ||
f06cc1b9 JH |
11645 | i915_gem_request_assign(&work->flip_queued_req, |
11646 | obj->last_write_req); | |
d6bbafa1 | 11647 | } else { |
6258fbe2 JH |
11648 | if (!request) { |
11649 | ret = i915_gem_request_alloc(ring, ring->default_context, &request); | |
11650 | if (ret) | |
11651 | goto cleanup_unpin; | |
11652 | } | |
11653 | ||
11654 | ret = dev_priv->display.queue_flip(dev, crtc, fb, obj, request, | |
d6bbafa1 CW |
11655 | page_flip_flags); |
11656 | if (ret) | |
11657 | goto cleanup_unpin; | |
11658 | ||
6258fbe2 | 11659 | i915_gem_request_assign(&work->flip_queued_req, request); |
d6bbafa1 CW |
11660 | } |
11661 | ||
91af127f | 11662 | if (request) |
75289874 | 11663 | i915_add_request_no_flush(request); |
91af127f | 11664 | |
1e3feefd | 11665 | work->flip_queued_vblank = drm_crtc_vblank_count(crtc); |
d6bbafa1 | 11666 | work->enable_stall_check = true; |
4fa62c89 | 11667 | |
ab8d6675 | 11668 | i915_gem_track_fb(intel_fb_obj(work->old_fb), obj, |
a9ff8714 | 11669 | to_intel_plane(primary)->frontbuffer_bit); |
c80ac854 | 11670 | mutex_unlock(&dev->struct_mutex); |
a071fa00 | 11671 | |
d029bcad | 11672 | intel_fbc_deactivate(intel_crtc); |
a9ff8714 VS |
11673 | intel_frontbuffer_flip_prepare(dev, |
11674 | to_intel_plane(primary)->frontbuffer_bit); | |
6b95a207 | 11675 | |
e5510fac JB |
11676 | trace_i915_flip_request(intel_crtc->plane, obj); |
11677 | ||
6b95a207 | 11678 | return 0; |
96b099fd | 11679 | |
4fa62c89 | 11680 | cleanup_unpin: |
82bc3b2d | 11681 | intel_unpin_fb_obj(fb, crtc->primary->state); |
8c9f3aaf | 11682 | cleanup_pending: |
91af127f JH |
11683 | if (request) |
11684 | i915_gem_request_cancel(request); | |
b4a98e57 | 11685 | atomic_dec(&intel_crtc->unpin_work_count); |
89ed88ba CW |
11686 | mutex_unlock(&dev->struct_mutex); |
11687 | cleanup: | |
f4510a27 | 11688 | crtc->primary->fb = old_fb; |
afd65eb4 | 11689 | update_state_fb(crtc->primary); |
89ed88ba CW |
11690 | |
11691 | drm_gem_object_unreference_unlocked(&obj->base); | |
ab8d6675 | 11692 | drm_framebuffer_unreference(work->old_fb); |
96b099fd | 11693 | |
5e2d7afc | 11694 | spin_lock_irq(&dev->event_lock); |
96b099fd | 11695 | intel_crtc->unpin_work = NULL; |
5e2d7afc | 11696 | spin_unlock_irq(&dev->event_lock); |
96b099fd | 11697 | |
87b6b101 | 11698 | drm_crtc_vblank_put(crtc); |
7317c75e | 11699 | free_work: |
96b099fd CW |
11700 | kfree(work); |
11701 | ||
f900db47 | 11702 | if (ret == -EIO) { |
02e0efb5 ML |
11703 | struct drm_atomic_state *state; |
11704 | struct drm_plane_state *plane_state; | |
11705 | ||
f900db47 | 11706 | out_hang: |
02e0efb5 ML |
11707 | state = drm_atomic_state_alloc(dev); |
11708 | if (!state) | |
11709 | return -ENOMEM; | |
11710 | state->acquire_ctx = drm_modeset_legacy_acquire_ctx(crtc); | |
11711 | ||
11712 | retry: | |
11713 | plane_state = drm_atomic_get_plane_state(state, primary); | |
11714 | ret = PTR_ERR_OR_ZERO(plane_state); | |
11715 | if (!ret) { | |
11716 | drm_atomic_set_fb_for_plane(plane_state, fb); | |
11717 | ||
11718 | ret = drm_atomic_set_crtc_for_plane(plane_state, crtc); | |
11719 | if (!ret) | |
11720 | ret = drm_atomic_commit(state); | |
11721 | } | |
11722 | ||
11723 | if (ret == -EDEADLK) { | |
11724 | drm_modeset_backoff(state->acquire_ctx); | |
11725 | drm_atomic_state_clear(state); | |
11726 | goto retry; | |
11727 | } | |
11728 | ||
11729 | if (ret) | |
11730 | drm_atomic_state_free(state); | |
11731 | ||
f0d3dad3 | 11732 | if (ret == 0 && event) { |
5e2d7afc | 11733 | spin_lock_irq(&dev->event_lock); |
a071fa00 | 11734 | drm_send_vblank_event(dev, pipe, event); |
5e2d7afc | 11735 | spin_unlock_irq(&dev->event_lock); |
f0d3dad3 | 11736 | } |
f900db47 | 11737 | } |
96b099fd | 11738 | return ret; |
6b95a207 KH |
11739 | } |
11740 | ||
da20eabd ML |
11741 | |
11742 | /** | |
11743 | * intel_wm_need_update - Check whether watermarks need updating | |
11744 | * @plane: drm plane | |
11745 | * @state: new plane state | |
11746 | * | |
11747 | * Check current plane state versus the new one to determine whether | |
11748 | * watermarks need to be recalculated. | |
11749 | * | |
11750 | * Returns true or false. | |
11751 | */ | |
11752 | static bool intel_wm_need_update(struct drm_plane *plane, | |
11753 | struct drm_plane_state *state) | |
11754 | { | |
d21fbe87 MR |
11755 | struct intel_plane_state *new = to_intel_plane_state(state); |
11756 | struct intel_plane_state *cur = to_intel_plane_state(plane->state); | |
11757 | ||
11758 | /* Update watermarks on tiling or size changes. */ | |
92826fcd ML |
11759 | if (new->visible != cur->visible) |
11760 | return true; | |
11761 | ||
11762 | if (!cur->base.fb || !new->base.fb) | |
11763 | return false; | |
11764 | ||
11765 | if (cur->base.fb->modifier[0] != new->base.fb->modifier[0] || | |
11766 | cur->base.rotation != new->base.rotation || | |
d21fbe87 MR |
11767 | drm_rect_width(&new->src) != drm_rect_width(&cur->src) || |
11768 | drm_rect_height(&new->src) != drm_rect_height(&cur->src) || | |
11769 | drm_rect_width(&new->dst) != drm_rect_width(&cur->dst) || | |
11770 | drm_rect_height(&new->dst) != drm_rect_height(&cur->dst)) | |
2791a16c | 11771 | return true; |
7809e5ae | 11772 | |
2791a16c | 11773 | return false; |
7809e5ae MR |
11774 | } |
11775 | ||
d21fbe87 MR |
11776 | static bool needs_scaling(struct intel_plane_state *state) |
11777 | { | |
11778 | int src_w = drm_rect_width(&state->src) >> 16; | |
11779 | int src_h = drm_rect_height(&state->src) >> 16; | |
11780 | int dst_w = drm_rect_width(&state->dst); | |
11781 | int dst_h = drm_rect_height(&state->dst); | |
11782 | ||
11783 | return (src_w != dst_w || src_h != dst_h); | |
11784 | } | |
11785 | ||
da20eabd ML |
11786 | int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state, |
11787 | struct drm_plane_state *plane_state) | |
11788 | { | |
ab1d3a0e | 11789 | struct intel_crtc_state *pipe_config = to_intel_crtc_state(crtc_state); |
da20eabd ML |
11790 | struct drm_crtc *crtc = crtc_state->crtc; |
11791 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
11792 | struct drm_plane *plane = plane_state->plane; | |
11793 | struct drm_device *dev = crtc->dev; | |
11794 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11795 | struct intel_plane_state *old_plane_state = | |
11796 | to_intel_plane_state(plane->state); | |
11797 | int idx = intel_crtc->base.base.id, ret; | |
11798 | int i = drm_plane_index(plane); | |
11799 | bool mode_changed = needs_modeset(crtc_state); | |
11800 | bool was_crtc_enabled = crtc->state->active; | |
11801 | bool is_crtc_enabled = crtc_state->active; | |
da20eabd ML |
11802 | bool turn_off, turn_on, visible, was_visible; |
11803 | struct drm_framebuffer *fb = plane_state->fb; | |
11804 | ||
11805 | if (crtc_state && INTEL_INFO(dev)->gen >= 9 && | |
11806 | plane->type != DRM_PLANE_TYPE_CURSOR) { | |
11807 | ret = skl_update_scaler_plane( | |
11808 | to_intel_crtc_state(crtc_state), | |
11809 | to_intel_plane_state(plane_state)); | |
11810 | if (ret) | |
11811 | return ret; | |
11812 | } | |
11813 | ||
da20eabd ML |
11814 | was_visible = old_plane_state->visible; |
11815 | visible = to_intel_plane_state(plane_state)->visible; | |
11816 | ||
11817 | if (!was_crtc_enabled && WARN_ON(was_visible)) | |
11818 | was_visible = false; | |
11819 | ||
11820 | if (!is_crtc_enabled && WARN_ON(visible)) | |
11821 | visible = false; | |
11822 | ||
11823 | if (!was_visible && !visible) | |
11824 | return 0; | |
11825 | ||
11826 | turn_off = was_visible && (!visible || mode_changed); | |
11827 | turn_on = visible && (!was_visible || mode_changed); | |
11828 | ||
11829 | DRM_DEBUG_ATOMIC("[CRTC:%i] has [PLANE:%i] with fb %i\n", idx, | |
11830 | plane->base.id, fb ? fb->base.id : -1); | |
11831 | ||
11832 | DRM_DEBUG_ATOMIC("[PLANE:%i] visible %i -> %i, off %i, on %i, ms %i\n", | |
11833 | plane->base.id, was_visible, visible, | |
11834 | turn_off, turn_on, mode_changed); | |
11835 | ||
92826fcd ML |
11836 | if (turn_on || turn_off) { |
11837 | pipe_config->wm_changed = true; | |
11838 | ||
852eb00d VS |
11839 | /* must disable cxsr around plane enable/disable */ |
11840 | if (plane->type != DRM_PLANE_TYPE_CURSOR) { | |
11841 | if (is_crtc_enabled) | |
11842 | intel_crtc->atomic.wait_vblank = true; | |
ab1d3a0e | 11843 | pipe_config->disable_cxsr = true; |
852eb00d VS |
11844 | } |
11845 | } else if (intel_wm_need_update(plane, plane_state)) { | |
92826fcd | 11846 | pipe_config->wm_changed = true; |
852eb00d | 11847 | } |
da20eabd | 11848 | |
8be6ca85 | 11849 | if (visible || was_visible) |
a9ff8714 VS |
11850 | intel_crtc->atomic.fb_bits |= |
11851 | to_intel_plane(plane)->frontbuffer_bit; | |
11852 | ||
da20eabd ML |
11853 | switch (plane->type) { |
11854 | case DRM_PLANE_TYPE_PRIMARY: | |
da20eabd ML |
11855 | intel_crtc->atomic.pre_disable_primary = turn_off; |
11856 | intel_crtc->atomic.post_enable_primary = turn_on; | |
11857 | ||
066cf55b RV |
11858 | if (turn_off) { |
11859 | /* | |
11860 | * FIXME: Actually if we will still have any other | |
11861 | * plane enabled on the pipe we could let IPS enabled | |
11862 | * still, but for now lets consider that when we make | |
11863 | * primary invisible by setting DSPCNTR to 0 on | |
11864 | * update_primary_plane function IPS needs to be | |
11865 | * disable. | |
11866 | */ | |
11867 | intel_crtc->atomic.disable_ips = true; | |
11868 | ||
da20eabd | 11869 | intel_crtc->atomic.disable_fbc = true; |
066cf55b | 11870 | } |
da20eabd ML |
11871 | |
11872 | /* | |
11873 | * FBC does not work on some platforms for rotated | |
11874 | * planes, so disable it when rotation is not 0 and | |
11875 | * update it when rotation is set back to 0. | |
11876 | * | |
11877 | * FIXME: This is redundant with the fbc update done in | |
11878 | * the primary plane enable function except that that | |
11879 | * one is done too late. We eventually need to unify | |
11880 | * this. | |
11881 | */ | |
11882 | ||
11883 | if (visible && | |
11884 | INTEL_INFO(dev)->gen <= 4 && !IS_G4X(dev) && | |
11885 | dev_priv->fbc.crtc == intel_crtc && | |
11886 | plane_state->rotation != BIT(DRM_ROTATE_0)) | |
11887 | intel_crtc->atomic.disable_fbc = true; | |
11888 | ||
11889 | /* | |
11890 | * BDW signals flip done immediately if the plane | |
11891 | * is disabled, even if the plane enable is already | |
11892 | * armed to occur at the next vblank :( | |
11893 | */ | |
11894 | if (turn_on && IS_BROADWELL(dev)) | |
11895 | intel_crtc->atomic.wait_vblank = true; | |
11896 | ||
11897 | intel_crtc->atomic.update_fbc |= visible || mode_changed; | |
11898 | break; | |
11899 | case DRM_PLANE_TYPE_CURSOR: | |
da20eabd ML |
11900 | break; |
11901 | case DRM_PLANE_TYPE_OVERLAY: | |
d21fbe87 MR |
11902 | /* |
11903 | * WaCxSRDisabledForSpriteScaling:ivb | |
11904 | * | |
11905 | * cstate->update_wm was already set above, so this flag will | |
11906 | * take effect when we commit and program watermarks. | |
11907 | */ | |
11908 | if (IS_IVYBRIDGE(dev) && | |
11909 | needs_scaling(to_intel_plane_state(plane_state)) && | |
11910 | !needs_scaling(old_plane_state)) { | |
11911 | to_intel_crtc_state(crtc_state)->disable_lp_wm = true; | |
11912 | } else if (turn_off && !mode_changed) { | |
da20eabd ML |
11913 | intel_crtc->atomic.wait_vblank = true; |
11914 | intel_crtc->atomic.update_sprite_watermarks |= | |
11915 | 1 << i; | |
11916 | } | |
d21fbe87 MR |
11917 | |
11918 | break; | |
da20eabd ML |
11919 | } |
11920 | return 0; | |
11921 | } | |
11922 | ||
6d3a1ce7 ML |
11923 | static bool encoders_cloneable(const struct intel_encoder *a, |
11924 | const struct intel_encoder *b) | |
11925 | { | |
11926 | /* masks could be asymmetric, so check both ways */ | |
11927 | return a == b || (a->cloneable & (1 << b->type) && | |
11928 | b->cloneable & (1 << a->type)); | |
11929 | } | |
11930 | ||
11931 | static bool check_single_encoder_cloning(struct drm_atomic_state *state, | |
11932 | struct intel_crtc *crtc, | |
11933 | struct intel_encoder *encoder) | |
11934 | { | |
11935 | struct intel_encoder *source_encoder; | |
11936 | struct drm_connector *connector; | |
11937 | struct drm_connector_state *connector_state; | |
11938 | int i; | |
11939 | ||
11940 | for_each_connector_in_state(state, connector, connector_state, i) { | |
11941 | if (connector_state->crtc != &crtc->base) | |
11942 | continue; | |
11943 | ||
11944 | source_encoder = | |
11945 | to_intel_encoder(connector_state->best_encoder); | |
11946 | if (!encoders_cloneable(encoder, source_encoder)) | |
11947 | return false; | |
11948 | } | |
11949 | ||
11950 | return true; | |
11951 | } | |
11952 | ||
11953 | static bool check_encoder_cloning(struct drm_atomic_state *state, | |
11954 | struct intel_crtc *crtc) | |
11955 | { | |
11956 | struct intel_encoder *encoder; | |
11957 | struct drm_connector *connector; | |
11958 | struct drm_connector_state *connector_state; | |
11959 | int i; | |
11960 | ||
11961 | for_each_connector_in_state(state, connector, connector_state, i) { | |
11962 | if (connector_state->crtc != &crtc->base) | |
11963 | continue; | |
11964 | ||
11965 | encoder = to_intel_encoder(connector_state->best_encoder); | |
11966 | if (!check_single_encoder_cloning(state, crtc, encoder)) | |
11967 | return false; | |
11968 | } | |
11969 | ||
11970 | return true; | |
11971 | } | |
11972 | ||
11973 | static int intel_crtc_atomic_check(struct drm_crtc *crtc, | |
11974 | struct drm_crtc_state *crtc_state) | |
11975 | { | |
cf5a15be | 11976 | struct drm_device *dev = crtc->dev; |
ad421372 | 11977 | struct drm_i915_private *dev_priv = dev->dev_private; |
6d3a1ce7 | 11978 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
cf5a15be ML |
11979 | struct intel_crtc_state *pipe_config = |
11980 | to_intel_crtc_state(crtc_state); | |
6d3a1ce7 | 11981 | struct drm_atomic_state *state = crtc_state->state; |
4d20cd86 | 11982 | int ret; |
6d3a1ce7 ML |
11983 | bool mode_changed = needs_modeset(crtc_state); |
11984 | ||
11985 | if (mode_changed && !check_encoder_cloning(state, intel_crtc)) { | |
11986 | DRM_DEBUG_KMS("rejecting invalid cloning configuration\n"); | |
11987 | return -EINVAL; | |
11988 | } | |
11989 | ||
852eb00d | 11990 | if (mode_changed && !crtc_state->active) |
92826fcd | 11991 | pipe_config->wm_changed = true; |
eddfcbcd | 11992 | |
ad421372 ML |
11993 | if (mode_changed && crtc_state->enable && |
11994 | dev_priv->display.crtc_compute_clock && | |
11995 | !WARN_ON(pipe_config->shared_dpll != DPLL_ID_PRIVATE)) { | |
11996 | ret = dev_priv->display.crtc_compute_clock(intel_crtc, | |
11997 | pipe_config); | |
11998 | if (ret) | |
11999 | return ret; | |
12000 | } | |
12001 | ||
e435d6e5 | 12002 | ret = 0; |
86c8bbbe MR |
12003 | if (dev_priv->display.compute_pipe_wm) { |
12004 | ret = dev_priv->display.compute_pipe_wm(intel_crtc, state); | |
12005 | if (ret) | |
12006 | return ret; | |
12007 | } | |
12008 | ||
e435d6e5 ML |
12009 | if (INTEL_INFO(dev)->gen >= 9) { |
12010 | if (mode_changed) | |
12011 | ret = skl_update_scaler_crtc(pipe_config); | |
12012 | ||
12013 | if (!ret) | |
12014 | ret = intel_atomic_setup_scalers(dev, intel_crtc, | |
12015 | pipe_config); | |
12016 | } | |
12017 | ||
12018 | return ret; | |
6d3a1ce7 ML |
12019 | } |
12020 | ||
65b38e0d | 12021 | static const struct drm_crtc_helper_funcs intel_helper_funcs = { |
f6e5b160 CW |
12022 | .mode_set_base_atomic = intel_pipe_set_base_atomic, |
12023 | .load_lut = intel_crtc_load_lut, | |
ea2c67bb MR |
12024 | .atomic_begin = intel_begin_crtc_commit, |
12025 | .atomic_flush = intel_finish_crtc_commit, | |
6d3a1ce7 | 12026 | .atomic_check = intel_crtc_atomic_check, |
f6e5b160 CW |
12027 | }; |
12028 | ||
d29b2f9d ACO |
12029 | static void intel_modeset_update_connector_atomic_state(struct drm_device *dev) |
12030 | { | |
12031 | struct intel_connector *connector; | |
12032 | ||
12033 | for_each_intel_connector(dev, connector) { | |
12034 | if (connector->base.encoder) { | |
12035 | connector->base.state->best_encoder = | |
12036 | connector->base.encoder; | |
12037 | connector->base.state->crtc = | |
12038 | connector->base.encoder->crtc; | |
12039 | } else { | |
12040 | connector->base.state->best_encoder = NULL; | |
12041 | connector->base.state->crtc = NULL; | |
12042 | } | |
12043 | } | |
12044 | } | |
12045 | ||
050f7aeb | 12046 | static void |
eba905b2 | 12047 | connected_sink_compute_bpp(struct intel_connector *connector, |
5cec258b | 12048 | struct intel_crtc_state *pipe_config) |
050f7aeb DV |
12049 | { |
12050 | int bpp = pipe_config->pipe_bpp; | |
12051 | ||
12052 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n", | |
12053 | connector->base.base.id, | |
c23cc417 | 12054 | connector->base.name); |
050f7aeb DV |
12055 | |
12056 | /* Don't use an invalid EDID bpc value */ | |
12057 | if (connector->base.display_info.bpc && | |
12058 | connector->base.display_info.bpc * 3 < bpp) { | |
12059 | DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n", | |
12060 | bpp, connector->base.display_info.bpc*3); | |
12061 | pipe_config->pipe_bpp = connector->base.display_info.bpc*3; | |
12062 | } | |
12063 | ||
12064 | /* Clamp bpp to 8 on screens without EDID 1.4 */ | |
12065 | if (connector->base.display_info.bpc == 0 && bpp > 24) { | |
12066 | DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n", | |
12067 | bpp); | |
12068 | pipe_config->pipe_bpp = 24; | |
12069 | } | |
12070 | } | |
12071 | ||
4e53c2e0 | 12072 | static int |
050f7aeb | 12073 | compute_baseline_pipe_bpp(struct intel_crtc *crtc, |
5cec258b | 12074 | struct intel_crtc_state *pipe_config) |
4e53c2e0 | 12075 | { |
050f7aeb | 12076 | struct drm_device *dev = crtc->base.dev; |
1486017f | 12077 | struct drm_atomic_state *state; |
da3ced29 ACO |
12078 | struct drm_connector *connector; |
12079 | struct drm_connector_state *connector_state; | |
1486017f | 12080 | int bpp, i; |
4e53c2e0 | 12081 | |
d328c9d7 | 12082 | if ((IS_G4X(dev) || IS_VALLEYVIEW(dev))) |
4e53c2e0 | 12083 | bpp = 10*3; |
d328c9d7 DV |
12084 | else if (INTEL_INFO(dev)->gen >= 5) |
12085 | bpp = 12*3; | |
12086 | else | |
12087 | bpp = 8*3; | |
12088 | ||
4e53c2e0 | 12089 | |
4e53c2e0 DV |
12090 | pipe_config->pipe_bpp = bpp; |
12091 | ||
1486017f ACO |
12092 | state = pipe_config->base.state; |
12093 | ||
4e53c2e0 | 12094 | /* Clamp display bpp to EDID value */ |
da3ced29 ACO |
12095 | for_each_connector_in_state(state, connector, connector_state, i) { |
12096 | if (connector_state->crtc != &crtc->base) | |
4e53c2e0 DV |
12097 | continue; |
12098 | ||
da3ced29 ACO |
12099 | connected_sink_compute_bpp(to_intel_connector(connector), |
12100 | pipe_config); | |
4e53c2e0 DV |
12101 | } |
12102 | ||
12103 | return bpp; | |
12104 | } | |
12105 | ||
644db711 DV |
12106 | static void intel_dump_crtc_timings(const struct drm_display_mode *mode) |
12107 | { | |
12108 | DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, " | |
12109 | "type: 0x%x flags: 0x%x\n", | |
1342830c | 12110 | mode->crtc_clock, |
644db711 DV |
12111 | mode->crtc_hdisplay, mode->crtc_hsync_start, |
12112 | mode->crtc_hsync_end, mode->crtc_htotal, | |
12113 | mode->crtc_vdisplay, mode->crtc_vsync_start, | |
12114 | mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags); | |
12115 | } | |
12116 | ||
c0b03411 | 12117 | static void intel_dump_pipe_config(struct intel_crtc *crtc, |
5cec258b | 12118 | struct intel_crtc_state *pipe_config, |
c0b03411 DV |
12119 | const char *context) |
12120 | { | |
6a60cd87 CK |
12121 | struct drm_device *dev = crtc->base.dev; |
12122 | struct drm_plane *plane; | |
12123 | struct intel_plane *intel_plane; | |
12124 | struct intel_plane_state *state; | |
12125 | struct drm_framebuffer *fb; | |
12126 | ||
12127 | DRM_DEBUG_KMS("[CRTC:%d]%s config %p for pipe %c\n", crtc->base.base.id, | |
12128 | context, pipe_config, pipe_name(crtc->pipe)); | |
c0b03411 DV |
12129 | |
12130 | DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config->cpu_transcoder)); | |
12131 | DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n", | |
12132 | pipe_config->pipe_bpp, pipe_config->dither); | |
12133 | DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", | |
12134 | pipe_config->has_pch_encoder, | |
12135 | pipe_config->fdi_lanes, | |
12136 | pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n, | |
12137 | pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n, | |
12138 | pipe_config->fdi_m_n.tu); | |
90a6b7b0 | 12139 | DRM_DEBUG_KMS("dp: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", |
eb14cb74 | 12140 | pipe_config->has_dp_encoder, |
90a6b7b0 | 12141 | pipe_config->lane_count, |
eb14cb74 VS |
12142 | pipe_config->dp_m_n.gmch_m, pipe_config->dp_m_n.gmch_n, |
12143 | pipe_config->dp_m_n.link_m, pipe_config->dp_m_n.link_n, | |
12144 | pipe_config->dp_m_n.tu); | |
b95af8be | 12145 | |
90a6b7b0 | 12146 | DRM_DEBUG_KMS("dp: %i, lanes: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n", |
b95af8be | 12147 | pipe_config->has_dp_encoder, |
90a6b7b0 | 12148 | pipe_config->lane_count, |
b95af8be VK |
12149 | pipe_config->dp_m2_n2.gmch_m, |
12150 | pipe_config->dp_m2_n2.gmch_n, | |
12151 | pipe_config->dp_m2_n2.link_m, | |
12152 | pipe_config->dp_m2_n2.link_n, | |
12153 | pipe_config->dp_m2_n2.tu); | |
12154 | ||
55072d19 DV |
12155 | DRM_DEBUG_KMS("audio: %i, infoframes: %i\n", |
12156 | pipe_config->has_audio, | |
12157 | pipe_config->has_infoframe); | |
12158 | ||
c0b03411 | 12159 | DRM_DEBUG_KMS("requested mode:\n"); |
2d112de7 | 12160 | drm_mode_debug_printmodeline(&pipe_config->base.mode); |
c0b03411 | 12161 | DRM_DEBUG_KMS("adjusted mode:\n"); |
2d112de7 ACO |
12162 | drm_mode_debug_printmodeline(&pipe_config->base.adjusted_mode); |
12163 | intel_dump_crtc_timings(&pipe_config->base.adjusted_mode); | |
d71b8d4a | 12164 | DRM_DEBUG_KMS("port clock: %d\n", pipe_config->port_clock); |
37327abd VS |
12165 | DRM_DEBUG_KMS("pipe src size: %dx%d\n", |
12166 | pipe_config->pipe_src_w, pipe_config->pipe_src_h); | |
0ec463d3 TU |
12167 | DRM_DEBUG_KMS("num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n", |
12168 | crtc->num_scalers, | |
12169 | pipe_config->scaler_state.scaler_users, | |
12170 | pipe_config->scaler_state.scaler_id); | |
c0b03411 DV |
12171 | DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n", |
12172 | pipe_config->gmch_pfit.control, | |
12173 | pipe_config->gmch_pfit.pgm_ratios, | |
12174 | pipe_config->gmch_pfit.lvds_border_bits); | |
fd4daa9c | 12175 | DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n", |
c0b03411 | 12176 | pipe_config->pch_pfit.pos, |
fd4daa9c CW |
12177 | pipe_config->pch_pfit.size, |
12178 | pipe_config->pch_pfit.enabled ? "enabled" : "disabled"); | |
42db64ef | 12179 | DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled); |
cf532bb2 | 12180 | DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide); |
6a60cd87 | 12181 | |
415ff0f6 | 12182 | if (IS_BROXTON(dev)) { |
05712c15 | 12183 | DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: ebb0: 0x%x, ebb4: 0x%x," |
415ff0f6 | 12184 | "pll0: 0x%x, pll1: 0x%x, pll2: 0x%x, pll3: 0x%x, " |
c8453338 | 12185 | "pll6: 0x%x, pll8: 0x%x, pll9: 0x%x, pll10: 0x%x, pcsdw12: 0x%x\n", |
415ff0f6 TU |
12186 | pipe_config->ddi_pll_sel, |
12187 | pipe_config->dpll_hw_state.ebb0, | |
05712c15 | 12188 | pipe_config->dpll_hw_state.ebb4, |
415ff0f6 TU |
12189 | pipe_config->dpll_hw_state.pll0, |
12190 | pipe_config->dpll_hw_state.pll1, | |
12191 | pipe_config->dpll_hw_state.pll2, | |
12192 | pipe_config->dpll_hw_state.pll3, | |
12193 | pipe_config->dpll_hw_state.pll6, | |
12194 | pipe_config->dpll_hw_state.pll8, | |
05712c15 | 12195 | pipe_config->dpll_hw_state.pll9, |
c8453338 | 12196 | pipe_config->dpll_hw_state.pll10, |
415ff0f6 | 12197 | pipe_config->dpll_hw_state.pcsdw12); |
ef11bdb3 | 12198 | } else if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) { |
415ff0f6 TU |
12199 | DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: " |
12200 | "ctrl1: 0x%x, cfgcr1: 0x%x, cfgcr2: 0x%x\n", | |
12201 | pipe_config->ddi_pll_sel, | |
12202 | pipe_config->dpll_hw_state.ctrl1, | |
12203 | pipe_config->dpll_hw_state.cfgcr1, | |
12204 | pipe_config->dpll_hw_state.cfgcr2); | |
12205 | } else if (HAS_DDI(dev)) { | |
00490c22 | 12206 | DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: wrpll: 0x%x spll: 0x%x\n", |
415ff0f6 | 12207 | pipe_config->ddi_pll_sel, |
00490c22 ML |
12208 | pipe_config->dpll_hw_state.wrpll, |
12209 | pipe_config->dpll_hw_state.spll); | |
415ff0f6 TU |
12210 | } else { |
12211 | DRM_DEBUG_KMS("dpll_hw_state: dpll: 0x%x, dpll_md: 0x%x, " | |
12212 | "fp0: 0x%x, fp1: 0x%x\n", | |
12213 | pipe_config->dpll_hw_state.dpll, | |
12214 | pipe_config->dpll_hw_state.dpll_md, | |
12215 | pipe_config->dpll_hw_state.fp0, | |
12216 | pipe_config->dpll_hw_state.fp1); | |
12217 | } | |
12218 | ||
6a60cd87 CK |
12219 | DRM_DEBUG_KMS("planes on this crtc\n"); |
12220 | list_for_each_entry(plane, &dev->mode_config.plane_list, head) { | |
12221 | intel_plane = to_intel_plane(plane); | |
12222 | if (intel_plane->pipe != crtc->pipe) | |
12223 | continue; | |
12224 | ||
12225 | state = to_intel_plane_state(plane->state); | |
12226 | fb = state->base.fb; | |
12227 | if (!fb) { | |
12228 | DRM_DEBUG_KMS("%s PLANE:%d plane: %u.%u idx: %d " | |
12229 | "disabled, scaler_id = %d\n", | |
12230 | plane->type == DRM_PLANE_TYPE_CURSOR ? "CURSOR" : "STANDARD", | |
12231 | plane->base.id, intel_plane->pipe, | |
12232 | (crtc->base.primary == plane) ? 0 : intel_plane->plane + 1, | |
12233 | drm_plane_index(plane), state->scaler_id); | |
12234 | continue; | |
12235 | } | |
12236 | ||
12237 | DRM_DEBUG_KMS("%s PLANE:%d plane: %u.%u idx: %d enabled", | |
12238 | plane->type == DRM_PLANE_TYPE_CURSOR ? "CURSOR" : "STANDARD", | |
12239 | plane->base.id, intel_plane->pipe, | |
12240 | crtc->base.primary == plane ? 0 : intel_plane->plane + 1, | |
12241 | drm_plane_index(plane)); | |
12242 | DRM_DEBUG_KMS("\tFB:%d, fb = %ux%u format = 0x%x", | |
12243 | fb->base.id, fb->width, fb->height, fb->pixel_format); | |
12244 | DRM_DEBUG_KMS("\tscaler:%d src (%u, %u) %ux%u dst (%u, %u) %ux%u\n", | |
12245 | state->scaler_id, | |
12246 | state->src.x1 >> 16, state->src.y1 >> 16, | |
12247 | drm_rect_width(&state->src) >> 16, | |
12248 | drm_rect_height(&state->src) >> 16, | |
12249 | state->dst.x1, state->dst.y1, | |
12250 | drm_rect_width(&state->dst), drm_rect_height(&state->dst)); | |
12251 | } | |
c0b03411 DV |
12252 | } |
12253 | ||
5448a00d | 12254 | static bool check_digital_port_conflicts(struct drm_atomic_state *state) |
00f0b378 | 12255 | { |
5448a00d ACO |
12256 | struct drm_device *dev = state->dev; |
12257 | struct intel_encoder *encoder; | |
da3ced29 | 12258 | struct drm_connector *connector; |
5448a00d | 12259 | struct drm_connector_state *connector_state; |
00f0b378 | 12260 | unsigned int used_ports = 0; |
5448a00d | 12261 | int i; |
00f0b378 VS |
12262 | |
12263 | /* | |
12264 | * Walk the connector list instead of the encoder | |
12265 | * list to detect the problem on ddi platforms | |
12266 | * where there's just one encoder per digital port. | |
12267 | */ | |
da3ced29 | 12268 | for_each_connector_in_state(state, connector, connector_state, i) { |
5448a00d | 12269 | if (!connector_state->best_encoder) |
00f0b378 VS |
12270 | continue; |
12271 | ||
5448a00d ACO |
12272 | encoder = to_intel_encoder(connector_state->best_encoder); |
12273 | ||
12274 | WARN_ON(!connector_state->crtc); | |
00f0b378 VS |
12275 | |
12276 | switch (encoder->type) { | |
12277 | unsigned int port_mask; | |
12278 | case INTEL_OUTPUT_UNKNOWN: | |
12279 | if (WARN_ON(!HAS_DDI(dev))) | |
12280 | break; | |
12281 | case INTEL_OUTPUT_DISPLAYPORT: | |
12282 | case INTEL_OUTPUT_HDMI: | |
12283 | case INTEL_OUTPUT_EDP: | |
12284 | port_mask = 1 << enc_to_dig_port(&encoder->base)->port; | |
12285 | ||
12286 | /* the same port mustn't appear more than once */ | |
12287 | if (used_ports & port_mask) | |
12288 | return false; | |
12289 | ||
12290 | used_ports |= port_mask; | |
12291 | default: | |
12292 | break; | |
12293 | } | |
12294 | } | |
12295 | ||
12296 | return true; | |
12297 | } | |
12298 | ||
83a57153 ACO |
12299 | static void |
12300 | clear_intel_crtc_state(struct intel_crtc_state *crtc_state) | |
12301 | { | |
12302 | struct drm_crtc_state tmp_state; | |
663a3640 | 12303 | struct intel_crtc_scaler_state scaler_state; |
4978cc93 ACO |
12304 | struct intel_dpll_hw_state dpll_hw_state; |
12305 | enum intel_dpll_id shared_dpll; | |
8504c74c | 12306 | uint32_t ddi_pll_sel; |
c4e2d043 | 12307 | bool force_thru; |
83a57153 | 12308 | |
7546a384 ACO |
12309 | /* FIXME: before the switch to atomic started, a new pipe_config was |
12310 | * kzalloc'd. Code that depends on any field being zero should be | |
12311 | * fixed, so that the crtc_state can be safely duplicated. For now, | |
12312 | * only fields that are know to not cause problems are preserved. */ | |
12313 | ||
83a57153 | 12314 | tmp_state = crtc_state->base; |
663a3640 | 12315 | scaler_state = crtc_state->scaler_state; |
4978cc93 ACO |
12316 | shared_dpll = crtc_state->shared_dpll; |
12317 | dpll_hw_state = crtc_state->dpll_hw_state; | |
8504c74c | 12318 | ddi_pll_sel = crtc_state->ddi_pll_sel; |
c4e2d043 | 12319 | force_thru = crtc_state->pch_pfit.force_thru; |
4978cc93 | 12320 | |
83a57153 | 12321 | memset(crtc_state, 0, sizeof *crtc_state); |
4978cc93 | 12322 | |
83a57153 | 12323 | crtc_state->base = tmp_state; |
663a3640 | 12324 | crtc_state->scaler_state = scaler_state; |
4978cc93 ACO |
12325 | crtc_state->shared_dpll = shared_dpll; |
12326 | crtc_state->dpll_hw_state = dpll_hw_state; | |
8504c74c | 12327 | crtc_state->ddi_pll_sel = ddi_pll_sel; |
c4e2d043 | 12328 | crtc_state->pch_pfit.force_thru = force_thru; |
83a57153 ACO |
12329 | } |
12330 | ||
548ee15b | 12331 | static int |
b8cecdf5 | 12332 | intel_modeset_pipe_config(struct drm_crtc *crtc, |
b359283a | 12333 | struct intel_crtc_state *pipe_config) |
ee7b9f93 | 12334 | { |
b359283a | 12335 | struct drm_atomic_state *state = pipe_config->base.state; |
7758a113 | 12336 | struct intel_encoder *encoder; |
da3ced29 | 12337 | struct drm_connector *connector; |
0b901879 | 12338 | struct drm_connector_state *connector_state; |
d328c9d7 | 12339 | int base_bpp, ret = -EINVAL; |
0b901879 | 12340 | int i; |
e29c22c0 | 12341 | bool retry = true; |
ee7b9f93 | 12342 | |
83a57153 | 12343 | clear_intel_crtc_state(pipe_config); |
7758a113 | 12344 | |
e143a21c DV |
12345 | pipe_config->cpu_transcoder = |
12346 | (enum transcoder) to_intel_crtc(crtc)->pipe; | |
b8cecdf5 | 12347 | |
2960bc9c ID |
12348 | /* |
12349 | * Sanitize sync polarity flags based on requested ones. If neither | |
12350 | * positive or negative polarity is requested, treat this as meaning | |
12351 | * negative polarity. | |
12352 | */ | |
2d112de7 | 12353 | if (!(pipe_config->base.adjusted_mode.flags & |
2960bc9c | 12354 | (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC))) |
2d112de7 | 12355 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC; |
2960bc9c | 12356 | |
2d112de7 | 12357 | if (!(pipe_config->base.adjusted_mode.flags & |
2960bc9c | 12358 | (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC))) |
2d112de7 | 12359 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC; |
2960bc9c | 12360 | |
d328c9d7 DV |
12361 | base_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc), |
12362 | pipe_config); | |
12363 | if (base_bpp < 0) | |
4e53c2e0 DV |
12364 | goto fail; |
12365 | ||
e41a56be VS |
12366 | /* |
12367 | * Determine the real pipe dimensions. Note that stereo modes can | |
12368 | * increase the actual pipe size due to the frame doubling and | |
12369 | * insertion of additional space for blanks between the frame. This | |
12370 | * is stored in the crtc timings. We use the requested mode to do this | |
12371 | * computation to clearly distinguish it from the adjusted mode, which | |
12372 | * can be changed by the connectors in the below retry loop. | |
12373 | */ | |
2d112de7 | 12374 | drm_crtc_get_hv_timing(&pipe_config->base.mode, |
ecb7e16b GP |
12375 | &pipe_config->pipe_src_w, |
12376 | &pipe_config->pipe_src_h); | |
e41a56be | 12377 | |
e29c22c0 | 12378 | encoder_retry: |
ef1b460d | 12379 | /* Ensure the port clock defaults are reset when retrying. */ |
ff9a6750 | 12380 | pipe_config->port_clock = 0; |
ef1b460d | 12381 | pipe_config->pixel_multiplier = 1; |
ff9a6750 | 12382 | |
135c81b8 | 12383 | /* Fill in default crtc timings, allow encoders to overwrite them. */ |
2d112de7 ACO |
12384 | drm_mode_set_crtcinfo(&pipe_config->base.adjusted_mode, |
12385 | CRTC_STEREO_DOUBLE); | |
135c81b8 | 12386 | |
7758a113 DV |
12387 | /* Pass our mode to the connectors and the CRTC to give them a chance to |
12388 | * adjust it according to limitations or connector properties, and also | |
12389 | * a chance to reject the mode entirely. | |
47f1c6c9 | 12390 | */ |
da3ced29 | 12391 | for_each_connector_in_state(state, connector, connector_state, i) { |
0b901879 | 12392 | if (connector_state->crtc != crtc) |
7758a113 | 12393 | continue; |
7ae89233 | 12394 | |
0b901879 ACO |
12395 | encoder = to_intel_encoder(connector_state->best_encoder); |
12396 | ||
efea6e8e DV |
12397 | if (!(encoder->compute_config(encoder, pipe_config))) { |
12398 | DRM_DEBUG_KMS("Encoder config failure\n"); | |
7758a113 DV |
12399 | goto fail; |
12400 | } | |
ee7b9f93 | 12401 | } |
47f1c6c9 | 12402 | |
ff9a6750 DV |
12403 | /* Set default port clock if not overwritten by the encoder. Needs to be |
12404 | * done afterwards in case the encoder adjusts the mode. */ | |
12405 | if (!pipe_config->port_clock) | |
2d112de7 | 12406 | pipe_config->port_clock = pipe_config->base.adjusted_mode.crtc_clock |
241bfc38 | 12407 | * pipe_config->pixel_multiplier; |
ff9a6750 | 12408 | |
a43f6e0f | 12409 | ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config); |
e29c22c0 | 12410 | if (ret < 0) { |
7758a113 DV |
12411 | DRM_DEBUG_KMS("CRTC fixup failed\n"); |
12412 | goto fail; | |
ee7b9f93 | 12413 | } |
e29c22c0 DV |
12414 | |
12415 | if (ret == RETRY) { | |
12416 | if (WARN(!retry, "loop in pipe configuration computation\n")) { | |
12417 | ret = -EINVAL; | |
12418 | goto fail; | |
12419 | } | |
12420 | ||
12421 | DRM_DEBUG_KMS("CRTC bw constrained, retrying\n"); | |
12422 | retry = false; | |
12423 | goto encoder_retry; | |
12424 | } | |
12425 | ||
e8fa4270 DV |
12426 | /* Dithering seems to not pass-through bits correctly when it should, so |
12427 | * only enable it on 6bpc panels. */ | |
12428 | pipe_config->dither = pipe_config->pipe_bpp == 6*3; | |
62f0ace5 | 12429 | DRM_DEBUG_KMS("hw max bpp: %i, pipe bpp: %i, dithering: %i\n", |
d328c9d7 | 12430 | base_bpp, pipe_config->pipe_bpp, pipe_config->dither); |
4e53c2e0 | 12431 | |
7758a113 | 12432 | fail: |
548ee15b | 12433 | return ret; |
ee7b9f93 | 12434 | } |
47f1c6c9 | 12435 | |
ea9d758d | 12436 | static void |
4740b0f2 | 12437 | intel_modeset_update_crtc_state(struct drm_atomic_state *state) |
ea9d758d | 12438 | { |
0a9ab303 ACO |
12439 | struct drm_crtc *crtc; |
12440 | struct drm_crtc_state *crtc_state; | |
8a75d157 | 12441 | int i; |
ea9d758d | 12442 | |
7668851f | 12443 | /* Double check state. */ |
8a75d157 | 12444 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
3cb480bc | 12445 | to_intel_crtc(crtc)->config = to_intel_crtc_state(crtc->state); |
fc467a22 ML |
12446 | |
12447 | /* Update hwmode for vblank functions */ | |
12448 | if (crtc->state->active) | |
12449 | crtc->hwmode = crtc->state->adjusted_mode; | |
12450 | else | |
12451 | crtc->hwmode.crtc_clock = 0; | |
61067a5e ML |
12452 | |
12453 | /* | |
12454 | * Update legacy state to satisfy fbc code. This can | |
12455 | * be removed when fbc uses the atomic state. | |
12456 | */ | |
12457 | if (drm_atomic_get_existing_plane_state(state, crtc->primary)) { | |
12458 | struct drm_plane_state *plane_state = crtc->primary->state; | |
12459 | ||
12460 | crtc->primary->fb = plane_state->fb; | |
12461 | crtc->x = plane_state->src_x >> 16; | |
12462 | crtc->y = plane_state->src_y >> 16; | |
12463 | } | |
ea9d758d | 12464 | } |
ea9d758d DV |
12465 | } |
12466 | ||
3bd26263 | 12467 | static bool intel_fuzzy_clock_check(int clock1, int clock2) |
f1f644dc | 12468 | { |
3bd26263 | 12469 | int diff; |
f1f644dc JB |
12470 | |
12471 | if (clock1 == clock2) | |
12472 | return true; | |
12473 | ||
12474 | if (!clock1 || !clock2) | |
12475 | return false; | |
12476 | ||
12477 | diff = abs(clock1 - clock2); | |
12478 | ||
12479 | if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105) | |
12480 | return true; | |
12481 | ||
12482 | return false; | |
12483 | } | |
12484 | ||
25c5b266 DV |
12485 | #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \ |
12486 | list_for_each_entry((intel_crtc), \ | |
12487 | &(dev)->mode_config.crtc_list, \ | |
12488 | base.head) \ | |
0973f18f | 12489 | if (mask & (1 <<(intel_crtc)->pipe)) |
25c5b266 | 12490 | |
cfb23ed6 ML |
12491 | static bool |
12492 | intel_compare_m_n(unsigned int m, unsigned int n, | |
12493 | unsigned int m2, unsigned int n2, | |
12494 | bool exact) | |
12495 | { | |
12496 | if (m == m2 && n == n2) | |
12497 | return true; | |
12498 | ||
12499 | if (exact || !m || !n || !m2 || !n2) | |
12500 | return false; | |
12501 | ||
12502 | BUILD_BUG_ON(DATA_LINK_M_N_MASK > INT_MAX); | |
12503 | ||
12504 | if (m > m2) { | |
12505 | while (m > m2) { | |
12506 | m2 <<= 1; | |
12507 | n2 <<= 1; | |
12508 | } | |
12509 | } else if (m < m2) { | |
12510 | while (m < m2) { | |
12511 | m <<= 1; | |
12512 | n <<= 1; | |
12513 | } | |
12514 | } | |
12515 | ||
12516 | return m == m2 && n == n2; | |
12517 | } | |
12518 | ||
12519 | static bool | |
12520 | intel_compare_link_m_n(const struct intel_link_m_n *m_n, | |
12521 | struct intel_link_m_n *m2_n2, | |
12522 | bool adjust) | |
12523 | { | |
12524 | if (m_n->tu == m2_n2->tu && | |
12525 | intel_compare_m_n(m_n->gmch_m, m_n->gmch_n, | |
12526 | m2_n2->gmch_m, m2_n2->gmch_n, !adjust) && | |
12527 | intel_compare_m_n(m_n->link_m, m_n->link_n, | |
12528 | m2_n2->link_m, m2_n2->link_n, !adjust)) { | |
12529 | if (adjust) | |
12530 | *m2_n2 = *m_n; | |
12531 | ||
12532 | return true; | |
12533 | } | |
12534 | ||
12535 | return false; | |
12536 | } | |
12537 | ||
0e8ffe1b | 12538 | static bool |
2fa2fe9a | 12539 | intel_pipe_config_compare(struct drm_device *dev, |
5cec258b | 12540 | struct intel_crtc_state *current_config, |
cfb23ed6 ML |
12541 | struct intel_crtc_state *pipe_config, |
12542 | bool adjust) | |
0e8ffe1b | 12543 | { |
cfb23ed6 ML |
12544 | bool ret = true; |
12545 | ||
12546 | #define INTEL_ERR_OR_DBG_KMS(fmt, ...) \ | |
12547 | do { \ | |
12548 | if (!adjust) \ | |
12549 | DRM_ERROR(fmt, ##__VA_ARGS__); \ | |
12550 | else \ | |
12551 | DRM_DEBUG_KMS(fmt, ##__VA_ARGS__); \ | |
12552 | } while (0) | |
12553 | ||
66e985c0 DV |
12554 | #define PIPE_CONF_CHECK_X(name) \ |
12555 | if (current_config->name != pipe_config->name) { \ | |
cfb23ed6 | 12556 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
66e985c0 DV |
12557 | "(expected 0x%08x, found 0x%08x)\n", \ |
12558 | current_config->name, \ | |
12559 | pipe_config->name); \ | |
cfb23ed6 | 12560 | ret = false; \ |
66e985c0 DV |
12561 | } |
12562 | ||
08a24034 DV |
12563 | #define PIPE_CONF_CHECK_I(name) \ |
12564 | if (current_config->name != pipe_config->name) { \ | |
cfb23ed6 | 12565 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
08a24034 DV |
12566 | "(expected %i, found %i)\n", \ |
12567 | current_config->name, \ | |
12568 | pipe_config->name); \ | |
cfb23ed6 ML |
12569 | ret = false; \ |
12570 | } | |
12571 | ||
12572 | #define PIPE_CONF_CHECK_M_N(name) \ | |
12573 | if (!intel_compare_link_m_n(¤t_config->name, \ | |
12574 | &pipe_config->name,\ | |
12575 | adjust)) { \ | |
12576 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ | |
12577 | "(expected tu %i gmch %i/%i link %i/%i, " \ | |
12578 | "found tu %i, gmch %i/%i link %i/%i)\n", \ | |
12579 | current_config->name.tu, \ | |
12580 | current_config->name.gmch_m, \ | |
12581 | current_config->name.gmch_n, \ | |
12582 | current_config->name.link_m, \ | |
12583 | current_config->name.link_n, \ | |
12584 | pipe_config->name.tu, \ | |
12585 | pipe_config->name.gmch_m, \ | |
12586 | pipe_config->name.gmch_n, \ | |
12587 | pipe_config->name.link_m, \ | |
12588 | pipe_config->name.link_n); \ | |
12589 | ret = false; \ | |
12590 | } | |
12591 | ||
12592 | #define PIPE_CONF_CHECK_M_N_ALT(name, alt_name) \ | |
12593 | if (!intel_compare_link_m_n(¤t_config->name, \ | |
12594 | &pipe_config->name, adjust) && \ | |
12595 | !intel_compare_link_m_n(¤t_config->alt_name, \ | |
12596 | &pipe_config->name, adjust)) { \ | |
12597 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ | |
12598 | "(expected tu %i gmch %i/%i link %i/%i, " \ | |
12599 | "or tu %i gmch %i/%i link %i/%i, " \ | |
12600 | "found tu %i, gmch %i/%i link %i/%i)\n", \ | |
12601 | current_config->name.tu, \ | |
12602 | current_config->name.gmch_m, \ | |
12603 | current_config->name.gmch_n, \ | |
12604 | current_config->name.link_m, \ | |
12605 | current_config->name.link_n, \ | |
12606 | current_config->alt_name.tu, \ | |
12607 | current_config->alt_name.gmch_m, \ | |
12608 | current_config->alt_name.gmch_n, \ | |
12609 | current_config->alt_name.link_m, \ | |
12610 | current_config->alt_name.link_n, \ | |
12611 | pipe_config->name.tu, \ | |
12612 | pipe_config->name.gmch_m, \ | |
12613 | pipe_config->name.gmch_n, \ | |
12614 | pipe_config->name.link_m, \ | |
12615 | pipe_config->name.link_n); \ | |
12616 | ret = false; \ | |
88adfff1 DV |
12617 | } |
12618 | ||
b95af8be VK |
12619 | /* This is required for BDW+ where there is only one set of registers for |
12620 | * switching between high and low RR. | |
12621 | * This macro can be used whenever a comparison has to be made between one | |
12622 | * hw state and multiple sw state variables. | |
12623 | */ | |
12624 | #define PIPE_CONF_CHECK_I_ALT(name, alt_name) \ | |
12625 | if ((current_config->name != pipe_config->name) && \ | |
12626 | (current_config->alt_name != pipe_config->name)) { \ | |
cfb23ed6 | 12627 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
b95af8be VK |
12628 | "(expected %i or %i, found %i)\n", \ |
12629 | current_config->name, \ | |
12630 | current_config->alt_name, \ | |
12631 | pipe_config->name); \ | |
cfb23ed6 | 12632 | ret = false; \ |
b95af8be VK |
12633 | } |
12634 | ||
1bd1bd80 DV |
12635 | #define PIPE_CONF_CHECK_FLAGS(name, mask) \ |
12636 | if ((current_config->name ^ pipe_config->name) & (mask)) { \ | |
cfb23ed6 | 12637 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name "(" #mask ") " \ |
1bd1bd80 DV |
12638 | "(expected %i, found %i)\n", \ |
12639 | current_config->name & (mask), \ | |
12640 | pipe_config->name & (mask)); \ | |
cfb23ed6 | 12641 | ret = false; \ |
1bd1bd80 DV |
12642 | } |
12643 | ||
5e550656 VS |
12644 | #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \ |
12645 | if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \ | |
cfb23ed6 | 12646 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
5e550656 VS |
12647 | "(expected %i, found %i)\n", \ |
12648 | current_config->name, \ | |
12649 | pipe_config->name); \ | |
cfb23ed6 | 12650 | ret = false; \ |
5e550656 VS |
12651 | } |
12652 | ||
bb760063 DV |
12653 | #define PIPE_CONF_QUIRK(quirk) \ |
12654 | ((current_config->quirks | pipe_config->quirks) & (quirk)) | |
12655 | ||
eccb140b DV |
12656 | PIPE_CONF_CHECK_I(cpu_transcoder); |
12657 | ||
08a24034 DV |
12658 | PIPE_CONF_CHECK_I(has_pch_encoder); |
12659 | PIPE_CONF_CHECK_I(fdi_lanes); | |
cfb23ed6 | 12660 | PIPE_CONF_CHECK_M_N(fdi_m_n); |
08a24034 | 12661 | |
eb14cb74 | 12662 | PIPE_CONF_CHECK_I(has_dp_encoder); |
90a6b7b0 | 12663 | PIPE_CONF_CHECK_I(lane_count); |
b95af8be VK |
12664 | |
12665 | if (INTEL_INFO(dev)->gen < 8) { | |
cfb23ed6 ML |
12666 | PIPE_CONF_CHECK_M_N(dp_m_n); |
12667 | ||
12668 | PIPE_CONF_CHECK_I(has_drrs); | |
12669 | if (current_config->has_drrs) | |
12670 | PIPE_CONF_CHECK_M_N(dp_m2_n2); | |
12671 | } else | |
12672 | PIPE_CONF_CHECK_M_N_ALT(dp_m_n, dp_m2_n2); | |
eb14cb74 | 12673 | |
a65347ba JN |
12674 | PIPE_CONF_CHECK_I(has_dsi_encoder); |
12675 | ||
2d112de7 ACO |
12676 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hdisplay); |
12677 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_htotal); | |
12678 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_start); | |
12679 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_end); | |
12680 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_start); | |
12681 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_end); | |
1bd1bd80 | 12682 | |
2d112de7 ACO |
12683 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vdisplay); |
12684 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vtotal); | |
12685 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_start); | |
12686 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_end); | |
12687 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_start); | |
12688 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_end); | |
1bd1bd80 | 12689 | |
c93f54cf | 12690 | PIPE_CONF_CHECK_I(pixel_multiplier); |
6897b4b5 | 12691 | PIPE_CONF_CHECK_I(has_hdmi_sink); |
b5a9fa09 DV |
12692 | if ((INTEL_INFO(dev)->gen < 8 && !IS_HASWELL(dev)) || |
12693 | IS_VALLEYVIEW(dev)) | |
12694 | PIPE_CONF_CHECK_I(limited_color_range); | |
e43823ec | 12695 | PIPE_CONF_CHECK_I(has_infoframe); |
6c49f241 | 12696 | |
9ed109a7 DV |
12697 | PIPE_CONF_CHECK_I(has_audio); |
12698 | ||
2d112de7 | 12699 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
1bd1bd80 DV |
12700 | DRM_MODE_FLAG_INTERLACE); |
12701 | ||
bb760063 | 12702 | if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) { |
2d112de7 | 12703 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 12704 | DRM_MODE_FLAG_PHSYNC); |
2d112de7 | 12705 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 12706 | DRM_MODE_FLAG_NHSYNC); |
2d112de7 | 12707 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 12708 | DRM_MODE_FLAG_PVSYNC); |
2d112de7 | 12709 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 DV |
12710 | DRM_MODE_FLAG_NVSYNC); |
12711 | } | |
045ac3b5 | 12712 | |
333b8ca8 | 12713 | PIPE_CONF_CHECK_X(gmch_pfit.control); |
e2ff2d4a DV |
12714 | /* pfit ratios are autocomputed by the hw on gen4+ */ |
12715 | if (INTEL_INFO(dev)->gen < 4) | |
12716 | PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios); | |
333b8ca8 | 12717 | PIPE_CONF_CHECK_X(gmch_pfit.lvds_border_bits); |
9953599b | 12718 | |
bfd16b2a ML |
12719 | if (!adjust) { |
12720 | PIPE_CONF_CHECK_I(pipe_src_w); | |
12721 | PIPE_CONF_CHECK_I(pipe_src_h); | |
12722 | ||
12723 | PIPE_CONF_CHECK_I(pch_pfit.enabled); | |
12724 | if (current_config->pch_pfit.enabled) { | |
12725 | PIPE_CONF_CHECK_X(pch_pfit.pos); | |
12726 | PIPE_CONF_CHECK_X(pch_pfit.size); | |
12727 | } | |
2fa2fe9a | 12728 | |
7aefe2b5 ML |
12729 | PIPE_CONF_CHECK_I(scaler_state.scaler_id); |
12730 | } | |
a1b2278e | 12731 | |
e59150dc JB |
12732 | /* BDW+ don't expose a synchronous way to read the state */ |
12733 | if (IS_HASWELL(dev)) | |
12734 | PIPE_CONF_CHECK_I(ips_enabled); | |
42db64ef | 12735 | |
282740f7 VS |
12736 | PIPE_CONF_CHECK_I(double_wide); |
12737 | ||
26804afd DV |
12738 | PIPE_CONF_CHECK_X(ddi_pll_sel); |
12739 | ||
c0d43d62 | 12740 | PIPE_CONF_CHECK_I(shared_dpll); |
66e985c0 | 12741 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll); |
8bcc2795 | 12742 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md); |
66e985c0 DV |
12743 | PIPE_CONF_CHECK_X(dpll_hw_state.fp0); |
12744 | PIPE_CONF_CHECK_X(dpll_hw_state.fp1); | |
d452c5b6 | 12745 | PIPE_CONF_CHECK_X(dpll_hw_state.wrpll); |
00490c22 | 12746 | PIPE_CONF_CHECK_X(dpll_hw_state.spll); |
3f4cd19f DL |
12747 | PIPE_CONF_CHECK_X(dpll_hw_state.ctrl1); |
12748 | PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1); | |
12749 | PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2); | |
c0d43d62 | 12750 | |
42571aef VS |
12751 | if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) |
12752 | PIPE_CONF_CHECK_I(pipe_bpp); | |
12753 | ||
2d112de7 | 12754 | PIPE_CONF_CHECK_CLOCK_FUZZY(base.adjusted_mode.crtc_clock); |
a9a7e98a | 12755 | PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock); |
5e550656 | 12756 | |
66e985c0 | 12757 | #undef PIPE_CONF_CHECK_X |
08a24034 | 12758 | #undef PIPE_CONF_CHECK_I |
b95af8be | 12759 | #undef PIPE_CONF_CHECK_I_ALT |
1bd1bd80 | 12760 | #undef PIPE_CONF_CHECK_FLAGS |
5e550656 | 12761 | #undef PIPE_CONF_CHECK_CLOCK_FUZZY |
bb760063 | 12762 | #undef PIPE_CONF_QUIRK |
cfb23ed6 | 12763 | #undef INTEL_ERR_OR_DBG_KMS |
88adfff1 | 12764 | |
cfb23ed6 | 12765 | return ret; |
0e8ffe1b DV |
12766 | } |
12767 | ||
08db6652 DL |
12768 | static void check_wm_state(struct drm_device *dev) |
12769 | { | |
12770 | struct drm_i915_private *dev_priv = dev->dev_private; | |
12771 | struct skl_ddb_allocation hw_ddb, *sw_ddb; | |
12772 | struct intel_crtc *intel_crtc; | |
12773 | int plane; | |
12774 | ||
12775 | if (INTEL_INFO(dev)->gen < 9) | |
12776 | return; | |
12777 | ||
12778 | skl_ddb_get_hw_state(dev_priv, &hw_ddb); | |
12779 | sw_ddb = &dev_priv->wm.skl_hw.ddb; | |
12780 | ||
12781 | for_each_intel_crtc(dev, intel_crtc) { | |
12782 | struct skl_ddb_entry *hw_entry, *sw_entry; | |
12783 | const enum pipe pipe = intel_crtc->pipe; | |
12784 | ||
12785 | if (!intel_crtc->active) | |
12786 | continue; | |
12787 | ||
12788 | /* planes */ | |
dd740780 | 12789 | for_each_plane(dev_priv, pipe, plane) { |
08db6652 DL |
12790 | hw_entry = &hw_ddb.plane[pipe][plane]; |
12791 | sw_entry = &sw_ddb->plane[pipe][plane]; | |
12792 | ||
12793 | if (skl_ddb_entry_equal(hw_entry, sw_entry)) | |
12794 | continue; | |
12795 | ||
12796 | DRM_ERROR("mismatch in DDB state pipe %c plane %d " | |
12797 | "(expected (%u,%u), found (%u,%u))\n", | |
12798 | pipe_name(pipe), plane + 1, | |
12799 | sw_entry->start, sw_entry->end, | |
12800 | hw_entry->start, hw_entry->end); | |
12801 | } | |
12802 | ||
12803 | /* cursor */ | |
4969d33e MR |
12804 | hw_entry = &hw_ddb.plane[pipe][PLANE_CURSOR]; |
12805 | sw_entry = &sw_ddb->plane[pipe][PLANE_CURSOR]; | |
08db6652 DL |
12806 | |
12807 | if (skl_ddb_entry_equal(hw_entry, sw_entry)) | |
12808 | continue; | |
12809 | ||
12810 | DRM_ERROR("mismatch in DDB state pipe %c cursor " | |
12811 | "(expected (%u,%u), found (%u,%u))\n", | |
12812 | pipe_name(pipe), | |
12813 | sw_entry->start, sw_entry->end, | |
12814 | hw_entry->start, hw_entry->end); | |
12815 | } | |
12816 | } | |
12817 | ||
91d1b4bd | 12818 | static void |
35dd3c64 ML |
12819 | check_connector_state(struct drm_device *dev, |
12820 | struct drm_atomic_state *old_state) | |
8af6cf88 | 12821 | { |
35dd3c64 ML |
12822 | struct drm_connector_state *old_conn_state; |
12823 | struct drm_connector *connector; | |
12824 | int i; | |
8af6cf88 | 12825 | |
35dd3c64 ML |
12826 | for_each_connector_in_state(old_state, connector, old_conn_state, i) { |
12827 | struct drm_encoder *encoder = connector->encoder; | |
12828 | struct drm_connector_state *state = connector->state; | |
ad3c558f | 12829 | |
8af6cf88 DV |
12830 | /* This also checks the encoder/connector hw state with the |
12831 | * ->get_hw_state callbacks. */ | |
35dd3c64 | 12832 | intel_connector_check_state(to_intel_connector(connector)); |
8af6cf88 | 12833 | |
ad3c558f | 12834 | I915_STATE_WARN(state->best_encoder != encoder, |
35dd3c64 | 12835 | "connector's atomic encoder doesn't match legacy encoder\n"); |
8af6cf88 | 12836 | } |
91d1b4bd DV |
12837 | } |
12838 | ||
12839 | static void | |
12840 | check_encoder_state(struct drm_device *dev) | |
12841 | { | |
12842 | struct intel_encoder *encoder; | |
12843 | struct intel_connector *connector; | |
8af6cf88 | 12844 | |
b2784e15 | 12845 | for_each_intel_encoder(dev, encoder) { |
8af6cf88 | 12846 | bool enabled = false; |
4d20cd86 | 12847 | enum pipe pipe; |
8af6cf88 DV |
12848 | |
12849 | DRM_DEBUG_KMS("[ENCODER:%d:%s]\n", | |
12850 | encoder->base.base.id, | |
8e329a03 | 12851 | encoder->base.name); |
8af6cf88 | 12852 | |
3a3371ff | 12853 | for_each_intel_connector(dev, connector) { |
4d20cd86 | 12854 | if (connector->base.state->best_encoder != &encoder->base) |
8af6cf88 DV |
12855 | continue; |
12856 | enabled = true; | |
ad3c558f ML |
12857 | |
12858 | I915_STATE_WARN(connector->base.state->crtc != | |
12859 | encoder->base.crtc, | |
12860 | "connector's crtc doesn't match encoder crtc\n"); | |
8af6cf88 | 12861 | } |
0e32b39c | 12862 | |
e2c719b7 | 12863 | I915_STATE_WARN(!!encoder->base.crtc != enabled, |
8af6cf88 DV |
12864 | "encoder's enabled state mismatch " |
12865 | "(expected %i, found %i)\n", | |
12866 | !!encoder->base.crtc, enabled); | |
7c60d198 ML |
12867 | |
12868 | if (!encoder->base.crtc) { | |
4d20cd86 | 12869 | bool active; |
7c60d198 | 12870 | |
4d20cd86 ML |
12871 | active = encoder->get_hw_state(encoder, &pipe); |
12872 | I915_STATE_WARN(active, | |
12873 | "encoder detached but still enabled on pipe %c.\n", | |
12874 | pipe_name(pipe)); | |
7c60d198 | 12875 | } |
8af6cf88 | 12876 | } |
91d1b4bd DV |
12877 | } |
12878 | ||
12879 | static void | |
4d20cd86 | 12880 | check_crtc_state(struct drm_device *dev, struct drm_atomic_state *old_state) |
91d1b4bd | 12881 | { |
fbee40df | 12882 | struct drm_i915_private *dev_priv = dev->dev_private; |
91d1b4bd | 12883 | struct intel_encoder *encoder; |
4d20cd86 ML |
12884 | struct drm_crtc_state *old_crtc_state; |
12885 | struct drm_crtc *crtc; | |
12886 | int i; | |
8af6cf88 | 12887 | |
4d20cd86 ML |
12888 | for_each_crtc_in_state(old_state, crtc, old_crtc_state, i) { |
12889 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
12890 | struct intel_crtc_state *pipe_config, *sw_config; | |
7b89b8de | 12891 | bool active; |
8af6cf88 | 12892 | |
bfd16b2a ML |
12893 | if (!needs_modeset(crtc->state) && |
12894 | !to_intel_crtc_state(crtc->state)->update_pipe) | |
4d20cd86 | 12895 | continue; |
045ac3b5 | 12896 | |
4d20cd86 ML |
12897 | __drm_atomic_helper_crtc_destroy_state(crtc, old_crtc_state); |
12898 | pipe_config = to_intel_crtc_state(old_crtc_state); | |
12899 | memset(pipe_config, 0, sizeof(*pipe_config)); | |
12900 | pipe_config->base.crtc = crtc; | |
12901 | pipe_config->base.state = old_state; | |
8af6cf88 | 12902 | |
4d20cd86 ML |
12903 | DRM_DEBUG_KMS("[CRTC:%d]\n", |
12904 | crtc->base.id); | |
8af6cf88 | 12905 | |
4d20cd86 ML |
12906 | active = dev_priv->display.get_pipe_config(intel_crtc, |
12907 | pipe_config); | |
d62cf62a | 12908 | |
b6b5d049 | 12909 | /* hw state is inconsistent with the pipe quirk */ |
4d20cd86 ML |
12910 | if ((intel_crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || |
12911 | (intel_crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
12912 | active = crtc->state->active; | |
6c49f241 | 12913 | |
4d20cd86 | 12914 | I915_STATE_WARN(crtc->state->active != active, |
0e8ffe1b | 12915 | "crtc active state doesn't match with hw state " |
4d20cd86 | 12916 | "(expected %i, found %i)\n", crtc->state->active, active); |
0e8ffe1b | 12917 | |
4d20cd86 | 12918 | I915_STATE_WARN(intel_crtc->active != crtc->state->active, |
53d9f4e9 | 12919 | "transitional active state does not match atomic hw state " |
4d20cd86 ML |
12920 | "(expected %i, found %i)\n", crtc->state->active, intel_crtc->active); |
12921 | ||
12922 | for_each_encoder_on_crtc(dev, crtc, encoder) { | |
12923 | enum pipe pipe; | |
12924 | ||
12925 | active = encoder->get_hw_state(encoder, &pipe); | |
12926 | I915_STATE_WARN(active != crtc->state->active, | |
12927 | "[ENCODER:%i] active %i with crtc active %i\n", | |
12928 | encoder->base.base.id, active, crtc->state->active); | |
12929 | ||
12930 | I915_STATE_WARN(active && intel_crtc->pipe != pipe, | |
12931 | "Encoder connected to wrong pipe %c\n", | |
12932 | pipe_name(pipe)); | |
12933 | ||
12934 | if (active) | |
12935 | encoder->get_config(encoder, pipe_config); | |
12936 | } | |
53d9f4e9 | 12937 | |
4d20cd86 | 12938 | if (!crtc->state->active) |
cfb23ed6 ML |
12939 | continue; |
12940 | ||
4d20cd86 ML |
12941 | sw_config = to_intel_crtc_state(crtc->state); |
12942 | if (!intel_pipe_config_compare(dev, sw_config, | |
12943 | pipe_config, false)) { | |
e2c719b7 | 12944 | I915_STATE_WARN(1, "pipe state doesn't match!\n"); |
4d20cd86 | 12945 | intel_dump_pipe_config(intel_crtc, pipe_config, |
c0b03411 | 12946 | "[hw state]"); |
4d20cd86 | 12947 | intel_dump_pipe_config(intel_crtc, sw_config, |
c0b03411 DV |
12948 | "[sw state]"); |
12949 | } | |
8af6cf88 DV |
12950 | } |
12951 | } | |
12952 | ||
91d1b4bd DV |
12953 | static void |
12954 | check_shared_dpll_state(struct drm_device *dev) | |
12955 | { | |
fbee40df | 12956 | struct drm_i915_private *dev_priv = dev->dev_private; |
91d1b4bd DV |
12957 | struct intel_crtc *crtc; |
12958 | struct intel_dpll_hw_state dpll_hw_state; | |
12959 | int i; | |
5358901f DV |
12960 | |
12961 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { | |
12962 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
12963 | int enabled_crtcs = 0, active_crtcs = 0; | |
12964 | bool active; | |
12965 | ||
12966 | memset(&dpll_hw_state, 0, sizeof(dpll_hw_state)); | |
12967 | ||
12968 | DRM_DEBUG_KMS("%s\n", pll->name); | |
12969 | ||
12970 | active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state); | |
12971 | ||
e2c719b7 | 12972 | I915_STATE_WARN(pll->active > hweight32(pll->config.crtc_mask), |
5358901f | 12973 | "more active pll users than references: %i vs %i\n", |
3e369b76 | 12974 | pll->active, hweight32(pll->config.crtc_mask)); |
e2c719b7 | 12975 | I915_STATE_WARN(pll->active && !pll->on, |
5358901f | 12976 | "pll in active use but not on in sw tracking\n"); |
e2c719b7 | 12977 | I915_STATE_WARN(pll->on && !pll->active, |
35c95375 | 12978 | "pll in on but not on in use in sw tracking\n"); |
e2c719b7 | 12979 | I915_STATE_WARN(pll->on != active, |
5358901f DV |
12980 | "pll on state mismatch (expected %i, found %i)\n", |
12981 | pll->on, active); | |
12982 | ||
d3fcc808 | 12983 | for_each_intel_crtc(dev, crtc) { |
83d65738 | 12984 | if (crtc->base.state->enable && intel_crtc_to_shared_dpll(crtc) == pll) |
5358901f DV |
12985 | enabled_crtcs++; |
12986 | if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) | |
12987 | active_crtcs++; | |
12988 | } | |
e2c719b7 | 12989 | I915_STATE_WARN(pll->active != active_crtcs, |
5358901f DV |
12990 | "pll active crtcs mismatch (expected %i, found %i)\n", |
12991 | pll->active, active_crtcs); | |
e2c719b7 | 12992 | I915_STATE_WARN(hweight32(pll->config.crtc_mask) != enabled_crtcs, |
5358901f | 12993 | "pll enabled crtcs mismatch (expected %i, found %i)\n", |
3e369b76 | 12994 | hweight32(pll->config.crtc_mask), enabled_crtcs); |
66e985c0 | 12995 | |
e2c719b7 | 12996 | I915_STATE_WARN(pll->on && memcmp(&pll->config.hw_state, &dpll_hw_state, |
66e985c0 DV |
12997 | sizeof(dpll_hw_state)), |
12998 | "pll hw state mismatch\n"); | |
5358901f | 12999 | } |
8af6cf88 DV |
13000 | } |
13001 | ||
ee165b1a ML |
13002 | static void |
13003 | intel_modeset_check_state(struct drm_device *dev, | |
13004 | struct drm_atomic_state *old_state) | |
91d1b4bd | 13005 | { |
08db6652 | 13006 | check_wm_state(dev); |
35dd3c64 | 13007 | check_connector_state(dev, old_state); |
91d1b4bd | 13008 | check_encoder_state(dev); |
4d20cd86 | 13009 | check_crtc_state(dev, old_state); |
91d1b4bd DV |
13010 | check_shared_dpll_state(dev); |
13011 | } | |
13012 | ||
5cec258b | 13013 | void ironlake_check_encoder_dotclock(const struct intel_crtc_state *pipe_config, |
18442d08 VS |
13014 | int dotclock) |
13015 | { | |
13016 | /* | |
13017 | * FDI already provided one idea for the dotclock. | |
13018 | * Yell if the encoder disagrees. | |
13019 | */ | |
2d112de7 | 13020 | WARN(!intel_fuzzy_clock_check(pipe_config->base.adjusted_mode.crtc_clock, dotclock), |
18442d08 | 13021 | "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n", |
2d112de7 | 13022 | pipe_config->base.adjusted_mode.crtc_clock, dotclock); |
18442d08 VS |
13023 | } |
13024 | ||
80715b2f VS |
13025 | static void update_scanline_offset(struct intel_crtc *crtc) |
13026 | { | |
13027 | struct drm_device *dev = crtc->base.dev; | |
13028 | ||
13029 | /* | |
13030 | * The scanline counter increments at the leading edge of hsync. | |
13031 | * | |
13032 | * On most platforms it starts counting from vtotal-1 on the | |
13033 | * first active line. That means the scanline counter value is | |
13034 | * always one less than what we would expect. Ie. just after | |
13035 | * start of vblank, which also occurs at start of hsync (on the | |
13036 | * last active line), the scanline counter will read vblank_start-1. | |
13037 | * | |
13038 | * On gen2 the scanline counter starts counting from 1 instead | |
13039 | * of vtotal-1, so we have to subtract one (or rather add vtotal-1 | |
13040 | * to keep the value positive), instead of adding one. | |
13041 | * | |
13042 | * On HSW+ the behaviour of the scanline counter depends on the output | |
13043 | * type. For DP ports it behaves like most other platforms, but on HDMI | |
13044 | * there's an extra 1 line difference. So we need to add two instead of | |
13045 | * one to the value. | |
13046 | */ | |
13047 | if (IS_GEN2(dev)) { | |
124abe07 | 13048 | const struct drm_display_mode *adjusted_mode = &crtc->config->base.adjusted_mode; |
80715b2f VS |
13049 | int vtotal; |
13050 | ||
124abe07 VS |
13051 | vtotal = adjusted_mode->crtc_vtotal; |
13052 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) | |
80715b2f VS |
13053 | vtotal /= 2; |
13054 | ||
13055 | crtc->scanline_offset = vtotal - 1; | |
13056 | } else if (HAS_DDI(dev) && | |
409ee761 | 13057 | intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) { |
80715b2f VS |
13058 | crtc->scanline_offset = 2; |
13059 | } else | |
13060 | crtc->scanline_offset = 1; | |
13061 | } | |
13062 | ||
ad421372 | 13063 | static void intel_modeset_clear_plls(struct drm_atomic_state *state) |
ed6739ef | 13064 | { |
225da59b | 13065 | struct drm_device *dev = state->dev; |
ed6739ef | 13066 | struct drm_i915_private *dev_priv = to_i915(dev); |
ad421372 | 13067 | struct intel_shared_dpll_config *shared_dpll = NULL; |
ed6739ef | 13068 | struct intel_crtc *intel_crtc; |
0a9ab303 ACO |
13069 | struct intel_crtc_state *intel_crtc_state; |
13070 | struct drm_crtc *crtc; | |
13071 | struct drm_crtc_state *crtc_state; | |
0a9ab303 | 13072 | int i; |
ed6739ef ACO |
13073 | |
13074 | if (!dev_priv->display.crtc_compute_clock) | |
ad421372 | 13075 | return; |
ed6739ef | 13076 | |
0a9ab303 | 13077 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
ad421372 ML |
13078 | int dpll; |
13079 | ||
0a9ab303 | 13080 | intel_crtc = to_intel_crtc(crtc); |
4978cc93 | 13081 | intel_crtc_state = to_intel_crtc_state(crtc_state); |
ad421372 | 13082 | dpll = intel_crtc_state->shared_dpll; |
0a9ab303 | 13083 | |
ad421372 | 13084 | if (!needs_modeset(crtc_state) || dpll == DPLL_ID_PRIVATE) |
225da59b ACO |
13085 | continue; |
13086 | ||
ad421372 | 13087 | intel_crtc_state->shared_dpll = DPLL_ID_PRIVATE; |
0a9ab303 | 13088 | |
ad421372 ML |
13089 | if (!shared_dpll) |
13090 | shared_dpll = intel_atomic_get_shared_dpll_state(state); | |
ed6739ef | 13091 | |
ad421372 ML |
13092 | shared_dpll[dpll].crtc_mask &= ~(1 << intel_crtc->pipe); |
13093 | } | |
ed6739ef ACO |
13094 | } |
13095 | ||
99d736a2 ML |
13096 | /* |
13097 | * This implements the workaround described in the "notes" section of the mode | |
13098 | * set sequence documentation. When going from no pipes or single pipe to | |
13099 | * multiple pipes, and planes are enabled after the pipe, we need to wait at | |
13100 | * least 2 vblanks on the first pipe before enabling planes on the second pipe. | |
13101 | */ | |
13102 | static int haswell_mode_set_planes_workaround(struct drm_atomic_state *state) | |
13103 | { | |
13104 | struct drm_crtc_state *crtc_state; | |
13105 | struct intel_crtc *intel_crtc; | |
13106 | struct drm_crtc *crtc; | |
13107 | struct intel_crtc_state *first_crtc_state = NULL; | |
13108 | struct intel_crtc_state *other_crtc_state = NULL; | |
13109 | enum pipe first_pipe = INVALID_PIPE, enabled_pipe = INVALID_PIPE; | |
13110 | int i; | |
13111 | ||
13112 | /* look at all crtc's that are going to be enabled in during modeset */ | |
13113 | for_each_crtc_in_state(state, crtc, crtc_state, i) { | |
13114 | intel_crtc = to_intel_crtc(crtc); | |
13115 | ||
13116 | if (!crtc_state->active || !needs_modeset(crtc_state)) | |
13117 | continue; | |
13118 | ||
13119 | if (first_crtc_state) { | |
13120 | other_crtc_state = to_intel_crtc_state(crtc_state); | |
13121 | break; | |
13122 | } else { | |
13123 | first_crtc_state = to_intel_crtc_state(crtc_state); | |
13124 | first_pipe = intel_crtc->pipe; | |
13125 | } | |
13126 | } | |
13127 | ||
13128 | /* No workaround needed? */ | |
13129 | if (!first_crtc_state) | |
13130 | return 0; | |
13131 | ||
13132 | /* w/a possibly needed, check how many crtc's are already enabled. */ | |
13133 | for_each_intel_crtc(state->dev, intel_crtc) { | |
13134 | struct intel_crtc_state *pipe_config; | |
13135 | ||
13136 | pipe_config = intel_atomic_get_crtc_state(state, intel_crtc); | |
13137 | if (IS_ERR(pipe_config)) | |
13138 | return PTR_ERR(pipe_config); | |
13139 | ||
13140 | pipe_config->hsw_workaround_pipe = INVALID_PIPE; | |
13141 | ||
13142 | if (!pipe_config->base.active || | |
13143 | needs_modeset(&pipe_config->base)) | |
13144 | continue; | |
13145 | ||
13146 | /* 2 or more enabled crtcs means no need for w/a */ | |
13147 | if (enabled_pipe != INVALID_PIPE) | |
13148 | return 0; | |
13149 | ||
13150 | enabled_pipe = intel_crtc->pipe; | |
13151 | } | |
13152 | ||
13153 | if (enabled_pipe != INVALID_PIPE) | |
13154 | first_crtc_state->hsw_workaround_pipe = enabled_pipe; | |
13155 | else if (other_crtc_state) | |
13156 | other_crtc_state->hsw_workaround_pipe = first_pipe; | |
13157 | ||
13158 | return 0; | |
13159 | } | |
13160 | ||
27c329ed ML |
13161 | static int intel_modeset_all_pipes(struct drm_atomic_state *state) |
13162 | { | |
13163 | struct drm_crtc *crtc; | |
13164 | struct drm_crtc_state *crtc_state; | |
13165 | int ret = 0; | |
13166 | ||
13167 | /* add all active pipes to the state */ | |
13168 | for_each_crtc(state->dev, crtc) { | |
13169 | crtc_state = drm_atomic_get_crtc_state(state, crtc); | |
13170 | if (IS_ERR(crtc_state)) | |
13171 | return PTR_ERR(crtc_state); | |
13172 | ||
13173 | if (!crtc_state->active || needs_modeset(crtc_state)) | |
13174 | continue; | |
13175 | ||
13176 | crtc_state->mode_changed = true; | |
13177 | ||
13178 | ret = drm_atomic_add_affected_connectors(state, crtc); | |
13179 | if (ret) | |
13180 | break; | |
13181 | ||
13182 | ret = drm_atomic_add_affected_planes(state, crtc); | |
13183 | if (ret) | |
13184 | break; | |
13185 | } | |
13186 | ||
13187 | return ret; | |
13188 | } | |
13189 | ||
c347a676 | 13190 | static int intel_modeset_checks(struct drm_atomic_state *state) |
054518dd ACO |
13191 | { |
13192 | struct drm_device *dev = state->dev; | |
27c329ed | 13193 | struct drm_i915_private *dev_priv = dev->dev_private; |
054518dd ACO |
13194 | int ret; |
13195 | ||
b359283a ML |
13196 | if (!check_digital_port_conflicts(state)) { |
13197 | DRM_DEBUG_KMS("rejecting conflicting digital port configuration\n"); | |
13198 | return -EINVAL; | |
13199 | } | |
13200 | ||
054518dd ACO |
13201 | /* |
13202 | * See if the config requires any additional preparation, e.g. | |
13203 | * to adjust global state with pipes off. We need to do this | |
13204 | * here so we can get the modeset_pipe updated config for the new | |
13205 | * mode set on this crtc. For other crtcs we need to use the | |
13206 | * adjusted_mode bits in the crtc directly. | |
13207 | */ | |
27c329ed ML |
13208 | if (dev_priv->display.modeset_calc_cdclk) { |
13209 | unsigned int cdclk; | |
b432e5cf | 13210 | |
27c329ed ML |
13211 | ret = dev_priv->display.modeset_calc_cdclk(state); |
13212 | ||
13213 | cdclk = to_intel_atomic_state(state)->cdclk; | |
13214 | if (!ret && cdclk != dev_priv->cdclk_freq) | |
13215 | ret = intel_modeset_all_pipes(state); | |
13216 | ||
13217 | if (ret < 0) | |
054518dd | 13218 | return ret; |
27c329ed ML |
13219 | } else |
13220 | to_intel_atomic_state(state)->cdclk = dev_priv->cdclk_freq; | |
054518dd | 13221 | |
ad421372 | 13222 | intel_modeset_clear_plls(state); |
054518dd | 13223 | |
99d736a2 | 13224 | if (IS_HASWELL(dev)) |
ad421372 | 13225 | return haswell_mode_set_planes_workaround(state); |
99d736a2 | 13226 | |
ad421372 | 13227 | return 0; |
c347a676 ACO |
13228 | } |
13229 | ||
aa363136 MR |
13230 | /* |
13231 | * Handle calculation of various watermark data at the end of the atomic check | |
13232 | * phase. The code here should be run after the per-crtc and per-plane 'check' | |
13233 | * handlers to ensure that all derived state has been updated. | |
13234 | */ | |
13235 | static void calc_watermark_data(struct drm_atomic_state *state) | |
13236 | { | |
13237 | struct drm_device *dev = state->dev; | |
13238 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); | |
13239 | struct drm_crtc *crtc; | |
13240 | struct drm_crtc_state *cstate; | |
13241 | struct drm_plane *plane; | |
13242 | struct drm_plane_state *pstate; | |
13243 | ||
13244 | /* | |
13245 | * Calculate watermark configuration details now that derived | |
13246 | * plane/crtc state is all properly updated. | |
13247 | */ | |
13248 | drm_for_each_crtc(crtc, dev) { | |
13249 | cstate = drm_atomic_get_existing_crtc_state(state, crtc) ?: | |
13250 | crtc->state; | |
13251 | ||
13252 | if (cstate->active) | |
13253 | intel_state->wm_config.num_pipes_active++; | |
13254 | } | |
13255 | drm_for_each_legacy_plane(plane, dev) { | |
13256 | pstate = drm_atomic_get_existing_plane_state(state, plane) ?: | |
13257 | plane->state; | |
13258 | ||
13259 | if (!to_intel_plane_state(pstate)->visible) | |
13260 | continue; | |
13261 | ||
13262 | intel_state->wm_config.sprites_enabled = true; | |
13263 | if (pstate->crtc_w != pstate->src_w >> 16 || | |
13264 | pstate->crtc_h != pstate->src_h >> 16) | |
13265 | intel_state->wm_config.sprites_scaled = true; | |
13266 | } | |
13267 | } | |
13268 | ||
74c090b1 ML |
13269 | /** |
13270 | * intel_atomic_check - validate state object | |
13271 | * @dev: drm device | |
13272 | * @state: state to validate | |
13273 | */ | |
13274 | static int intel_atomic_check(struct drm_device *dev, | |
13275 | struct drm_atomic_state *state) | |
c347a676 | 13276 | { |
aa363136 | 13277 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
c347a676 ACO |
13278 | struct drm_crtc *crtc; |
13279 | struct drm_crtc_state *crtc_state; | |
13280 | int ret, i; | |
61333b60 | 13281 | bool any_ms = false; |
c347a676 | 13282 | |
74c090b1 | 13283 | ret = drm_atomic_helper_check_modeset(dev, state); |
054518dd ACO |
13284 | if (ret) |
13285 | return ret; | |
13286 | ||
c347a676 | 13287 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
cfb23ed6 ML |
13288 | struct intel_crtc_state *pipe_config = |
13289 | to_intel_crtc_state(crtc_state); | |
1ed51de9 | 13290 | |
ba8af3e5 ML |
13291 | memset(&to_intel_crtc(crtc)->atomic, 0, |
13292 | sizeof(struct intel_crtc_atomic_commit)); | |
13293 | ||
1ed51de9 DV |
13294 | /* Catch I915_MODE_FLAG_INHERITED */ |
13295 | if (crtc_state->mode.private_flags != crtc->state->mode.private_flags) | |
13296 | crtc_state->mode_changed = true; | |
cfb23ed6 | 13297 | |
61333b60 ML |
13298 | if (!crtc_state->enable) { |
13299 | if (needs_modeset(crtc_state)) | |
13300 | any_ms = true; | |
c347a676 | 13301 | continue; |
61333b60 | 13302 | } |
c347a676 | 13303 | |
26495481 | 13304 | if (!needs_modeset(crtc_state)) |
cfb23ed6 ML |
13305 | continue; |
13306 | ||
26495481 DV |
13307 | /* FIXME: For only active_changed we shouldn't need to do any |
13308 | * state recomputation at all. */ | |
13309 | ||
1ed51de9 DV |
13310 | ret = drm_atomic_add_affected_connectors(state, crtc); |
13311 | if (ret) | |
13312 | return ret; | |
b359283a | 13313 | |
cfb23ed6 | 13314 | ret = intel_modeset_pipe_config(crtc, pipe_config); |
c347a676 ACO |
13315 | if (ret) |
13316 | return ret; | |
13317 | ||
73831236 JN |
13318 | if (i915.fastboot && |
13319 | intel_pipe_config_compare(state->dev, | |
cfb23ed6 | 13320 | to_intel_crtc_state(crtc->state), |
1ed51de9 | 13321 | pipe_config, true)) { |
26495481 | 13322 | crtc_state->mode_changed = false; |
bfd16b2a | 13323 | to_intel_crtc_state(crtc_state)->update_pipe = true; |
26495481 DV |
13324 | } |
13325 | ||
13326 | if (needs_modeset(crtc_state)) { | |
13327 | any_ms = true; | |
cfb23ed6 ML |
13328 | |
13329 | ret = drm_atomic_add_affected_planes(state, crtc); | |
13330 | if (ret) | |
13331 | return ret; | |
13332 | } | |
61333b60 | 13333 | |
26495481 DV |
13334 | intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config, |
13335 | needs_modeset(crtc_state) ? | |
13336 | "[modeset]" : "[fastset]"); | |
c347a676 ACO |
13337 | } |
13338 | ||
61333b60 ML |
13339 | if (any_ms) { |
13340 | ret = intel_modeset_checks(state); | |
13341 | ||
13342 | if (ret) | |
13343 | return ret; | |
27c329ed | 13344 | } else |
aa363136 | 13345 | intel_state->cdclk = to_i915(state->dev)->cdclk_freq; |
76305b1a | 13346 | |
aa363136 MR |
13347 | ret = drm_atomic_helper_check_planes(state->dev, state); |
13348 | if (ret) | |
13349 | return ret; | |
13350 | ||
13351 | calc_watermark_data(state); | |
13352 | ||
13353 | return 0; | |
054518dd ACO |
13354 | } |
13355 | ||
5008e874 ML |
13356 | static int intel_atomic_prepare_commit(struct drm_device *dev, |
13357 | struct drm_atomic_state *state, | |
13358 | bool async) | |
13359 | { | |
7580d774 ML |
13360 | struct drm_i915_private *dev_priv = dev->dev_private; |
13361 | struct drm_plane_state *plane_state; | |
5008e874 | 13362 | struct drm_crtc_state *crtc_state; |
7580d774 | 13363 | struct drm_plane *plane; |
5008e874 ML |
13364 | struct drm_crtc *crtc; |
13365 | int i, ret; | |
13366 | ||
13367 | if (async) { | |
13368 | DRM_DEBUG_KMS("i915 does not yet support async commit\n"); | |
13369 | return -EINVAL; | |
13370 | } | |
13371 | ||
13372 | for_each_crtc_in_state(state, crtc, crtc_state, i) { | |
13373 | ret = intel_crtc_wait_for_pending_flips(crtc); | |
13374 | if (ret) | |
13375 | return ret; | |
7580d774 ML |
13376 | |
13377 | if (atomic_read(&to_intel_crtc(crtc)->unpin_work_count) >= 2) | |
13378 | flush_workqueue(dev_priv->wq); | |
5008e874 ML |
13379 | } |
13380 | ||
f935675f ML |
13381 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
13382 | if (ret) | |
13383 | return ret; | |
13384 | ||
5008e874 | 13385 | ret = drm_atomic_helper_prepare_planes(dev, state); |
7580d774 ML |
13386 | if (!ret && !async && !i915_reset_in_progress(&dev_priv->gpu_error)) { |
13387 | u32 reset_counter; | |
13388 | ||
13389 | reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter); | |
13390 | mutex_unlock(&dev->struct_mutex); | |
13391 | ||
13392 | for_each_plane_in_state(state, plane, plane_state, i) { | |
13393 | struct intel_plane_state *intel_plane_state = | |
13394 | to_intel_plane_state(plane_state); | |
13395 | ||
13396 | if (!intel_plane_state->wait_req) | |
13397 | continue; | |
13398 | ||
13399 | ret = __i915_wait_request(intel_plane_state->wait_req, | |
13400 | reset_counter, true, | |
13401 | NULL, NULL); | |
13402 | ||
13403 | /* Swallow -EIO errors to allow updates during hw lockup. */ | |
13404 | if (ret == -EIO) | |
13405 | ret = 0; | |
13406 | ||
13407 | if (ret) | |
13408 | break; | |
13409 | } | |
13410 | ||
13411 | if (!ret) | |
13412 | return 0; | |
13413 | ||
13414 | mutex_lock(&dev->struct_mutex); | |
13415 | drm_atomic_helper_cleanup_planes(dev, state); | |
13416 | } | |
5008e874 | 13417 | |
f935675f | 13418 | mutex_unlock(&dev->struct_mutex); |
5008e874 ML |
13419 | return ret; |
13420 | } | |
13421 | ||
74c090b1 ML |
13422 | /** |
13423 | * intel_atomic_commit - commit validated state object | |
13424 | * @dev: DRM device | |
13425 | * @state: the top-level driver state object | |
13426 | * @async: asynchronous commit | |
13427 | * | |
13428 | * This function commits a top-level state object that has been validated | |
13429 | * with drm_atomic_helper_check(). | |
13430 | * | |
13431 | * FIXME: Atomic modeset support for i915 is not yet complete. At the moment | |
13432 | * we can only handle plane-related operations and do not yet support | |
13433 | * asynchronous commit. | |
13434 | * | |
13435 | * RETURNS | |
13436 | * Zero for success or -errno. | |
13437 | */ | |
13438 | static int intel_atomic_commit(struct drm_device *dev, | |
13439 | struct drm_atomic_state *state, | |
13440 | bool async) | |
a6778b3c | 13441 | { |
fbee40df | 13442 | struct drm_i915_private *dev_priv = dev->dev_private; |
0a9ab303 | 13443 | struct drm_crtc_state *crtc_state; |
7580d774 | 13444 | struct drm_crtc *crtc; |
c0c36b94 | 13445 | int ret = 0; |
0a9ab303 | 13446 | int i; |
61333b60 | 13447 | bool any_ms = false; |
a6778b3c | 13448 | |
5008e874 | 13449 | ret = intel_atomic_prepare_commit(dev, state, async); |
7580d774 ML |
13450 | if (ret) { |
13451 | DRM_DEBUG_ATOMIC("Preparing state failed with %i\n", ret); | |
d4afb8cc | 13452 | return ret; |
7580d774 | 13453 | } |
d4afb8cc | 13454 | |
1c5e19f8 | 13455 | drm_atomic_helper_swap_state(dev, state); |
aa363136 | 13456 | dev_priv->wm.config = to_intel_atomic_state(state)->wm_config; |
1c5e19f8 | 13457 | |
0a9ab303 | 13458 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
a539205a ML |
13459 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
13460 | ||
61333b60 ML |
13461 | if (!needs_modeset(crtc->state)) |
13462 | continue; | |
13463 | ||
13464 | any_ms = true; | |
a539205a | 13465 | intel_pre_plane_update(intel_crtc); |
460da916 | 13466 | |
a539205a ML |
13467 | if (crtc_state->active) { |
13468 | intel_crtc_disable_planes(crtc, crtc_state->plane_mask); | |
13469 | dev_priv->display.crtc_disable(crtc); | |
eddfcbcd ML |
13470 | intel_crtc->active = false; |
13471 | intel_disable_shared_dpll(intel_crtc); | |
9bbc8258 VS |
13472 | |
13473 | /* | |
13474 | * Underruns don't always raise | |
13475 | * interrupts, so check manually. | |
13476 | */ | |
13477 | intel_check_cpu_fifo_underruns(dev_priv); | |
13478 | intel_check_pch_fifo_underruns(dev_priv); | |
b9001114 ML |
13479 | |
13480 | if (!crtc->state->active) | |
13481 | intel_update_watermarks(crtc); | |
a539205a | 13482 | } |
b8cecdf5 | 13483 | } |
7758a113 | 13484 | |
ea9d758d DV |
13485 | /* Only after disabling all output pipelines that will be changed can we |
13486 | * update the the output configuration. */ | |
4740b0f2 | 13487 | intel_modeset_update_crtc_state(state); |
f6e5b160 | 13488 | |
4740b0f2 ML |
13489 | if (any_ms) { |
13490 | intel_shared_dpll_commit(state); | |
13491 | ||
13492 | drm_atomic_helper_update_legacy_modeset_state(state->dev, state); | |
61333b60 | 13493 | modeset_update_crtc_power_domains(state); |
4740b0f2 | 13494 | } |
47fab737 | 13495 | |
a6778b3c | 13496 | /* Now enable the clocks, plane, pipe, and connectors that we set up. */ |
0a9ab303 | 13497 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
f6ac4b2a ML |
13498 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
13499 | bool modeset = needs_modeset(crtc->state); | |
bfd16b2a ML |
13500 | bool update_pipe = !modeset && |
13501 | to_intel_crtc_state(crtc->state)->update_pipe; | |
13502 | unsigned long put_domains = 0; | |
f6ac4b2a | 13503 | |
9f836f90 PJ |
13504 | if (modeset) |
13505 | intel_display_power_get(dev_priv, POWER_DOMAIN_MODESET); | |
13506 | ||
f6ac4b2a | 13507 | if (modeset && crtc->state->active) { |
a539205a ML |
13508 | update_scanline_offset(to_intel_crtc(crtc)); |
13509 | dev_priv->display.crtc_enable(crtc); | |
13510 | } | |
80715b2f | 13511 | |
bfd16b2a ML |
13512 | if (update_pipe) { |
13513 | put_domains = modeset_get_crtc_power_domains(crtc); | |
13514 | ||
13515 | /* make sure intel_modeset_check_state runs */ | |
13516 | any_ms = true; | |
13517 | } | |
13518 | ||
f6ac4b2a ML |
13519 | if (!modeset) |
13520 | intel_pre_plane_update(intel_crtc); | |
13521 | ||
6173ee28 ML |
13522 | if (crtc->state->active && |
13523 | (crtc->state->planes_changed || update_pipe)) | |
62852622 | 13524 | drm_atomic_helper_commit_planes_on_crtc(crtc_state); |
bfd16b2a ML |
13525 | |
13526 | if (put_domains) | |
13527 | modeset_put_power_domains(dev_priv, put_domains); | |
13528 | ||
f6ac4b2a | 13529 | intel_post_plane_update(intel_crtc); |
9f836f90 PJ |
13530 | |
13531 | if (modeset) | |
13532 | intel_display_power_put(dev_priv, POWER_DOMAIN_MODESET); | |
80715b2f | 13533 | } |
a6778b3c | 13534 | |
a6778b3c | 13535 | /* FIXME: add subpixel order */ |
83a57153 | 13536 | |
74c090b1 | 13537 | drm_atomic_helper_wait_for_vblanks(dev, state); |
f935675f ML |
13538 | |
13539 | mutex_lock(&dev->struct_mutex); | |
d4afb8cc | 13540 | drm_atomic_helper_cleanup_planes(dev, state); |
f935675f | 13541 | mutex_unlock(&dev->struct_mutex); |
2bfb4627 | 13542 | |
74c090b1 | 13543 | if (any_ms) |
ee165b1a ML |
13544 | intel_modeset_check_state(dev, state); |
13545 | ||
13546 | drm_atomic_state_free(state); | |
f30da187 | 13547 | |
74c090b1 | 13548 | return 0; |
7f27126e JB |
13549 | } |
13550 | ||
c0c36b94 CW |
13551 | void intel_crtc_restore_mode(struct drm_crtc *crtc) |
13552 | { | |
83a57153 ACO |
13553 | struct drm_device *dev = crtc->dev; |
13554 | struct drm_atomic_state *state; | |
e694eb02 | 13555 | struct drm_crtc_state *crtc_state; |
2bfb4627 | 13556 | int ret; |
83a57153 ACO |
13557 | |
13558 | state = drm_atomic_state_alloc(dev); | |
13559 | if (!state) { | |
e694eb02 | 13560 | DRM_DEBUG_KMS("[CRTC:%d] crtc restore failed, out of memory", |
83a57153 ACO |
13561 | crtc->base.id); |
13562 | return; | |
13563 | } | |
13564 | ||
e694eb02 | 13565 | state->acquire_ctx = drm_modeset_legacy_acquire_ctx(crtc); |
83a57153 | 13566 | |
e694eb02 ML |
13567 | retry: |
13568 | crtc_state = drm_atomic_get_crtc_state(state, crtc); | |
13569 | ret = PTR_ERR_OR_ZERO(crtc_state); | |
13570 | if (!ret) { | |
13571 | if (!crtc_state->active) | |
13572 | goto out; | |
83a57153 | 13573 | |
e694eb02 | 13574 | crtc_state->mode_changed = true; |
74c090b1 | 13575 | ret = drm_atomic_commit(state); |
83a57153 ACO |
13576 | } |
13577 | ||
e694eb02 ML |
13578 | if (ret == -EDEADLK) { |
13579 | drm_atomic_state_clear(state); | |
13580 | drm_modeset_backoff(state->acquire_ctx); | |
13581 | goto retry; | |
4ed9fb37 | 13582 | } |
4be07317 | 13583 | |
2bfb4627 | 13584 | if (ret) |
e694eb02 | 13585 | out: |
2bfb4627 | 13586 | drm_atomic_state_free(state); |
c0c36b94 CW |
13587 | } |
13588 | ||
25c5b266 DV |
13589 | #undef for_each_intel_crtc_masked |
13590 | ||
f6e5b160 | 13591 | static const struct drm_crtc_funcs intel_crtc_funcs = { |
f6e5b160 | 13592 | .gamma_set = intel_crtc_gamma_set, |
74c090b1 | 13593 | .set_config = drm_atomic_helper_set_config, |
f6e5b160 CW |
13594 | .destroy = intel_crtc_destroy, |
13595 | .page_flip = intel_crtc_page_flip, | |
1356837e MR |
13596 | .atomic_duplicate_state = intel_crtc_duplicate_state, |
13597 | .atomic_destroy_state = intel_crtc_destroy_state, | |
f6e5b160 CW |
13598 | }; |
13599 | ||
5358901f DV |
13600 | static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv, |
13601 | struct intel_shared_dpll *pll, | |
13602 | struct intel_dpll_hw_state *hw_state) | |
ee7b9f93 | 13603 | { |
5358901f | 13604 | uint32_t val; |
ee7b9f93 | 13605 | |
f458ebbc | 13606 | if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PLLS)) |
bd2bb1b9 PZ |
13607 | return false; |
13608 | ||
5358901f | 13609 | val = I915_READ(PCH_DPLL(pll->id)); |
66e985c0 DV |
13610 | hw_state->dpll = val; |
13611 | hw_state->fp0 = I915_READ(PCH_FP0(pll->id)); | |
13612 | hw_state->fp1 = I915_READ(PCH_FP1(pll->id)); | |
5358901f DV |
13613 | |
13614 | return val & DPLL_VCO_ENABLE; | |
13615 | } | |
13616 | ||
15bdd4cf DV |
13617 | static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv, |
13618 | struct intel_shared_dpll *pll) | |
13619 | { | |
3e369b76 ACO |
13620 | I915_WRITE(PCH_FP0(pll->id), pll->config.hw_state.fp0); |
13621 | I915_WRITE(PCH_FP1(pll->id), pll->config.hw_state.fp1); | |
15bdd4cf DV |
13622 | } |
13623 | ||
e7b903d2 DV |
13624 | static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv, |
13625 | struct intel_shared_dpll *pll) | |
13626 | { | |
e7b903d2 | 13627 | /* PCH refclock must be enabled first */ |
89eff4be | 13628 | ibx_assert_pch_refclk_enabled(dev_priv); |
e7b903d2 | 13629 | |
3e369b76 | 13630 | I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll); |
15bdd4cf DV |
13631 | |
13632 | /* Wait for the clocks to stabilize. */ | |
13633 | POSTING_READ(PCH_DPLL(pll->id)); | |
13634 | udelay(150); | |
13635 | ||
13636 | /* The pixel multiplier can only be updated once the | |
13637 | * DPLL is enabled and the clocks are stable. | |
13638 | * | |
13639 | * So write it again. | |
13640 | */ | |
3e369b76 | 13641 | I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll); |
15bdd4cf | 13642 | POSTING_READ(PCH_DPLL(pll->id)); |
e7b903d2 DV |
13643 | udelay(200); |
13644 | } | |
13645 | ||
13646 | static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv, | |
13647 | struct intel_shared_dpll *pll) | |
13648 | { | |
13649 | struct drm_device *dev = dev_priv->dev; | |
13650 | struct intel_crtc *crtc; | |
e7b903d2 DV |
13651 | |
13652 | /* Make sure no transcoder isn't still depending on us. */ | |
d3fcc808 | 13653 | for_each_intel_crtc(dev, crtc) { |
e7b903d2 DV |
13654 | if (intel_crtc_to_shared_dpll(crtc) == pll) |
13655 | assert_pch_transcoder_disabled(dev_priv, crtc->pipe); | |
ee7b9f93 JB |
13656 | } |
13657 | ||
15bdd4cf DV |
13658 | I915_WRITE(PCH_DPLL(pll->id), 0); |
13659 | POSTING_READ(PCH_DPLL(pll->id)); | |
e7b903d2 DV |
13660 | udelay(200); |
13661 | } | |
13662 | ||
46edb027 DV |
13663 | static char *ibx_pch_dpll_names[] = { |
13664 | "PCH DPLL A", | |
13665 | "PCH DPLL B", | |
13666 | }; | |
13667 | ||
7c74ade1 | 13668 | static void ibx_pch_dpll_init(struct drm_device *dev) |
ee7b9f93 | 13669 | { |
e7b903d2 | 13670 | struct drm_i915_private *dev_priv = dev->dev_private; |
ee7b9f93 JB |
13671 | int i; |
13672 | ||
7c74ade1 | 13673 | dev_priv->num_shared_dpll = 2; |
ee7b9f93 | 13674 | |
e72f9fbf | 13675 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
46edb027 DV |
13676 | dev_priv->shared_dplls[i].id = i; |
13677 | dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i]; | |
15bdd4cf | 13678 | dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set; |
e7b903d2 DV |
13679 | dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable; |
13680 | dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable; | |
5358901f DV |
13681 | dev_priv->shared_dplls[i].get_hw_state = |
13682 | ibx_pch_dpll_get_hw_state; | |
ee7b9f93 JB |
13683 | } |
13684 | } | |
13685 | ||
7c74ade1 DV |
13686 | static void intel_shared_dpll_init(struct drm_device *dev) |
13687 | { | |
e7b903d2 | 13688 | struct drm_i915_private *dev_priv = dev->dev_private; |
7c74ade1 | 13689 | |
9cd86933 DV |
13690 | if (HAS_DDI(dev)) |
13691 | intel_ddi_pll_init(dev); | |
13692 | else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
7c74ade1 DV |
13693 | ibx_pch_dpll_init(dev); |
13694 | else | |
13695 | dev_priv->num_shared_dpll = 0; | |
13696 | ||
13697 | BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS); | |
7c74ade1 DV |
13698 | } |
13699 | ||
6beb8c23 MR |
13700 | /** |
13701 | * intel_prepare_plane_fb - Prepare fb for usage on plane | |
13702 | * @plane: drm plane to prepare for | |
13703 | * @fb: framebuffer to prepare for presentation | |
13704 | * | |
13705 | * Prepares a framebuffer for usage on a display plane. Generally this | |
13706 | * involves pinning the underlying object and updating the frontbuffer tracking | |
13707 | * bits. Some older platforms need special physical address handling for | |
13708 | * cursor planes. | |
13709 | * | |
f935675f ML |
13710 | * Must be called with struct_mutex held. |
13711 | * | |
6beb8c23 MR |
13712 | * Returns 0 on success, negative error code on failure. |
13713 | */ | |
13714 | int | |
13715 | intel_prepare_plane_fb(struct drm_plane *plane, | |
d136dfee | 13716 | const struct drm_plane_state *new_state) |
465c120c MR |
13717 | { |
13718 | struct drm_device *dev = plane->dev; | |
844f9111 | 13719 | struct drm_framebuffer *fb = new_state->fb; |
6beb8c23 | 13720 | struct intel_plane *intel_plane = to_intel_plane(plane); |
6beb8c23 | 13721 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
1ee49399 | 13722 | struct drm_i915_gem_object *old_obj = intel_fb_obj(plane->state->fb); |
6beb8c23 | 13723 | int ret = 0; |
465c120c | 13724 | |
1ee49399 | 13725 | if (!obj && !old_obj) |
465c120c MR |
13726 | return 0; |
13727 | ||
5008e874 ML |
13728 | if (old_obj) { |
13729 | struct drm_crtc_state *crtc_state = | |
13730 | drm_atomic_get_existing_crtc_state(new_state->state, plane->state->crtc); | |
13731 | ||
13732 | /* Big Hammer, we also need to ensure that any pending | |
13733 | * MI_WAIT_FOR_EVENT inside a user batch buffer on the | |
13734 | * current scanout is retired before unpinning the old | |
13735 | * framebuffer. Note that we rely on userspace rendering | |
13736 | * into the buffer attached to the pipe they are waiting | |
13737 | * on. If not, userspace generates a GPU hang with IPEHR | |
13738 | * point to the MI_WAIT_FOR_EVENT. | |
13739 | * | |
13740 | * This should only fail upon a hung GPU, in which case we | |
13741 | * can safely continue. | |
13742 | */ | |
13743 | if (needs_modeset(crtc_state)) | |
13744 | ret = i915_gem_object_wait_rendering(old_obj, true); | |
13745 | ||
13746 | /* Swallow -EIO errors to allow updates during hw lockup. */ | |
13747 | if (ret && ret != -EIO) | |
f935675f | 13748 | return ret; |
5008e874 ML |
13749 | } |
13750 | ||
3c28ff22 AG |
13751 | /* For framebuffer backed by dmabuf, wait for fence */ |
13752 | if (obj && obj->base.dma_buf) { | |
13753 | ret = reservation_object_wait_timeout_rcu(obj->base.dma_buf->resv, | |
13754 | false, true, | |
13755 | MAX_SCHEDULE_TIMEOUT); | |
13756 | if (ret == -ERESTARTSYS) | |
13757 | return ret; | |
13758 | ||
13759 | WARN_ON(ret < 0); | |
13760 | } | |
13761 | ||
1ee49399 ML |
13762 | if (!obj) { |
13763 | ret = 0; | |
13764 | } else if (plane->type == DRM_PLANE_TYPE_CURSOR && | |
6beb8c23 MR |
13765 | INTEL_INFO(dev)->cursor_needs_physical) { |
13766 | int align = IS_I830(dev) ? 16 * 1024 : 256; | |
13767 | ret = i915_gem_object_attach_phys(obj, align); | |
13768 | if (ret) | |
13769 | DRM_DEBUG_KMS("failed to attach phys object\n"); | |
13770 | } else { | |
7580d774 | 13771 | ret = intel_pin_and_fence_fb_obj(plane, fb, new_state); |
6beb8c23 | 13772 | } |
465c120c | 13773 | |
7580d774 ML |
13774 | if (ret == 0) { |
13775 | if (obj) { | |
13776 | struct intel_plane_state *plane_state = | |
13777 | to_intel_plane_state(new_state); | |
13778 | ||
13779 | i915_gem_request_assign(&plane_state->wait_req, | |
13780 | obj->last_write_req); | |
13781 | } | |
13782 | ||
a9ff8714 | 13783 | i915_gem_track_fb(old_obj, obj, intel_plane->frontbuffer_bit); |
7580d774 | 13784 | } |
fdd508a6 | 13785 | |
6beb8c23 MR |
13786 | return ret; |
13787 | } | |
13788 | ||
38f3ce3a MR |
13789 | /** |
13790 | * intel_cleanup_plane_fb - Cleans up an fb after plane use | |
13791 | * @plane: drm plane to clean up for | |
13792 | * @fb: old framebuffer that was on plane | |
13793 | * | |
13794 | * Cleans up a framebuffer that has just been removed from a plane. | |
f935675f ML |
13795 | * |
13796 | * Must be called with struct_mutex held. | |
38f3ce3a MR |
13797 | */ |
13798 | void | |
13799 | intel_cleanup_plane_fb(struct drm_plane *plane, | |
d136dfee | 13800 | const struct drm_plane_state *old_state) |
38f3ce3a MR |
13801 | { |
13802 | struct drm_device *dev = plane->dev; | |
1ee49399 | 13803 | struct intel_plane *intel_plane = to_intel_plane(plane); |
7580d774 | 13804 | struct intel_plane_state *old_intel_state; |
1ee49399 ML |
13805 | struct drm_i915_gem_object *old_obj = intel_fb_obj(old_state->fb); |
13806 | struct drm_i915_gem_object *obj = intel_fb_obj(plane->state->fb); | |
38f3ce3a | 13807 | |
7580d774 ML |
13808 | old_intel_state = to_intel_plane_state(old_state); |
13809 | ||
1ee49399 | 13810 | if (!obj && !old_obj) |
38f3ce3a MR |
13811 | return; |
13812 | ||
1ee49399 ML |
13813 | if (old_obj && (plane->type != DRM_PLANE_TYPE_CURSOR || |
13814 | !INTEL_INFO(dev)->cursor_needs_physical)) | |
844f9111 | 13815 | intel_unpin_fb_obj(old_state->fb, old_state); |
1ee49399 ML |
13816 | |
13817 | /* prepare_fb aborted? */ | |
13818 | if ((old_obj && (old_obj->frontbuffer_bits & intel_plane->frontbuffer_bit)) || | |
13819 | (obj && !(obj->frontbuffer_bits & intel_plane->frontbuffer_bit))) | |
13820 | i915_gem_track_fb(old_obj, obj, intel_plane->frontbuffer_bit); | |
7580d774 ML |
13821 | |
13822 | i915_gem_request_assign(&old_intel_state->wait_req, NULL); | |
13823 | ||
465c120c MR |
13824 | } |
13825 | ||
6156a456 CK |
13826 | int |
13827 | skl_max_scale(struct intel_crtc *intel_crtc, struct intel_crtc_state *crtc_state) | |
13828 | { | |
13829 | int max_scale; | |
13830 | struct drm_device *dev; | |
13831 | struct drm_i915_private *dev_priv; | |
13832 | int crtc_clock, cdclk; | |
13833 | ||
13834 | if (!intel_crtc || !crtc_state) | |
13835 | return DRM_PLANE_HELPER_NO_SCALING; | |
13836 | ||
13837 | dev = intel_crtc->base.dev; | |
13838 | dev_priv = dev->dev_private; | |
13839 | crtc_clock = crtc_state->base.adjusted_mode.crtc_clock; | |
27c329ed | 13840 | cdclk = to_intel_atomic_state(crtc_state->base.state)->cdclk; |
6156a456 | 13841 | |
54bf1ce6 | 13842 | if (WARN_ON_ONCE(!crtc_clock || cdclk < crtc_clock)) |
6156a456 CK |
13843 | return DRM_PLANE_HELPER_NO_SCALING; |
13844 | ||
13845 | /* | |
13846 | * skl max scale is lower of: | |
13847 | * close to 3 but not 3, -1 is for that purpose | |
13848 | * or | |
13849 | * cdclk/crtc_clock | |
13850 | */ | |
13851 | max_scale = min((1 << 16) * 3 - 1, (1 << 8) * ((cdclk << 8) / crtc_clock)); | |
13852 | ||
13853 | return max_scale; | |
13854 | } | |
13855 | ||
465c120c | 13856 | static int |
3c692a41 | 13857 | intel_check_primary_plane(struct drm_plane *plane, |
061e4b8d | 13858 | struct intel_crtc_state *crtc_state, |
3c692a41 GP |
13859 | struct intel_plane_state *state) |
13860 | { | |
2b875c22 MR |
13861 | struct drm_crtc *crtc = state->base.crtc; |
13862 | struct drm_framebuffer *fb = state->base.fb; | |
6156a456 | 13863 | int min_scale = DRM_PLANE_HELPER_NO_SCALING; |
061e4b8d ML |
13864 | int max_scale = DRM_PLANE_HELPER_NO_SCALING; |
13865 | bool can_position = false; | |
465c120c | 13866 | |
061e4b8d ML |
13867 | /* use scaler when colorkey is not required */ |
13868 | if (INTEL_INFO(plane->dev)->gen >= 9 && | |
818ed961 | 13869 | state->ckey.flags == I915_SET_COLORKEY_NONE) { |
061e4b8d ML |
13870 | min_scale = 1; |
13871 | max_scale = skl_max_scale(to_intel_crtc(crtc), crtc_state); | |
d8106366 | 13872 | can_position = true; |
6156a456 | 13873 | } |
d8106366 | 13874 | |
061e4b8d ML |
13875 | return drm_plane_helper_check_update(plane, crtc, fb, &state->src, |
13876 | &state->dst, &state->clip, | |
da20eabd ML |
13877 | min_scale, max_scale, |
13878 | can_position, true, | |
13879 | &state->visible); | |
14af293f GP |
13880 | } |
13881 | ||
13882 | static void | |
13883 | intel_commit_primary_plane(struct drm_plane *plane, | |
13884 | struct intel_plane_state *state) | |
13885 | { | |
2b875c22 MR |
13886 | struct drm_crtc *crtc = state->base.crtc; |
13887 | struct drm_framebuffer *fb = state->base.fb; | |
13888 | struct drm_device *dev = plane->dev; | |
14af293f | 13889 | struct drm_i915_private *dev_priv = dev->dev_private; |
14af293f | 13890 | |
ea2c67bb | 13891 | crtc = crtc ? crtc : plane->crtc; |
ccc759dc | 13892 | |
d4b08630 ML |
13893 | dev_priv->display.update_primary_plane(crtc, fb, |
13894 | state->src.x1 >> 16, | |
13895 | state->src.y1 >> 16); | |
465c120c MR |
13896 | } |
13897 | ||
a8ad0d8e ML |
13898 | static void |
13899 | intel_disable_primary_plane(struct drm_plane *plane, | |
7fabf5ef | 13900 | struct drm_crtc *crtc) |
a8ad0d8e ML |
13901 | { |
13902 | struct drm_device *dev = plane->dev; | |
13903 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13904 | ||
a8ad0d8e ML |
13905 | dev_priv->display.update_primary_plane(crtc, NULL, 0, 0); |
13906 | } | |
13907 | ||
613d2b27 ML |
13908 | static void intel_begin_crtc_commit(struct drm_crtc *crtc, |
13909 | struct drm_crtc_state *old_crtc_state) | |
3c692a41 | 13910 | { |
32b7eeec | 13911 | struct drm_device *dev = crtc->dev; |
3c692a41 | 13912 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
bfd16b2a ML |
13913 | struct intel_crtc_state *old_intel_state = |
13914 | to_intel_crtc_state(old_crtc_state); | |
13915 | bool modeset = needs_modeset(crtc->state); | |
3c692a41 | 13916 | |
c34c9ee4 | 13917 | /* Perform vblank evasion around commit operation */ |
62852622 | 13918 | intel_pipe_update_start(intel_crtc); |
0583236e | 13919 | |
bfd16b2a ML |
13920 | if (modeset) |
13921 | return; | |
13922 | ||
13923 | if (to_intel_crtc_state(crtc->state)->update_pipe) | |
13924 | intel_update_pipe_config(intel_crtc, old_intel_state); | |
13925 | else if (INTEL_INFO(dev)->gen >= 9) | |
0583236e | 13926 | skl_detach_scalers(intel_crtc); |
32b7eeec MR |
13927 | } |
13928 | ||
613d2b27 ML |
13929 | static void intel_finish_crtc_commit(struct drm_crtc *crtc, |
13930 | struct drm_crtc_state *old_crtc_state) | |
32b7eeec | 13931 | { |
32b7eeec | 13932 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
32b7eeec | 13933 | |
62852622 | 13934 | intel_pipe_update_end(intel_crtc); |
3c692a41 GP |
13935 | } |
13936 | ||
cf4c7c12 | 13937 | /** |
4a3b8769 MR |
13938 | * intel_plane_destroy - destroy a plane |
13939 | * @plane: plane to destroy | |
cf4c7c12 | 13940 | * |
4a3b8769 MR |
13941 | * Common destruction function for all types of planes (primary, cursor, |
13942 | * sprite). | |
cf4c7c12 | 13943 | */ |
4a3b8769 | 13944 | void intel_plane_destroy(struct drm_plane *plane) |
465c120c MR |
13945 | { |
13946 | struct intel_plane *intel_plane = to_intel_plane(plane); | |
13947 | drm_plane_cleanup(plane); | |
13948 | kfree(intel_plane); | |
13949 | } | |
13950 | ||
65a3fea0 | 13951 | const struct drm_plane_funcs intel_plane_funcs = { |
70a101f8 MR |
13952 | .update_plane = drm_atomic_helper_update_plane, |
13953 | .disable_plane = drm_atomic_helper_disable_plane, | |
3d7d6510 | 13954 | .destroy = intel_plane_destroy, |
c196e1d6 | 13955 | .set_property = drm_atomic_helper_plane_set_property, |
a98b3431 MR |
13956 | .atomic_get_property = intel_plane_atomic_get_property, |
13957 | .atomic_set_property = intel_plane_atomic_set_property, | |
ea2c67bb MR |
13958 | .atomic_duplicate_state = intel_plane_duplicate_state, |
13959 | .atomic_destroy_state = intel_plane_destroy_state, | |
13960 | ||
465c120c MR |
13961 | }; |
13962 | ||
13963 | static struct drm_plane *intel_primary_plane_create(struct drm_device *dev, | |
13964 | int pipe) | |
13965 | { | |
13966 | struct intel_plane *primary; | |
8e7d688b | 13967 | struct intel_plane_state *state; |
465c120c | 13968 | const uint32_t *intel_primary_formats; |
45e3743a | 13969 | unsigned int num_formats; |
465c120c MR |
13970 | |
13971 | primary = kzalloc(sizeof(*primary), GFP_KERNEL); | |
13972 | if (primary == NULL) | |
13973 | return NULL; | |
13974 | ||
8e7d688b MR |
13975 | state = intel_create_plane_state(&primary->base); |
13976 | if (!state) { | |
ea2c67bb MR |
13977 | kfree(primary); |
13978 | return NULL; | |
13979 | } | |
8e7d688b | 13980 | primary->base.state = &state->base; |
ea2c67bb | 13981 | |
465c120c MR |
13982 | primary->can_scale = false; |
13983 | primary->max_downscale = 1; | |
6156a456 CK |
13984 | if (INTEL_INFO(dev)->gen >= 9) { |
13985 | primary->can_scale = true; | |
af99ceda | 13986 | state->scaler_id = -1; |
6156a456 | 13987 | } |
465c120c MR |
13988 | primary->pipe = pipe; |
13989 | primary->plane = pipe; | |
a9ff8714 | 13990 | primary->frontbuffer_bit = INTEL_FRONTBUFFER_PRIMARY(pipe); |
c59cb179 MR |
13991 | primary->check_plane = intel_check_primary_plane; |
13992 | primary->commit_plane = intel_commit_primary_plane; | |
a8ad0d8e | 13993 | primary->disable_plane = intel_disable_primary_plane; |
465c120c MR |
13994 | if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) |
13995 | primary->plane = !pipe; | |
13996 | ||
6c0fd451 DL |
13997 | if (INTEL_INFO(dev)->gen >= 9) { |
13998 | intel_primary_formats = skl_primary_formats; | |
13999 | num_formats = ARRAY_SIZE(skl_primary_formats); | |
14000 | } else if (INTEL_INFO(dev)->gen >= 4) { | |
568db4f2 DL |
14001 | intel_primary_formats = i965_primary_formats; |
14002 | num_formats = ARRAY_SIZE(i965_primary_formats); | |
6c0fd451 DL |
14003 | } else { |
14004 | intel_primary_formats = i8xx_primary_formats; | |
14005 | num_formats = ARRAY_SIZE(i8xx_primary_formats); | |
465c120c MR |
14006 | } |
14007 | ||
14008 | drm_universal_plane_init(dev, &primary->base, 0, | |
65a3fea0 | 14009 | &intel_plane_funcs, |
465c120c MR |
14010 | intel_primary_formats, num_formats, |
14011 | DRM_PLANE_TYPE_PRIMARY); | |
48404c1e | 14012 | |
3b7a5119 SJ |
14013 | if (INTEL_INFO(dev)->gen >= 4) |
14014 | intel_create_rotation_property(dev, primary); | |
48404c1e | 14015 | |
ea2c67bb MR |
14016 | drm_plane_helper_add(&primary->base, &intel_plane_helper_funcs); |
14017 | ||
465c120c MR |
14018 | return &primary->base; |
14019 | } | |
14020 | ||
3b7a5119 SJ |
14021 | void intel_create_rotation_property(struct drm_device *dev, struct intel_plane *plane) |
14022 | { | |
14023 | if (!dev->mode_config.rotation_property) { | |
14024 | unsigned long flags = BIT(DRM_ROTATE_0) | | |
14025 | BIT(DRM_ROTATE_180); | |
14026 | ||
14027 | if (INTEL_INFO(dev)->gen >= 9) | |
14028 | flags |= BIT(DRM_ROTATE_90) | BIT(DRM_ROTATE_270); | |
14029 | ||
14030 | dev->mode_config.rotation_property = | |
14031 | drm_mode_create_rotation_property(dev, flags); | |
14032 | } | |
14033 | if (dev->mode_config.rotation_property) | |
14034 | drm_object_attach_property(&plane->base.base, | |
14035 | dev->mode_config.rotation_property, | |
14036 | plane->base.state->rotation); | |
14037 | } | |
14038 | ||
3d7d6510 | 14039 | static int |
852e787c | 14040 | intel_check_cursor_plane(struct drm_plane *plane, |
061e4b8d | 14041 | struct intel_crtc_state *crtc_state, |
852e787c | 14042 | struct intel_plane_state *state) |
3d7d6510 | 14043 | { |
061e4b8d | 14044 | struct drm_crtc *crtc = crtc_state->base.crtc; |
2b875c22 | 14045 | struct drm_framebuffer *fb = state->base.fb; |
757f9a3e | 14046 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
757f9a3e GP |
14047 | unsigned stride; |
14048 | int ret; | |
3d7d6510 | 14049 | |
061e4b8d ML |
14050 | ret = drm_plane_helper_check_update(plane, crtc, fb, &state->src, |
14051 | &state->dst, &state->clip, | |
3d7d6510 MR |
14052 | DRM_PLANE_HELPER_NO_SCALING, |
14053 | DRM_PLANE_HELPER_NO_SCALING, | |
852e787c | 14054 | true, true, &state->visible); |
757f9a3e GP |
14055 | if (ret) |
14056 | return ret; | |
14057 | ||
757f9a3e GP |
14058 | /* if we want to turn off the cursor ignore width and height */ |
14059 | if (!obj) | |
da20eabd | 14060 | return 0; |
757f9a3e | 14061 | |
757f9a3e | 14062 | /* Check for which cursor types we support */ |
061e4b8d | 14063 | if (!cursor_size_ok(plane->dev, state->base.crtc_w, state->base.crtc_h)) { |
ea2c67bb MR |
14064 | DRM_DEBUG("Cursor dimension %dx%d not supported\n", |
14065 | state->base.crtc_w, state->base.crtc_h); | |
757f9a3e GP |
14066 | return -EINVAL; |
14067 | } | |
14068 | ||
ea2c67bb MR |
14069 | stride = roundup_pow_of_two(state->base.crtc_w) * 4; |
14070 | if (obj->base.size < stride * state->base.crtc_h) { | |
757f9a3e GP |
14071 | DRM_DEBUG_KMS("buffer is too small\n"); |
14072 | return -ENOMEM; | |
14073 | } | |
14074 | ||
3a656b54 | 14075 | if (fb->modifier[0] != DRM_FORMAT_MOD_NONE) { |
757f9a3e | 14076 | DRM_DEBUG_KMS("cursor cannot be tiled\n"); |
da20eabd | 14077 | return -EINVAL; |
32b7eeec MR |
14078 | } |
14079 | ||
da20eabd | 14080 | return 0; |
852e787c | 14081 | } |
3d7d6510 | 14082 | |
a8ad0d8e ML |
14083 | static void |
14084 | intel_disable_cursor_plane(struct drm_plane *plane, | |
7fabf5ef | 14085 | struct drm_crtc *crtc) |
a8ad0d8e | 14086 | { |
a8ad0d8e ML |
14087 | intel_crtc_update_cursor(crtc, false); |
14088 | } | |
14089 | ||
f4a2cf29 | 14090 | static void |
852e787c GP |
14091 | intel_commit_cursor_plane(struct drm_plane *plane, |
14092 | struct intel_plane_state *state) | |
14093 | { | |
2b875c22 | 14094 | struct drm_crtc *crtc = state->base.crtc; |
ea2c67bb MR |
14095 | struct drm_device *dev = plane->dev; |
14096 | struct intel_crtc *intel_crtc; | |
2b875c22 | 14097 | struct drm_i915_gem_object *obj = intel_fb_obj(state->base.fb); |
a912f12f | 14098 | uint32_t addr; |
852e787c | 14099 | |
ea2c67bb MR |
14100 | crtc = crtc ? crtc : plane->crtc; |
14101 | intel_crtc = to_intel_crtc(crtc); | |
14102 | ||
a912f12f GP |
14103 | if (intel_crtc->cursor_bo == obj) |
14104 | goto update; | |
4ed91096 | 14105 | |
f4a2cf29 | 14106 | if (!obj) |
a912f12f | 14107 | addr = 0; |
f4a2cf29 | 14108 | else if (!INTEL_INFO(dev)->cursor_needs_physical) |
a912f12f | 14109 | addr = i915_gem_obj_ggtt_offset(obj); |
f4a2cf29 | 14110 | else |
a912f12f | 14111 | addr = obj->phys_handle->busaddr; |
852e787c | 14112 | |
a912f12f GP |
14113 | intel_crtc->cursor_addr = addr; |
14114 | intel_crtc->cursor_bo = obj; | |
852e787c | 14115 | |
302d19ac | 14116 | update: |
62852622 | 14117 | intel_crtc_update_cursor(crtc, state->visible); |
852e787c GP |
14118 | } |
14119 | ||
3d7d6510 MR |
14120 | static struct drm_plane *intel_cursor_plane_create(struct drm_device *dev, |
14121 | int pipe) | |
14122 | { | |
14123 | struct intel_plane *cursor; | |
8e7d688b | 14124 | struct intel_plane_state *state; |
3d7d6510 MR |
14125 | |
14126 | cursor = kzalloc(sizeof(*cursor), GFP_KERNEL); | |
14127 | if (cursor == NULL) | |
14128 | return NULL; | |
14129 | ||
8e7d688b MR |
14130 | state = intel_create_plane_state(&cursor->base); |
14131 | if (!state) { | |
ea2c67bb MR |
14132 | kfree(cursor); |
14133 | return NULL; | |
14134 | } | |
8e7d688b | 14135 | cursor->base.state = &state->base; |
ea2c67bb | 14136 | |
3d7d6510 MR |
14137 | cursor->can_scale = false; |
14138 | cursor->max_downscale = 1; | |
14139 | cursor->pipe = pipe; | |
14140 | cursor->plane = pipe; | |
a9ff8714 | 14141 | cursor->frontbuffer_bit = INTEL_FRONTBUFFER_CURSOR(pipe); |
c59cb179 MR |
14142 | cursor->check_plane = intel_check_cursor_plane; |
14143 | cursor->commit_plane = intel_commit_cursor_plane; | |
a8ad0d8e | 14144 | cursor->disable_plane = intel_disable_cursor_plane; |
3d7d6510 MR |
14145 | |
14146 | drm_universal_plane_init(dev, &cursor->base, 0, | |
65a3fea0 | 14147 | &intel_plane_funcs, |
3d7d6510 MR |
14148 | intel_cursor_formats, |
14149 | ARRAY_SIZE(intel_cursor_formats), | |
14150 | DRM_PLANE_TYPE_CURSOR); | |
4398ad45 VS |
14151 | |
14152 | if (INTEL_INFO(dev)->gen >= 4) { | |
14153 | if (!dev->mode_config.rotation_property) | |
14154 | dev->mode_config.rotation_property = | |
14155 | drm_mode_create_rotation_property(dev, | |
14156 | BIT(DRM_ROTATE_0) | | |
14157 | BIT(DRM_ROTATE_180)); | |
14158 | if (dev->mode_config.rotation_property) | |
14159 | drm_object_attach_property(&cursor->base.base, | |
14160 | dev->mode_config.rotation_property, | |
8e7d688b | 14161 | state->base.rotation); |
4398ad45 VS |
14162 | } |
14163 | ||
af99ceda CK |
14164 | if (INTEL_INFO(dev)->gen >=9) |
14165 | state->scaler_id = -1; | |
14166 | ||
ea2c67bb MR |
14167 | drm_plane_helper_add(&cursor->base, &intel_plane_helper_funcs); |
14168 | ||
3d7d6510 MR |
14169 | return &cursor->base; |
14170 | } | |
14171 | ||
549e2bfb CK |
14172 | static void skl_init_scalers(struct drm_device *dev, struct intel_crtc *intel_crtc, |
14173 | struct intel_crtc_state *crtc_state) | |
14174 | { | |
14175 | int i; | |
14176 | struct intel_scaler *intel_scaler; | |
14177 | struct intel_crtc_scaler_state *scaler_state = &crtc_state->scaler_state; | |
14178 | ||
14179 | for (i = 0; i < intel_crtc->num_scalers; i++) { | |
14180 | intel_scaler = &scaler_state->scalers[i]; | |
14181 | intel_scaler->in_use = 0; | |
549e2bfb CK |
14182 | intel_scaler->mode = PS_SCALER_MODE_DYN; |
14183 | } | |
14184 | ||
14185 | scaler_state->scaler_id = -1; | |
14186 | } | |
14187 | ||
b358d0a6 | 14188 | static void intel_crtc_init(struct drm_device *dev, int pipe) |
79e53945 | 14189 | { |
fbee40df | 14190 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 14191 | struct intel_crtc *intel_crtc; |
f5de6e07 | 14192 | struct intel_crtc_state *crtc_state = NULL; |
3d7d6510 MR |
14193 | struct drm_plane *primary = NULL; |
14194 | struct drm_plane *cursor = NULL; | |
465c120c | 14195 | int i, ret; |
79e53945 | 14196 | |
955382f3 | 14197 | intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL); |
79e53945 JB |
14198 | if (intel_crtc == NULL) |
14199 | return; | |
14200 | ||
f5de6e07 ACO |
14201 | crtc_state = kzalloc(sizeof(*crtc_state), GFP_KERNEL); |
14202 | if (!crtc_state) | |
14203 | goto fail; | |
550acefd ACO |
14204 | intel_crtc->config = crtc_state; |
14205 | intel_crtc->base.state = &crtc_state->base; | |
07878248 | 14206 | crtc_state->base.crtc = &intel_crtc->base; |
f5de6e07 | 14207 | |
549e2bfb CK |
14208 | /* initialize shared scalers */ |
14209 | if (INTEL_INFO(dev)->gen >= 9) { | |
14210 | if (pipe == PIPE_C) | |
14211 | intel_crtc->num_scalers = 1; | |
14212 | else | |
14213 | intel_crtc->num_scalers = SKL_NUM_SCALERS; | |
14214 | ||
14215 | skl_init_scalers(dev, intel_crtc, crtc_state); | |
14216 | } | |
14217 | ||
465c120c | 14218 | primary = intel_primary_plane_create(dev, pipe); |
3d7d6510 MR |
14219 | if (!primary) |
14220 | goto fail; | |
14221 | ||
14222 | cursor = intel_cursor_plane_create(dev, pipe); | |
14223 | if (!cursor) | |
14224 | goto fail; | |
14225 | ||
465c120c | 14226 | ret = drm_crtc_init_with_planes(dev, &intel_crtc->base, primary, |
3d7d6510 MR |
14227 | cursor, &intel_crtc_funcs); |
14228 | if (ret) | |
14229 | goto fail; | |
79e53945 JB |
14230 | |
14231 | drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256); | |
79e53945 JB |
14232 | for (i = 0; i < 256; i++) { |
14233 | intel_crtc->lut_r[i] = i; | |
14234 | intel_crtc->lut_g[i] = i; | |
14235 | intel_crtc->lut_b[i] = i; | |
14236 | } | |
14237 | ||
1f1c2e24 VS |
14238 | /* |
14239 | * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port | |
8c0f92e1 | 14240 | * is hooked to pipe B. Hence we want plane A feeding pipe B. |
1f1c2e24 | 14241 | */ |
80824003 JB |
14242 | intel_crtc->pipe = pipe; |
14243 | intel_crtc->plane = pipe; | |
3a77c4c4 | 14244 | if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) { |
28c97730 | 14245 | DRM_DEBUG_KMS("swapping pipes & planes for FBC\n"); |
e2e767ab | 14246 | intel_crtc->plane = !pipe; |
80824003 JB |
14247 | } |
14248 | ||
4b0e333e CW |
14249 | intel_crtc->cursor_base = ~0; |
14250 | intel_crtc->cursor_cntl = ~0; | |
dc41c154 | 14251 | intel_crtc->cursor_size = ~0; |
8d7849db | 14252 | |
852eb00d VS |
14253 | intel_crtc->wm.cxsr_allowed = true; |
14254 | ||
22fd0fab JB |
14255 | BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) || |
14256 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL); | |
14257 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base; | |
14258 | dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base; | |
14259 | ||
79e53945 | 14260 | drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs); |
87b6b101 DV |
14261 | |
14262 | WARN_ON(drm_crtc_index(&intel_crtc->base) != intel_crtc->pipe); | |
3d7d6510 MR |
14263 | return; |
14264 | ||
14265 | fail: | |
14266 | if (primary) | |
14267 | drm_plane_cleanup(primary); | |
14268 | if (cursor) | |
14269 | drm_plane_cleanup(cursor); | |
f5de6e07 | 14270 | kfree(crtc_state); |
3d7d6510 | 14271 | kfree(intel_crtc); |
79e53945 JB |
14272 | } |
14273 | ||
752aa88a JB |
14274 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector) |
14275 | { | |
14276 | struct drm_encoder *encoder = connector->base.encoder; | |
6e9f798d | 14277 | struct drm_device *dev = connector->base.dev; |
752aa88a | 14278 | |
51fd371b | 14279 | WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex)); |
752aa88a | 14280 | |
d3babd3f | 14281 | if (!encoder || WARN_ON(!encoder->crtc)) |
752aa88a JB |
14282 | return INVALID_PIPE; |
14283 | ||
14284 | return to_intel_crtc(encoder->crtc)->pipe; | |
14285 | } | |
14286 | ||
08d7b3d1 | 14287 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
05394f39 | 14288 | struct drm_file *file) |
08d7b3d1 | 14289 | { |
08d7b3d1 | 14290 | struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data; |
7707e653 | 14291 | struct drm_crtc *drmmode_crtc; |
c05422d5 | 14292 | struct intel_crtc *crtc; |
08d7b3d1 | 14293 | |
7707e653 | 14294 | drmmode_crtc = drm_crtc_find(dev, pipe_from_crtc_id->crtc_id); |
08d7b3d1 | 14295 | |
7707e653 | 14296 | if (!drmmode_crtc) { |
08d7b3d1 | 14297 | DRM_ERROR("no such CRTC id\n"); |
3f2c2057 | 14298 | return -ENOENT; |
08d7b3d1 CW |
14299 | } |
14300 | ||
7707e653 | 14301 | crtc = to_intel_crtc(drmmode_crtc); |
c05422d5 | 14302 | pipe_from_crtc_id->pipe = crtc->pipe; |
08d7b3d1 | 14303 | |
c05422d5 | 14304 | return 0; |
08d7b3d1 CW |
14305 | } |
14306 | ||
66a9278e | 14307 | static int intel_encoder_clones(struct intel_encoder *encoder) |
79e53945 | 14308 | { |
66a9278e DV |
14309 | struct drm_device *dev = encoder->base.dev; |
14310 | struct intel_encoder *source_encoder; | |
79e53945 | 14311 | int index_mask = 0; |
79e53945 JB |
14312 | int entry = 0; |
14313 | ||
b2784e15 | 14314 | for_each_intel_encoder(dev, source_encoder) { |
bc079e8b | 14315 | if (encoders_cloneable(encoder, source_encoder)) |
66a9278e DV |
14316 | index_mask |= (1 << entry); |
14317 | ||
79e53945 JB |
14318 | entry++; |
14319 | } | |
4ef69c7a | 14320 | |
79e53945 JB |
14321 | return index_mask; |
14322 | } | |
14323 | ||
4d302442 CW |
14324 | static bool has_edp_a(struct drm_device *dev) |
14325 | { | |
14326 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14327 | ||
14328 | if (!IS_MOBILE(dev)) | |
14329 | return false; | |
14330 | ||
14331 | if ((I915_READ(DP_A) & DP_DETECTED) == 0) | |
14332 | return false; | |
14333 | ||
e3589908 | 14334 | if (IS_GEN5(dev) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE)) |
4d302442 CW |
14335 | return false; |
14336 | ||
14337 | return true; | |
14338 | } | |
14339 | ||
84b4e042 JB |
14340 | static bool intel_crt_present(struct drm_device *dev) |
14341 | { | |
14342 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14343 | ||
884497ed DL |
14344 | if (INTEL_INFO(dev)->gen >= 9) |
14345 | return false; | |
14346 | ||
cf404ce4 | 14347 | if (IS_HSW_ULT(dev) || IS_BDW_ULT(dev)) |
84b4e042 JB |
14348 | return false; |
14349 | ||
14350 | if (IS_CHERRYVIEW(dev)) | |
14351 | return false; | |
14352 | ||
65e472e4 VS |
14353 | if (HAS_PCH_LPT_H(dev) && I915_READ(SFUSE_STRAP) & SFUSE_STRAP_CRT_DISABLED) |
14354 | return false; | |
14355 | ||
70ac54d0 VS |
14356 | /* DDI E can't be used if DDI A requires 4 lanes */ |
14357 | if (HAS_DDI(dev) && I915_READ(DDI_BUF_CTL(PORT_A)) & DDI_A_4_LANES) | |
14358 | return false; | |
14359 | ||
e4abb733 | 14360 | if (!dev_priv->vbt.int_crt_support) |
84b4e042 JB |
14361 | return false; |
14362 | ||
14363 | return true; | |
14364 | } | |
14365 | ||
79e53945 JB |
14366 | static void intel_setup_outputs(struct drm_device *dev) |
14367 | { | |
725e30ad | 14368 | struct drm_i915_private *dev_priv = dev->dev_private; |
4ef69c7a | 14369 | struct intel_encoder *encoder; |
cb0953d7 | 14370 | bool dpd_is_edp = false; |
79e53945 | 14371 | |
c9093354 | 14372 | intel_lvds_init(dev); |
79e53945 | 14373 | |
84b4e042 | 14374 | if (intel_crt_present(dev)) |
79935fca | 14375 | intel_crt_init(dev); |
cb0953d7 | 14376 | |
c776eb2e VK |
14377 | if (IS_BROXTON(dev)) { |
14378 | /* | |
14379 | * FIXME: Broxton doesn't support port detection via the | |
14380 | * DDI_BUF_CTL_A or SFUSE_STRAP registers, find another way to | |
14381 | * detect the ports. | |
14382 | */ | |
14383 | intel_ddi_init(dev, PORT_A); | |
14384 | intel_ddi_init(dev, PORT_B); | |
14385 | intel_ddi_init(dev, PORT_C); | |
14386 | } else if (HAS_DDI(dev)) { | |
0e72a5b5 ED |
14387 | int found; |
14388 | ||
de31facd JB |
14389 | /* |
14390 | * Haswell uses DDI functions to detect digital outputs. | |
14391 | * On SKL pre-D0 the strap isn't connected, so we assume | |
14392 | * it's there. | |
14393 | */ | |
77179400 | 14394 | found = I915_READ(DDI_BUF_CTL(PORT_A)) & DDI_INIT_DISPLAY_DETECTED; |
de31facd | 14395 | /* WaIgnoreDDIAStrap: skl */ |
ef11bdb3 | 14396 | if (found || IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) |
0e72a5b5 ED |
14397 | intel_ddi_init(dev, PORT_A); |
14398 | ||
14399 | /* DDI B, C and D detection is indicated by the SFUSE_STRAP | |
14400 | * register */ | |
14401 | found = I915_READ(SFUSE_STRAP); | |
14402 | ||
14403 | if (found & SFUSE_STRAP_DDIB_DETECTED) | |
14404 | intel_ddi_init(dev, PORT_B); | |
14405 | if (found & SFUSE_STRAP_DDIC_DETECTED) | |
14406 | intel_ddi_init(dev, PORT_C); | |
14407 | if (found & SFUSE_STRAP_DDID_DETECTED) | |
14408 | intel_ddi_init(dev, PORT_D); | |
2800e4c2 RV |
14409 | /* |
14410 | * On SKL we don't have a way to detect DDI-E so we rely on VBT. | |
14411 | */ | |
ef11bdb3 | 14412 | if ((IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) && |
2800e4c2 RV |
14413 | (dev_priv->vbt.ddi_port_info[PORT_E].supports_dp || |
14414 | dev_priv->vbt.ddi_port_info[PORT_E].supports_dvi || | |
14415 | dev_priv->vbt.ddi_port_info[PORT_E].supports_hdmi)) | |
14416 | intel_ddi_init(dev, PORT_E); | |
14417 | ||
0e72a5b5 | 14418 | } else if (HAS_PCH_SPLIT(dev)) { |
cb0953d7 | 14419 | int found; |
5d8a7752 | 14420 | dpd_is_edp = intel_dp_is_edp(dev, PORT_D); |
270b3042 DV |
14421 | |
14422 | if (has_edp_a(dev)) | |
14423 | intel_dp_init(dev, DP_A, PORT_A); | |
cb0953d7 | 14424 | |
dc0fa718 | 14425 | if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) { |
461ed3ca | 14426 | /* PCH SDVOB multiplex with HDMIB */ |
2a5c0832 | 14427 | found = intel_sdvo_init(dev, PCH_SDVOB, PORT_B); |
30ad48b7 | 14428 | if (!found) |
e2debe91 | 14429 | intel_hdmi_init(dev, PCH_HDMIB, PORT_B); |
5eb08b69 | 14430 | if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED)) |
ab9d7c30 | 14431 | intel_dp_init(dev, PCH_DP_B, PORT_B); |
30ad48b7 ZW |
14432 | } |
14433 | ||
dc0fa718 | 14434 | if (I915_READ(PCH_HDMIC) & SDVO_DETECTED) |
e2debe91 | 14435 | intel_hdmi_init(dev, PCH_HDMIC, PORT_C); |
30ad48b7 | 14436 | |
dc0fa718 | 14437 | if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED) |
e2debe91 | 14438 | intel_hdmi_init(dev, PCH_HDMID, PORT_D); |
30ad48b7 | 14439 | |
5eb08b69 | 14440 | if (I915_READ(PCH_DP_C) & DP_DETECTED) |
ab9d7c30 | 14441 | intel_dp_init(dev, PCH_DP_C, PORT_C); |
5eb08b69 | 14442 | |
270b3042 | 14443 | if (I915_READ(PCH_DP_D) & DP_DETECTED) |
ab9d7c30 | 14444 | intel_dp_init(dev, PCH_DP_D, PORT_D); |
4a87d65d | 14445 | } else if (IS_VALLEYVIEW(dev)) { |
e17ac6db VS |
14446 | /* |
14447 | * The DP_DETECTED bit is the latched state of the DDC | |
14448 | * SDA pin at boot. However since eDP doesn't require DDC | |
14449 | * (no way to plug in a DP->HDMI dongle) the DDC pins for | |
14450 | * eDP ports may have been muxed to an alternate function. | |
14451 | * Thus we can't rely on the DP_DETECTED bit alone to detect | |
14452 | * eDP ports. Consult the VBT as well as DP_DETECTED to | |
14453 | * detect eDP ports. | |
14454 | */ | |
e66eb81d | 14455 | if (I915_READ(VLV_HDMIB) & SDVO_DETECTED && |
d2182a66 | 14456 | !intel_dp_is_edp(dev, PORT_B)) |
e66eb81d VS |
14457 | intel_hdmi_init(dev, VLV_HDMIB, PORT_B); |
14458 | if (I915_READ(VLV_DP_B) & DP_DETECTED || | |
e17ac6db | 14459 | intel_dp_is_edp(dev, PORT_B)) |
e66eb81d | 14460 | intel_dp_init(dev, VLV_DP_B, PORT_B); |
585a94b8 | 14461 | |
e66eb81d | 14462 | if (I915_READ(VLV_HDMIC) & SDVO_DETECTED && |
d2182a66 | 14463 | !intel_dp_is_edp(dev, PORT_C)) |
e66eb81d VS |
14464 | intel_hdmi_init(dev, VLV_HDMIC, PORT_C); |
14465 | if (I915_READ(VLV_DP_C) & DP_DETECTED || | |
e17ac6db | 14466 | intel_dp_is_edp(dev, PORT_C)) |
e66eb81d | 14467 | intel_dp_init(dev, VLV_DP_C, PORT_C); |
19c03924 | 14468 | |
9418c1f1 | 14469 | if (IS_CHERRYVIEW(dev)) { |
e17ac6db | 14470 | /* eDP not supported on port D, so don't check VBT */ |
e66eb81d VS |
14471 | if (I915_READ(CHV_HDMID) & SDVO_DETECTED) |
14472 | intel_hdmi_init(dev, CHV_HDMID, PORT_D); | |
14473 | if (I915_READ(CHV_DP_D) & DP_DETECTED) | |
14474 | intel_dp_init(dev, CHV_DP_D, PORT_D); | |
9418c1f1 VS |
14475 | } |
14476 | ||
3cfca973 | 14477 | intel_dsi_init(dev); |
09da55dc | 14478 | } else if (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) { |
27185ae1 | 14479 | bool found = false; |
7d57382e | 14480 | |
e2debe91 | 14481 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 14482 | DRM_DEBUG_KMS("probing SDVOB\n"); |
2a5c0832 | 14483 | found = intel_sdvo_init(dev, GEN3_SDVOB, PORT_B); |
3fec3d2f | 14484 | if (!found && IS_G4X(dev)) { |
b01f2c3a | 14485 | DRM_DEBUG_KMS("probing HDMI on SDVOB\n"); |
e2debe91 | 14486 | intel_hdmi_init(dev, GEN4_HDMIB, PORT_B); |
b01f2c3a | 14487 | } |
27185ae1 | 14488 | |
3fec3d2f | 14489 | if (!found && IS_G4X(dev)) |
ab9d7c30 | 14490 | intel_dp_init(dev, DP_B, PORT_B); |
725e30ad | 14491 | } |
13520b05 KH |
14492 | |
14493 | /* Before G4X SDVOC doesn't have its own detect register */ | |
13520b05 | 14494 | |
e2debe91 | 14495 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 14496 | DRM_DEBUG_KMS("probing SDVOC\n"); |
2a5c0832 | 14497 | found = intel_sdvo_init(dev, GEN3_SDVOC, PORT_C); |
b01f2c3a | 14498 | } |
27185ae1 | 14499 | |
e2debe91 | 14500 | if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) { |
27185ae1 | 14501 | |
3fec3d2f | 14502 | if (IS_G4X(dev)) { |
b01f2c3a | 14503 | DRM_DEBUG_KMS("probing HDMI on SDVOC\n"); |
e2debe91 | 14504 | intel_hdmi_init(dev, GEN4_HDMIC, PORT_C); |
b01f2c3a | 14505 | } |
3fec3d2f | 14506 | if (IS_G4X(dev)) |
ab9d7c30 | 14507 | intel_dp_init(dev, DP_C, PORT_C); |
725e30ad | 14508 | } |
27185ae1 | 14509 | |
3fec3d2f | 14510 | if (IS_G4X(dev) && |
e7281eab | 14511 | (I915_READ(DP_D) & DP_DETECTED)) |
ab9d7c30 | 14512 | intel_dp_init(dev, DP_D, PORT_D); |
bad720ff | 14513 | } else if (IS_GEN2(dev)) |
79e53945 JB |
14514 | intel_dvo_init(dev); |
14515 | ||
103a196f | 14516 | if (SUPPORTS_TV(dev)) |
79e53945 JB |
14517 | intel_tv_init(dev); |
14518 | ||
0bc12bcb | 14519 | intel_psr_init(dev); |
7c8f8a70 | 14520 | |
b2784e15 | 14521 | for_each_intel_encoder(dev, encoder) { |
4ef69c7a CW |
14522 | encoder->base.possible_crtcs = encoder->crtc_mask; |
14523 | encoder->base.possible_clones = | |
66a9278e | 14524 | intel_encoder_clones(encoder); |
79e53945 | 14525 | } |
47356eb6 | 14526 | |
dde86e2d | 14527 | intel_init_pch_refclk(dev); |
270b3042 DV |
14528 | |
14529 | drm_helper_move_panel_connectors_to_head(dev); | |
79e53945 JB |
14530 | } |
14531 | ||
14532 | static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb) | |
14533 | { | |
60a5ca01 | 14534 | struct drm_device *dev = fb->dev; |
79e53945 | 14535 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); |
79e53945 | 14536 | |
ef2d633e | 14537 | drm_framebuffer_cleanup(fb); |
60a5ca01 | 14538 | mutex_lock(&dev->struct_mutex); |
ef2d633e | 14539 | WARN_ON(!intel_fb->obj->framebuffer_references--); |
60a5ca01 VS |
14540 | drm_gem_object_unreference(&intel_fb->obj->base); |
14541 | mutex_unlock(&dev->struct_mutex); | |
79e53945 JB |
14542 | kfree(intel_fb); |
14543 | } | |
14544 | ||
14545 | static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb, | |
05394f39 | 14546 | struct drm_file *file, |
79e53945 JB |
14547 | unsigned int *handle) |
14548 | { | |
14549 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
05394f39 | 14550 | struct drm_i915_gem_object *obj = intel_fb->obj; |
79e53945 | 14551 | |
cc917ab4 CW |
14552 | if (obj->userptr.mm) { |
14553 | DRM_DEBUG("attempting to use a userptr for a framebuffer, denied\n"); | |
14554 | return -EINVAL; | |
14555 | } | |
14556 | ||
05394f39 | 14557 | return drm_gem_handle_create(file, &obj->base, handle); |
79e53945 JB |
14558 | } |
14559 | ||
86c98588 RV |
14560 | static int intel_user_framebuffer_dirty(struct drm_framebuffer *fb, |
14561 | struct drm_file *file, | |
14562 | unsigned flags, unsigned color, | |
14563 | struct drm_clip_rect *clips, | |
14564 | unsigned num_clips) | |
14565 | { | |
14566 | struct drm_device *dev = fb->dev; | |
14567 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
14568 | struct drm_i915_gem_object *obj = intel_fb->obj; | |
14569 | ||
14570 | mutex_lock(&dev->struct_mutex); | |
74b4ea1e | 14571 | intel_fb_obj_flush(obj, false, ORIGIN_DIRTYFB); |
86c98588 RV |
14572 | mutex_unlock(&dev->struct_mutex); |
14573 | ||
14574 | return 0; | |
14575 | } | |
14576 | ||
79e53945 JB |
14577 | static const struct drm_framebuffer_funcs intel_fb_funcs = { |
14578 | .destroy = intel_user_framebuffer_destroy, | |
14579 | .create_handle = intel_user_framebuffer_create_handle, | |
86c98588 | 14580 | .dirty = intel_user_framebuffer_dirty, |
79e53945 JB |
14581 | }; |
14582 | ||
b321803d DL |
14583 | static |
14584 | u32 intel_fb_pitch_limit(struct drm_device *dev, uint64_t fb_modifier, | |
14585 | uint32_t pixel_format) | |
14586 | { | |
14587 | u32 gen = INTEL_INFO(dev)->gen; | |
14588 | ||
14589 | if (gen >= 9) { | |
14590 | /* "The stride in bytes must not exceed the of the size of 8K | |
14591 | * pixels and 32K bytes." | |
14592 | */ | |
14593 | return min(8192*drm_format_plane_cpp(pixel_format, 0), 32768); | |
14594 | } else if (gen >= 5 && !IS_VALLEYVIEW(dev)) { | |
14595 | return 32*1024; | |
14596 | } else if (gen >= 4) { | |
14597 | if (fb_modifier == I915_FORMAT_MOD_X_TILED) | |
14598 | return 16*1024; | |
14599 | else | |
14600 | return 32*1024; | |
14601 | } else if (gen >= 3) { | |
14602 | if (fb_modifier == I915_FORMAT_MOD_X_TILED) | |
14603 | return 8*1024; | |
14604 | else | |
14605 | return 16*1024; | |
14606 | } else { | |
14607 | /* XXX DSPC is limited to 4k tiled */ | |
14608 | return 8*1024; | |
14609 | } | |
14610 | } | |
14611 | ||
b5ea642a DV |
14612 | static int intel_framebuffer_init(struct drm_device *dev, |
14613 | struct intel_framebuffer *intel_fb, | |
14614 | struct drm_mode_fb_cmd2 *mode_cmd, | |
14615 | struct drm_i915_gem_object *obj) | |
79e53945 | 14616 | { |
6761dd31 | 14617 | unsigned int aligned_height; |
79e53945 | 14618 | int ret; |
b321803d | 14619 | u32 pitch_limit, stride_alignment; |
79e53945 | 14620 | |
dd4916c5 DV |
14621 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
14622 | ||
2a80eada DV |
14623 | if (mode_cmd->flags & DRM_MODE_FB_MODIFIERS) { |
14624 | /* Enforce that fb modifier and tiling mode match, but only for | |
14625 | * X-tiled. This is needed for FBC. */ | |
14626 | if (!!(obj->tiling_mode == I915_TILING_X) != | |
14627 | !!(mode_cmd->modifier[0] == I915_FORMAT_MOD_X_TILED)) { | |
14628 | DRM_DEBUG("tiling_mode doesn't match fb modifier\n"); | |
14629 | return -EINVAL; | |
14630 | } | |
14631 | } else { | |
14632 | if (obj->tiling_mode == I915_TILING_X) | |
14633 | mode_cmd->modifier[0] = I915_FORMAT_MOD_X_TILED; | |
14634 | else if (obj->tiling_mode == I915_TILING_Y) { | |
14635 | DRM_DEBUG("No Y tiling for legacy addfb\n"); | |
14636 | return -EINVAL; | |
14637 | } | |
14638 | } | |
14639 | ||
9a8f0a12 TU |
14640 | /* Passed in modifier sanity checking. */ |
14641 | switch (mode_cmd->modifier[0]) { | |
14642 | case I915_FORMAT_MOD_Y_TILED: | |
14643 | case I915_FORMAT_MOD_Yf_TILED: | |
14644 | if (INTEL_INFO(dev)->gen < 9) { | |
14645 | DRM_DEBUG("Unsupported tiling 0x%llx!\n", | |
14646 | mode_cmd->modifier[0]); | |
14647 | return -EINVAL; | |
14648 | } | |
14649 | case DRM_FORMAT_MOD_NONE: | |
14650 | case I915_FORMAT_MOD_X_TILED: | |
14651 | break; | |
14652 | default: | |
c0f40428 JB |
14653 | DRM_DEBUG("Unsupported fb modifier 0x%llx!\n", |
14654 | mode_cmd->modifier[0]); | |
57cd6508 | 14655 | return -EINVAL; |
c16ed4be | 14656 | } |
57cd6508 | 14657 | |
b321803d DL |
14658 | stride_alignment = intel_fb_stride_alignment(dev, mode_cmd->modifier[0], |
14659 | mode_cmd->pixel_format); | |
14660 | if (mode_cmd->pitches[0] & (stride_alignment - 1)) { | |
14661 | DRM_DEBUG("pitch (%d) must be at least %u byte aligned\n", | |
14662 | mode_cmd->pitches[0], stride_alignment); | |
57cd6508 | 14663 | return -EINVAL; |
c16ed4be | 14664 | } |
57cd6508 | 14665 | |
b321803d DL |
14666 | pitch_limit = intel_fb_pitch_limit(dev, mode_cmd->modifier[0], |
14667 | mode_cmd->pixel_format); | |
a35cdaa0 | 14668 | if (mode_cmd->pitches[0] > pitch_limit) { |
b321803d DL |
14669 | DRM_DEBUG("%s pitch (%u) must be at less than %d\n", |
14670 | mode_cmd->modifier[0] != DRM_FORMAT_MOD_NONE ? | |
2a80eada | 14671 | "tiled" : "linear", |
a35cdaa0 | 14672 | mode_cmd->pitches[0], pitch_limit); |
5d7bd705 | 14673 | return -EINVAL; |
c16ed4be | 14674 | } |
5d7bd705 | 14675 | |
2a80eada | 14676 | if (mode_cmd->modifier[0] == I915_FORMAT_MOD_X_TILED && |
c16ed4be CW |
14677 | mode_cmd->pitches[0] != obj->stride) { |
14678 | DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n", | |
14679 | mode_cmd->pitches[0], obj->stride); | |
5d7bd705 | 14680 | return -EINVAL; |
c16ed4be | 14681 | } |
5d7bd705 | 14682 | |
57779d06 | 14683 | /* Reject formats not supported by any plane early. */ |
308e5bcb | 14684 | switch (mode_cmd->pixel_format) { |
57779d06 | 14685 | case DRM_FORMAT_C8: |
04b3924d VS |
14686 | case DRM_FORMAT_RGB565: |
14687 | case DRM_FORMAT_XRGB8888: | |
14688 | case DRM_FORMAT_ARGB8888: | |
57779d06 VS |
14689 | break; |
14690 | case DRM_FORMAT_XRGB1555: | |
c16ed4be | 14691 | if (INTEL_INFO(dev)->gen > 3) { |
4ee62c76 VS |
14692 | DRM_DEBUG("unsupported pixel format: %s\n", |
14693 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 14694 | return -EINVAL; |
c16ed4be | 14695 | } |
57779d06 | 14696 | break; |
57779d06 | 14697 | case DRM_FORMAT_ABGR8888: |
6c0fd451 DL |
14698 | if (!IS_VALLEYVIEW(dev) && INTEL_INFO(dev)->gen < 9) { |
14699 | DRM_DEBUG("unsupported pixel format: %s\n", | |
14700 | drm_get_format_name(mode_cmd->pixel_format)); | |
14701 | return -EINVAL; | |
14702 | } | |
14703 | break; | |
14704 | case DRM_FORMAT_XBGR8888: | |
04b3924d | 14705 | case DRM_FORMAT_XRGB2101010: |
57779d06 | 14706 | case DRM_FORMAT_XBGR2101010: |
c16ed4be | 14707 | if (INTEL_INFO(dev)->gen < 4) { |
4ee62c76 VS |
14708 | DRM_DEBUG("unsupported pixel format: %s\n", |
14709 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 14710 | return -EINVAL; |
c16ed4be | 14711 | } |
b5626747 | 14712 | break; |
7531208b DL |
14713 | case DRM_FORMAT_ABGR2101010: |
14714 | if (!IS_VALLEYVIEW(dev)) { | |
14715 | DRM_DEBUG("unsupported pixel format: %s\n", | |
14716 | drm_get_format_name(mode_cmd->pixel_format)); | |
14717 | return -EINVAL; | |
14718 | } | |
14719 | break; | |
04b3924d VS |
14720 | case DRM_FORMAT_YUYV: |
14721 | case DRM_FORMAT_UYVY: | |
14722 | case DRM_FORMAT_YVYU: | |
14723 | case DRM_FORMAT_VYUY: | |
c16ed4be | 14724 | if (INTEL_INFO(dev)->gen < 5) { |
4ee62c76 VS |
14725 | DRM_DEBUG("unsupported pixel format: %s\n", |
14726 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 14727 | return -EINVAL; |
c16ed4be | 14728 | } |
57cd6508 CW |
14729 | break; |
14730 | default: | |
4ee62c76 VS |
14731 | DRM_DEBUG("unsupported pixel format: %s\n", |
14732 | drm_get_format_name(mode_cmd->pixel_format)); | |
57cd6508 CW |
14733 | return -EINVAL; |
14734 | } | |
14735 | ||
90f9a336 VS |
14736 | /* FIXME need to adjust LINOFF/TILEOFF accordingly. */ |
14737 | if (mode_cmd->offsets[0] != 0) | |
14738 | return -EINVAL; | |
14739 | ||
ec2c981e | 14740 | aligned_height = intel_fb_align_height(dev, mode_cmd->height, |
091df6cb DV |
14741 | mode_cmd->pixel_format, |
14742 | mode_cmd->modifier[0]); | |
53155c0a DV |
14743 | /* FIXME drm helper for size checks (especially planar formats)? */ |
14744 | if (obj->base.size < aligned_height * mode_cmd->pitches[0]) | |
14745 | return -EINVAL; | |
14746 | ||
c7d73f6a DV |
14747 | drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd); |
14748 | intel_fb->obj = obj; | |
80075d49 | 14749 | intel_fb->obj->framebuffer_references++; |
c7d73f6a | 14750 | |
79e53945 JB |
14751 | ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs); |
14752 | if (ret) { | |
14753 | DRM_ERROR("framebuffer init failed %d\n", ret); | |
14754 | return ret; | |
14755 | } | |
14756 | ||
79e53945 JB |
14757 | return 0; |
14758 | } | |
14759 | ||
79e53945 JB |
14760 | static struct drm_framebuffer * |
14761 | intel_user_framebuffer_create(struct drm_device *dev, | |
14762 | struct drm_file *filp, | |
76dc3769 | 14763 | struct drm_mode_fb_cmd2 *user_mode_cmd) |
79e53945 | 14764 | { |
dcb1394e | 14765 | struct drm_framebuffer *fb; |
05394f39 | 14766 | struct drm_i915_gem_object *obj; |
76dc3769 | 14767 | struct drm_mode_fb_cmd2 mode_cmd = *user_mode_cmd; |
79e53945 | 14768 | |
308e5bcb | 14769 | obj = to_intel_bo(drm_gem_object_lookup(dev, filp, |
76dc3769 | 14770 | mode_cmd.handles[0])); |
c8725226 | 14771 | if (&obj->base == NULL) |
cce13ff7 | 14772 | return ERR_PTR(-ENOENT); |
79e53945 | 14773 | |
92907cbb | 14774 | fb = intel_framebuffer_create(dev, &mode_cmd, obj); |
dcb1394e LW |
14775 | if (IS_ERR(fb)) |
14776 | drm_gem_object_unreference_unlocked(&obj->base); | |
14777 | ||
14778 | return fb; | |
79e53945 JB |
14779 | } |
14780 | ||
0695726e | 14781 | #ifndef CONFIG_DRM_FBDEV_EMULATION |
0632fef6 | 14782 | static inline void intel_fbdev_output_poll_changed(struct drm_device *dev) |
4520f53a DV |
14783 | { |
14784 | } | |
14785 | #endif | |
14786 | ||
79e53945 | 14787 | static const struct drm_mode_config_funcs intel_mode_funcs = { |
79e53945 | 14788 | .fb_create = intel_user_framebuffer_create, |
0632fef6 | 14789 | .output_poll_changed = intel_fbdev_output_poll_changed, |
5ee67f1c MR |
14790 | .atomic_check = intel_atomic_check, |
14791 | .atomic_commit = intel_atomic_commit, | |
de419ab6 ML |
14792 | .atomic_state_alloc = intel_atomic_state_alloc, |
14793 | .atomic_state_clear = intel_atomic_state_clear, | |
79e53945 JB |
14794 | }; |
14795 | ||
e70236a8 JB |
14796 | /* Set up chip specific display functions */ |
14797 | static void intel_init_display(struct drm_device *dev) | |
14798 | { | |
14799 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14800 | ||
ee9300bb DV |
14801 | if (HAS_PCH_SPLIT(dev) || IS_G4X(dev)) |
14802 | dev_priv->display.find_dpll = g4x_find_best_dpll; | |
ef9348c8 CML |
14803 | else if (IS_CHERRYVIEW(dev)) |
14804 | dev_priv->display.find_dpll = chv_find_best_dpll; | |
ee9300bb DV |
14805 | else if (IS_VALLEYVIEW(dev)) |
14806 | dev_priv->display.find_dpll = vlv_find_best_dpll; | |
14807 | else if (IS_PINEVIEW(dev)) | |
14808 | dev_priv->display.find_dpll = pnv_find_best_dpll; | |
14809 | else | |
14810 | dev_priv->display.find_dpll = i9xx_find_best_dpll; | |
14811 | ||
bc8d7dff DL |
14812 | if (INTEL_INFO(dev)->gen >= 9) { |
14813 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; | |
5724dbd1 DL |
14814 | dev_priv->display.get_initial_plane_config = |
14815 | skylake_get_initial_plane_config; | |
bc8d7dff DL |
14816 | dev_priv->display.crtc_compute_clock = |
14817 | haswell_crtc_compute_clock; | |
14818 | dev_priv->display.crtc_enable = haswell_crtc_enable; | |
14819 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
bc8d7dff DL |
14820 | dev_priv->display.update_primary_plane = |
14821 | skylake_update_primary_plane; | |
14822 | } else if (HAS_DDI(dev)) { | |
0e8ffe1b | 14823 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; |
5724dbd1 DL |
14824 | dev_priv->display.get_initial_plane_config = |
14825 | ironlake_get_initial_plane_config; | |
797d0259 ACO |
14826 | dev_priv->display.crtc_compute_clock = |
14827 | haswell_crtc_compute_clock; | |
4f771f10 PZ |
14828 | dev_priv->display.crtc_enable = haswell_crtc_enable; |
14829 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
bc8d7dff DL |
14830 | dev_priv->display.update_primary_plane = |
14831 | ironlake_update_primary_plane; | |
09b4ddf9 | 14832 | } else if (HAS_PCH_SPLIT(dev)) { |
0e8ffe1b | 14833 | dev_priv->display.get_pipe_config = ironlake_get_pipe_config; |
5724dbd1 DL |
14834 | dev_priv->display.get_initial_plane_config = |
14835 | ironlake_get_initial_plane_config; | |
3fb37703 ACO |
14836 | dev_priv->display.crtc_compute_clock = |
14837 | ironlake_crtc_compute_clock; | |
76e5a89c DV |
14838 | dev_priv->display.crtc_enable = ironlake_crtc_enable; |
14839 | dev_priv->display.crtc_disable = ironlake_crtc_disable; | |
262ca2b0 MR |
14840 | dev_priv->display.update_primary_plane = |
14841 | ironlake_update_primary_plane; | |
89b667f8 JB |
14842 | } else if (IS_VALLEYVIEW(dev)) { |
14843 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
5724dbd1 DL |
14844 | dev_priv->display.get_initial_plane_config = |
14845 | i9xx_get_initial_plane_config; | |
d6dfee7a | 14846 | dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock; |
89b667f8 JB |
14847 | dev_priv->display.crtc_enable = valleyview_crtc_enable; |
14848 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
262ca2b0 MR |
14849 | dev_priv->display.update_primary_plane = |
14850 | i9xx_update_primary_plane; | |
f564048e | 14851 | } else { |
0e8ffe1b | 14852 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; |
5724dbd1 DL |
14853 | dev_priv->display.get_initial_plane_config = |
14854 | i9xx_get_initial_plane_config; | |
d6dfee7a | 14855 | dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock; |
76e5a89c DV |
14856 | dev_priv->display.crtc_enable = i9xx_crtc_enable; |
14857 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
262ca2b0 MR |
14858 | dev_priv->display.update_primary_plane = |
14859 | i9xx_update_primary_plane; | |
f564048e | 14860 | } |
e70236a8 | 14861 | |
e70236a8 | 14862 | /* Returns the core display clock speed */ |
ef11bdb3 | 14863 | if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) |
1652d19e VS |
14864 | dev_priv->display.get_display_clock_speed = |
14865 | skylake_get_display_clock_speed; | |
acd3f3d3 BP |
14866 | else if (IS_BROXTON(dev)) |
14867 | dev_priv->display.get_display_clock_speed = | |
14868 | broxton_get_display_clock_speed; | |
1652d19e VS |
14869 | else if (IS_BROADWELL(dev)) |
14870 | dev_priv->display.get_display_clock_speed = | |
14871 | broadwell_get_display_clock_speed; | |
14872 | else if (IS_HASWELL(dev)) | |
14873 | dev_priv->display.get_display_clock_speed = | |
14874 | haswell_get_display_clock_speed; | |
14875 | else if (IS_VALLEYVIEW(dev)) | |
25eb05fc JB |
14876 | dev_priv->display.get_display_clock_speed = |
14877 | valleyview_get_display_clock_speed; | |
b37a6434 VS |
14878 | else if (IS_GEN5(dev)) |
14879 | dev_priv->display.get_display_clock_speed = | |
14880 | ilk_get_display_clock_speed; | |
a7c66cd8 | 14881 | else if (IS_I945G(dev) || IS_BROADWATER(dev) || |
34edce2f | 14882 | IS_GEN6(dev) || IS_IVYBRIDGE(dev)) |
e70236a8 JB |
14883 | dev_priv->display.get_display_clock_speed = |
14884 | i945_get_display_clock_speed; | |
34edce2f VS |
14885 | else if (IS_GM45(dev)) |
14886 | dev_priv->display.get_display_clock_speed = | |
14887 | gm45_get_display_clock_speed; | |
14888 | else if (IS_CRESTLINE(dev)) | |
14889 | dev_priv->display.get_display_clock_speed = | |
14890 | i965gm_get_display_clock_speed; | |
14891 | else if (IS_PINEVIEW(dev)) | |
14892 | dev_priv->display.get_display_clock_speed = | |
14893 | pnv_get_display_clock_speed; | |
14894 | else if (IS_G33(dev) || IS_G4X(dev)) | |
14895 | dev_priv->display.get_display_clock_speed = | |
14896 | g33_get_display_clock_speed; | |
e70236a8 JB |
14897 | else if (IS_I915G(dev)) |
14898 | dev_priv->display.get_display_clock_speed = | |
14899 | i915_get_display_clock_speed; | |
257a7ffc | 14900 | else if (IS_I945GM(dev) || IS_845G(dev)) |
e70236a8 JB |
14901 | dev_priv->display.get_display_clock_speed = |
14902 | i9xx_misc_get_display_clock_speed; | |
14903 | else if (IS_I915GM(dev)) | |
14904 | dev_priv->display.get_display_clock_speed = | |
14905 | i915gm_get_display_clock_speed; | |
14906 | else if (IS_I865G(dev)) | |
14907 | dev_priv->display.get_display_clock_speed = | |
14908 | i865_get_display_clock_speed; | |
f0f8a9ce | 14909 | else if (IS_I85X(dev)) |
e70236a8 | 14910 | dev_priv->display.get_display_clock_speed = |
1b1d2716 | 14911 | i85x_get_display_clock_speed; |
623e01e5 VS |
14912 | else { /* 830 */ |
14913 | WARN(!IS_I830(dev), "Unknown platform. Assuming 133 MHz CDCLK\n"); | |
e70236a8 JB |
14914 | dev_priv->display.get_display_clock_speed = |
14915 | i830_get_display_clock_speed; | |
623e01e5 | 14916 | } |
e70236a8 | 14917 | |
7c10a2b5 | 14918 | if (IS_GEN5(dev)) { |
3bb11b53 | 14919 | dev_priv->display.fdi_link_train = ironlake_fdi_link_train; |
3bb11b53 SJ |
14920 | } else if (IS_GEN6(dev)) { |
14921 | dev_priv->display.fdi_link_train = gen6_fdi_link_train; | |
3bb11b53 SJ |
14922 | } else if (IS_IVYBRIDGE(dev)) { |
14923 | /* FIXME: detect B0+ stepping and use auto training */ | |
14924 | dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train; | |
059b2fe9 | 14925 | } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
3bb11b53 | 14926 | dev_priv->display.fdi_link_train = hsw_fdi_link_train; |
27c329ed ML |
14927 | if (IS_BROADWELL(dev)) { |
14928 | dev_priv->display.modeset_commit_cdclk = | |
14929 | broadwell_modeset_commit_cdclk; | |
14930 | dev_priv->display.modeset_calc_cdclk = | |
14931 | broadwell_modeset_calc_cdclk; | |
14932 | } | |
30a970c6 | 14933 | } else if (IS_VALLEYVIEW(dev)) { |
27c329ed ML |
14934 | dev_priv->display.modeset_commit_cdclk = |
14935 | valleyview_modeset_commit_cdclk; | |
14936 | dev_priv->display.modeset_calc_cdclk = | |
14937 | valleyview_modeset_calc_cdclk; | |
f8437dd1 | 14938 | } else if (IS_BROXTON(dev)) { |
27c329ed ML |
14939 | dev_priv->display.modeset_commit_cdclk = |
14940 | broxton_modeset_commit_cdclk; | |
14941 | dev_priv->display.modeset_calc_cdclk = | |
14942 | broxton_modeset_calc_cdclk; | |
e70236a8 | 14943 | } |
8c9f3aaf | 14944 | |
8c9f3aaf JB |
14945 | switch (INTEL_INFO(dev)->gen) { |
14946 | case 2: | |
14947 | dev_priv->display.queue_flip = intel_gen2_queue_flip; | |
14948 | break; | |
14949 | ||
14950 | case 3: | |
14951 | dev_priv->display.queue_flip = intel_gen3_queue_flip; | |
14952 | break; | |
14953 | ||
14954 | case 4: | |
14955 | case 5: | |
14956 | dev_priv->display.queue_flip = intel_gen4_queue_flip; | |
14957 | break; | |
14958 | ||
14959 | case 6: | |
14960 | dev_priv->display.queue_flip = intel_gen6_queue_flip; | |
14961 | break; | |
7c9017e5 | 14962 | case 7: |
4e0bbc31 | 14963 | case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */ |
7c9017e5 JB |
14964 | dev_priv->display.queue_flip = intel_gen7_queue_flip; |
14965 | break; | |
830c81db | 14966 | case 9: |
ba343e02 TU |
14967 | /* Drop through - unsupported since execlist only. */ |
14968 | default: | |
14969 | /* Default just returns -ENODEV to indicate unsupported */ | |
14970 | dev_priv->display.queue_flip = intel_default_queue_flip; | |
8c9f3aaf | 14971 | } |
7bd688cd | 14972 | |
e39b999a | 14973 | mutex_init(&dev_priv->pps_mutex); |
e70236a8 JB |
14974 | } |
14975 | ||
b690e96c JB |
14976 | /* |
14977 | * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend, | |
14978 | * resume, or other times. This quirk makes sure that's the case for | |
14979 | * affected systems. | |
14980 | */ | |
0206e353 | 14981 | static void quirk_pipea_force(struct drm_device *dev) |
b690e96c JB |
14982 | { |
14983 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14984 | ||
14985 | dev_priv->quirks |= QUIRK_PIPEA_FORCE; | |
bc0daf48 | 14986 | DRM_INFO("applying pipe a force quirk\n"); |
b690e96c JB |
14987 | } |
14988 | ||
b6b5d049 VS |
14989 | static void quirk_pipeb_force(struct drm_device *dev) |
14990 | { | |
14991 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14992 | ||
14993 | dev_priv->quirks |= QUIRK_PIPEB_FORCE; | |
14994 | DRM_INFO("applying pipe b force quirk\n"); | |
14995 | } | |
14996 | ||
435793df KP |
14997 | /* |
14998 | * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason | |
14999 | */ | |
15000 | static void quirk_ssc_force_disable(struct drm_device *dev) | |
15001 | { | |
15002 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15003 | dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE; | |
bc0daf48 | 15004 | DRM_INFO("applying lvds SSC disable quirk\n"); |
435793df KP |
15005 | } |
15006 | ||
4dca20ef | 15007 | /* |
5a15ab5b CE |
15008 | * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight |
15009 | * brightness value | |
4dca20ef CE |
15010 | */ |
15011 | static void quirk_invert_brightness(struct drm_device *dev) | |
15012 | { | |
15013 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15014 | dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS; | |
bc0daf48 | 15015 | DRM_INFO("applying inverted panel brightness quirk\n"); |
435793df KP |
15016 | } |
15017 | ||
9c72cc6f SD |
15018 | /* Some VBT's incorrectly indicate no backlight is present */ |
15019 | static void quirk_backlight_present(struct drm_device *dev) | |
15020 | { | |
15021 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15022 | dev_priv->quirks |= QUIRK_BACKLIGHT_PRESENT; | |
15023 | DRM_INFO("applying backlight present quirk\n"); | |
15024 | } | |
15025 | ||
b690e96c JB |
15026 | struct intel_quirk { |
15027 | int device; | |
15028 | int subsystem_vendor; | |
15029 | int subsystem_device; | |
15030 | void (*hook)(struct drm_device *dev); | |
15031 | }; | |
15032 | ||
5f85f176 EE |
15033 | /* For systems that don't have a meaningful PCI subdevice/subvendor ID */ |
15034 | struct intel_dmi_quirk { | |
15035 | void (*hook)(struct drm_device *dev); | |
15036 | const struct dmi_system_id (*dmi_id_list)[]; | |
15037 | }; | |
15038 | ||
15039 | static int intel_dmi_reverse_brightness(const struct dmi_system_id *id) | |
15040 | { | |
15041 | DRM_INFO("Backlight polarity reversed on %s\n", id->ident); | |
15042 | return 1; | |
15043 | } | |
15044 | ||
15045 | static const struct intel_dmi_quirk intel_dmi_quirks[] = { | |
15046 | { | |
15047 | .dmi_id_list = &(const struct dmi_system_id[]) { | |
15048 | { | |
15049 | .callback = intel_dmi_reverse_brightness, | |
15050 | .ident = "NCR Corporation", | |
15051 | .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"), | |
15052 | DMI_MATCH(DMI_PRODUCT_NAME, ""), | |
15053 | }, | |
15054 | }, | |
15055 | { } /* terminating entry */ | |
15056 | }, | |
15057 | .hook = quirk_invert_brightness, | |
15058 | }, | |
15059 | }; | |
15060 | ||
c43b5634 | 15061 | static struct intel_quirk intel_quirks[] = { |
b690e96c JB |
15062 | /* Toshiba Protege R-205, S-209 needs pipe A force quirk */ |
15063 | { 0x2592, 0x1179, 0x0001, quirk_pipea_force }, | |
15064 | ||
b690e96c JB |
15065 | /* ThinkPad T60 needs pipe A force quirk (bug #16494) */ |
15066 | { 0x2782, 0x17aa, 0x201a, quirk_pipea_force }, | |
15067 | ||
5f080c0f VS |
15068 | /* 830 needs to leave pipe A & dpll A up */ |
15069 | { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force }, | |
15070 | ||
b6b5d049 VS |
15071 | /* 830 needs to leave pipe B & dpll B up */ |
15072 | { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipeb_force }, | |
15073 | ||
435793df KP |
15074 | /* Lenovo U160 cannot use SSC on LVDS */ |
15075 | { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable }, | |
070d329a MAS |
15076 | |
15077 | /* Sony Vaio Y cannot use SSC on LVDS */ | |
15078 | { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable }, | |
5a15ab5b | 15079 | |
be505f64 AH |
15080 | /* Acer Aspire 5734Z must invert backlight brightness */ |
15081 | { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness }, | |
15082 | ||
15083 | /* Acer/eMachines G725 */ | |
15084 | { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness }, | |
15085 | ||
15086 | /* Acer/eMachines e725 */ | |
15087 | { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness }, | |
15088 | ||
15089 | /* Acer/Packard Bell NCL20 */ | |
15090 | { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness }, | |
15091 | ||
15092 | /* Acer Aspire 4736Z */ | |
15093 | { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness }, | |
0f540c3a JN |
15094 | |
15095 | /* Acer Aspire 5336 */ | |
15096 | { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness }, | |
2e93a1aa SD |
15097 | |
15098 | /* Acer C720 and C720P Chromebooks (Celeron 2955U) have backlights */ | |
15099 | { 0x0a06, 0x1025, 0x0a11, quirk_backlight_present }, | |
d4967d8c | 15100 | |
dfb3d47b SD |
15101 | /* Acer C720 Chromebook (Core i3 4005U) */ |
15102 | { 0x0a16, 0x1025, 0x0a11, quirk_backlight_present }, | |
15103 | ||
b2a9601c | 15104 | /* Apple Macbook 2,1 (Core 2 T7400) */ |
15105 | { 0x27a2, 0x8086, 0x7270, quirk_backlight_present }, | |
15106 | ||
1b9448b0 JN |
15107 | /* Apple Macbook 4,1 */ |
15108 | { 0x2a02, 0x106b, 0x00a1, quirk_backlight_present }, | |
15109 | ||
d4967d8c SD |
15110 | /* Toshiba CB35 Chromebook (Celeron 2955U) */ |
15111 | { 0x0a06, 0x1179, 0x0a88, quirk_backlight_present }, | |
724cb06f SD |
15112 | |
15113 | /* HP Chromebook 14 (Celeron 2955U) */ | |
15114 | { 0x0a06, 0x103c, 0x21ed, quirk_backlight_present }, | |
cf6f0af9 JN |
15115 | |
15116 | /* Dell Chromebook 11 */ | |
15117 | { 0x0a06, 0x1028, 0x0a35, quirk_backlight_present }, | |
9be64eee JN |
15118 | |
15119 | /* Dell Chromebook 11 (2015 version) */ | |
15120 | { 0x0a16, 0x1028, 0x0a35, quirk_backlight_present }, | |
b690e96c JB |
15121 | }; |
15122 | ||
15123 | static void intel_init_quirks(struct drm_device *dev) | |
15124 | { | |
15125 | struct pci_dev *d = dev->pdev; | |
15126 | int i; | |
15127 | ||
15128 | for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) { | |
15129 | struct intel_quirk *q = &intel_quirks[i]; | |
15130 | ||
15131 | if (d->device == q->device && | |
15132 | (d->subsystem_vendor == q->subsystem_vendor || | |
15133 | q->subsystem_vendor == PCI_ANY_ID) && | |
15134 | (d->subsystem_device == q->subsystem_device || | |
15135 | q->subsystem_device == PCI_ANY_ID)) | |
15136 | q->hook(dev); | |
15137 | } | |
5f85f176 EE |
15138 | for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) { |
15139 | if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0) | |
15140 | intel_dmi_quirks[i].hook(dev); | |
15141 | } | |
b690e96c JB |
15142 | } |
15143 | ||
9cce37f4 JB |
15144 | /* Disable the VGA plane that we never use */ |
15145 | static void i915_disable_vga(struct drm_device *dev) | |
15146 | { | |
15147 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15148 | u8 sr1; | |
f0f59a00 | 15149 | i915_reg_t vga_reg = i915_vgacntrl_reg(dev); |
9cce37f4 | 15150 | |
2b37c616 | 15151 | /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */ |
9cce37f4 | 15152 | vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO); |
3fdcf431 | 15153 | outb(SR01, VGA_SR_INDEX); |
9cce37f4 JB |
15154 | sr1 = inb(VGA_SR_DATA); |
15155 | outb(sr1 | 1<<5, VGA_SR_DATA); | |
15156 | vga_put(dev->pdev, VGA_RSRC_LEGACY_IO); | |
15157 | udelay(300); | |
15158 | ||
01f5a626 | 15159 | I915_WRITE(vga_reg, VGA_DISP_DISABLE); |
9cce37f4 JB |
15160 | POSTING_READ(vga_reg); |
15161 | } | |
15162 | ||
f817586c DV |
15163 | void intel_modeset_init_hw(struct drm_device *dev) |
15164 | { | |
b6283055 | 15165 | intel_update_cdclk(dev); |
a8f78b58 | 15166 | intel_prepare_ddi(dev); |
f817586c | 15167 | intel_init_clock_gating(dev); |
8090c6b9 | 15168 | intel_enable_gt_powersave(dev); |
f817586c DV |
15169 | } |
15170 | ||
79e53945 JB |
15171 | void intel_modeset_init(struct drm_device *dev) |
15172 | { | |
652c393a | 15173 | struct drm_i915_private *dev_priv = dev->dev_private; |
1fe47785 | 15174 | int sprite, ret; |
8cc87b75 | 15175 | enum pipe pipe; |
46f297fb | 15176 | struct intel_crtc *crtc; |
79e53945 JB |
15177 | |
15178 | drm_mode_config_init(dev); | |
15179 | ||
15180 | dev->mode_config.min_width = 0; | |
15181 | dev->mode_config.min_height = 0; | |
15182 | ||
019d96cb DA |
15183 | dev->mode_config.preferred_depth = 24; |
15184 | dev->mode_config.prefer_shadow = 1; | |
15185 | ||
25bab385 TU |
15186 | dev->mode_config.allow_fb_modifiers = true; |
15187 | ||
e6ecefaa | 15188 | dev->mode_config.funcs = &intel_mode_funcs; |
79e53945 | 15189 | |
b690e96c JB |
15190 | intel_init_quirks(dev); |
15191 | ||
1fa61106 ED |
15192 | intel_init_pm(dev); |
15193 | ||
e3c74757 BW |
15194 | if (INTEL_INFO(dev)->num_pipes == 0) |
15195 | return; | |
15196 | ||
69f92f67 LW |
15197 | /* |
15198 | * There may be no VBT; and if the BIOS enabled SSC we can | |
15199 | * just keep using it to avoid unnecessary flicker. Whereas if the | |
15200 | * BIOS isn't using it, don't assume it will work even if the VBT | |
15201 | * indicates as much. | |
15202 | */ | |
15203 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) { | |
15204 | bool bios_lvds_use_ssc = !!(I915_READ(PCH_DREF_CONTROL) & | |
15205 | DREF_SSC1_ENABLE); | |
15206 | ||
15207 | if (dev_priv->vbt.lvds_use_ssc != bios_lvds_use_ssc) { | |
15208 | DRM_DEBUG_KMS("SSC %sabled by BIOS, overriding VBT which says %sabled\n", | |
15209 | bios_lvds_use_ssc ? "en" : "dis", | |
15210 | dev_priv->vbt.lvds_use_ssc ? "en" : "dis"); | |
15211 | dev_priv->vbt.lvds_use_ssc = bios_lvds_use_ssc; | |
15212 | } | |
15213 | } | |
15214 | ||
e70236a8 | 15215 | intel_init_display(dev); |
7c10a2b5 | 15216 | intel_init_audio(dev); |
e70236a8 | 15217 | |
a6c45cf0 CW |
15218 | if (IS_GEN2(dev)) { |
15219 | dev->mode_config.max_width = 2048; | |
15220 | dev->mode_config.max_height = 2048; | |
15221 | } else if (IS_GEN3(dev)) { | |
5e4d6fa7 KP |
15222 | dev->mode_config.max_width = 4096; |
15223 | dev->mode_config.max_height = 4096; | |
79e53945 | 15224 | } else { |
a6c45cf0 CW |
15225 | dev->mode_config.max_width = 8192; |
15226 | dev->mode_config.max_height = 8192; | |
79e53945 | 15227 | } |
068be561 | 15228 | |
dc41c154 VS |
15229 | if (IS_845G(dev) || IS_I865G(dev)) { |
15230 | dev->mode_config.cursor_width = IS_845G(dev) ? 64 : 512; | |
15231 | dev->mode_config.cursor_height = 1023; | |
15232 | } else if (IS_GEN2(dev)) { | |
068be561 DL |
15233 | dev->mode_config.cursor_width = GEN2_CURSOR_WIDTH; |
15234 | dev->mode_config.cursor_height = GEN2_CURSOR_HEIGHT; | |
15235 | } else { | |
15236 | dev->mode_config.cursor_width = MAX_CURSOR_WIDTH; | |
15237 | dev->mode_config.cursor_height = MAX_CURSOR_HEIGHT; | |
15238 | } | |
15239 | ||
5d4545ae | 15240 | dev->mode_config.fb_base = dev_priv->gtt.mappable_base; |
79e53945 | 15241 | |
28c97730 | 15242 | DRM_DEBUG_KMS("%d display pipe%s available.\n", |
7eb552ae BW |
15243 | INTEL_INFO(dev)->num_pipes, |
15244 | INTEL_INFO(dev)->num_pipes > 1 ? "s" : ""); | |
79e53945 | 15245 | |
055e393f | 15246 | for_each_pipe(dev_priv, pipe) { |
8cc87b75 | 15247 | intel_crtc_init(dev, pipe); |
3bdcfc0c | 15248 | for_each_sprite(dev_priv, pipe, sprite) { |
1fe47785 | 15249 | ret = intel_plane_init(dev, pipe, sprite); |
7f1f3851 | 15250 | if (ret) |
06da8da2 | 15251 | DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n", |
1fe47785 | 15252 | pipe_name(pipe), sprite_name(pipe, sprite), ret); |
7f1f3851 | 15253 | } |
79e53945 JB |
15254 | } |
15255 | ||
bfa7df01 VS |
15256 | intel_update_czclk(dev_priv); |
15257 | intel_update_cdclk(dev); | |
15258 | ||
e72f9fbf | 15259 | intel_shared_dpll_init(dev); |
ee7b9f93 | 15260 | |
9cce37f4 JB |
15261 | /* Just disable it once at startup */ |
15262 | i915_disable_vga(dev); | |
79e53945 | 15263 | intel_setup_outputs(dev); |
11be49eb | 15264 | |
6e9f798d | 15265 | drm_modeset_lock_all(dev); |
043e9bda | 15266 | intel_modeset_setup_hw_state(dev); |
6e9f798d | 15267 | drm_modeset_unlock_all(dev); |
46f297fb | 15268 | |
d3fcc808 | 15269 | for_each_intel_crtc(dev, crtc) { |
eeebeac5 ML |
15270 | struct intel_initial_plane_config plane_config = {}; |
15271 | ||
46f297fb JB |
15272 | if (!crtc->active) |
15273 | continue; | |
15274 | ||
46f297fb | 15275 | /* |
46f297fb JB |
15276 | * Note that reserving the BIOS fb up front prevents us |
15277 | * from stuffing other stolen allocations like the ring | |
15278 | * on top. This prevents some ugliness at boot time, and | |
15279 | * can even allow for smooth boot transitions if the BIOS | |
15280 | * fb is large enough for the active pipe configuration. | |
15281 | */ | |
eeebeac5 ML |
15282 | dev_priv->display.get_initial_plane_config(crtc, |
15283 | &plane_config); | |
15284 | ||
15285 | /* | |
15286 | * If the fb is shared between multiple heads, we'll | |
15287 | * just get the first one. | |
15288 | */ | |
15289 | intel_find_initial_plane_obj(crtc, &plane_config); | |
46f297fb | 15290 | } |
2c7111db CW |
15291 | } |
15292 | ||
7fad798e DV |
15293 | static void intel_enable_pipe_a(struct drm_device *dev) |
15294 | { | |
15295 | struct intel_connector *connector; | |
15296 | struct drm_connector *crt = NULL; | |
15297 | struct intel_load_detect_pipe load_detect_temp; | |
208bf9fd | 15298 | struct drm_modeset_acquire_ctx *ctx = dev->mode_config.acquire_ctx; |
7fad798e DV |
15299 | |
15300 | /* We can't just switch on the pipe A, we need to set things up with a | |
15301 | * proper mode and output configuration. As a gross hack, enable pipe A | |
15302 | * by enabling the load detect pipe once. */ | |
3a3371ff | 15303 | for_each_intel_connector(dev, connector) { |
7fad798e DV |
15304 | if (connector->encoder->type == INTEL_OUTPUT_ANALOG) { |
15305 | crt = &connector->base; | |
15306 | break; | |
15307 | } | |
15308 | } | |
15309 | ||
15310 | if (!crt) | |
15311 | return; | |
15312 | ||
208bf9fd | 15313 | if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp, ctx)) |
49172fee | 15314 | intel_release_load_detect_pipe(crt, &load_detect_temp, ctx); |
7fad798e DV |
15315 | } |
15316 | ||
fa555837 DV |
15317 | static bool |
15318 | intel_check_plane_mapping(struct intel_crtc *crtc) | |
15319 | { | |
7eb552ae BW |
15320 | struct drm_device *dev = crtc->base.dev; |
15321 | struct drm_i915_private *dev_priv = dev->dev_private; | |
649636ef | 15322 | u32 val; |
fa555837 | 15323 | |
7eb552ae | 15324 | if (INTEL_INFO(dev)->num_pipes == 1) |
fa555837 DV |
15325 | return true; |
15326 | ||
649636ef | 15327 | val = I915_READ(DSPCNTR(!crtc->plane)); |
fa555837 DV |
15328 | |
15329 | if ((val & DISPLAY_PLANE_ENABLE) && | |
15330 | (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe)) | |
15331 | return false; | |
15332 | ||
15333 | return true; | |
15334 | } | |
15335 | ||
02e93c35 VS |
15336 | static bool intel_crtc_has_encoders(struct intel_crtc *crtc) |
15337 | { | |
15338 | struct drm_device *dev = crtc->base.dev; | |
15339 | struct intel_encoder *encoder; | |
15340 | ||
15341 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) | |
15342 | return true; | |
15343 | ||
15344 | return false; | |
15345 | } | |
15346 | ||
24929352 DV |
15347 | static void intel_sanitize_crtc(struct intel_crtc *crtc) |
15348 | { | |
15349 | struct drm_device *dev = crtc->base.dev; | |
15350 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 15351 | i915_reg_t reg = PIPECONF(crtc->config->cpu_transcoder); |
24929352 | 15352 | |
24929352 | 15353 | /* Clear any frame start delays used for debugging left by the BIOS */ |
24929352 DV |
15354 | I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK); |
15355 | ||
d3eaf884 | 15356 | /* restore vblank interrupts to correct state */ |
9625604c | 15357 | drm_crtc_vblank_reset(&crtc->base); |
d297e103 | 15358 | if (crtc->active) { |
f9cd7b88 VS |
15359 | struct intel_plane *plane; |
15360 | ||
9625604c | 15361 | drm_crtc_vblank_on(&crtc->base); |
f9cd7b88 VS |
15362 | |
15363 | /* Disable everything but the primary plane */ | |
15364 | for_each_intel_plane_on_crtc(dev, crtc, plane) { | |
15365 | if (plane->base.type == DRM_PLANE_TYPE_PRIMARY) | |
15366 | continue; | |
15367 | ||
15368 | plane->disable_plane(&plane->base, &crtc->base); | |
15369 | } | |
9625604c | 15370 | } |
d3eaf884 | 15371 | |
24929352 | 15372 | /* We need to sanitize the plane -> pipe mapping first because this will |
fa555837 DV |
15373 | * disable the crtc (and hence change the state) if it is wrong. Note |
15374 | * that gen4+ has a fixed plane -> pipe mapping. */ | |
15375 | if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) { | |
24929352 DV |
15376 | bool plane; |
15377 | ||
24929352 DV |
15378 | DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n", |
15379 | crtc->base.base.id); | |
15380 | ||
15381 | /* Pipe has the wrong plane attached and the plane is active. | |
15382 | * Temporarily change the plane mapping and disable everything | |
15383 | * ... */ | |
15384 | plane = crtc->plane; | |
b70709a6 | 15385 | to_intel_plane_state(crtc->base.primary->state)->visible = true; |
24929352 | 15386 | crtc->plane = !plane; |
b17d48e2 | 15387 | intel_crtc_disable_noatomic(&crtc->base); |
24929352 | 15388 | crtc->plane = plane; |
24929352 | 15389 | } |
24929352 | 15390 | |
7fad798e DV |
15391 | if (dev_priv->quirks & QUIRK_PIPEA_FORCE && |
15392 | crtc->pipe == PIPE_A && !crtc->active) { | |
15393 | /* BIOS forgot to enable pipe A, this mostly happens after | |
15394 | * resume. Force-enable the pipe to fix this, the update_dpms | |
15395 | * call below we restore the pipe to the right state, but leave | |
15396 | * the required bits on. */ | |
15397 | intel_enable_pipe_a(dev); | |
15398 | } | |
15399 | ||
24929352 DV |
15400 | /* Adjust the state of the output pipe according to whether we |
15401 | * have active connectors/encoders. */ | |
02e93c35 | 15402 | if (!intel_crtc_has_encoders(crtc)) |
b17d48e2 | 15403 | intel_crtc_disable_noatomic(&crtc->base); |
24929352 | 15404 | |
53d9f4e9 | 15405 | if (crtc->active != crtc->base.state->active) { |
02e93c35 | 15406 | struct intel_encoder *encoder; |
24929352 DV |
15407 | |
15408 | /* This can happen either due to bugs in the get_hw_state | |
b17d48e2 ML |
15409 | * functions or because of calls to intel_crtc_disable_noatomic, |
15410 | * or because the pipe is force-enabled due to the | |
24929352 DV |
15411 | * pipe A quirk. */ |
15412 | DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n", | |
15413 | crtc->base.base.id, | |
83d65738 | 15414 | crtc->base.state->enable ? "enabled" : "disabled", |
24929352 DV |
15415 | crtc->active ? "enabled" : "disabled"); |
15416 | ||
4be40c98 | 15417 | WARN_ON(drm_atomic_set_mode_for_crtc(crtc->base.state, NULL) < 0); |
49d6fa21 | 15418 | crtc->base.state->active = crtc->active; |
24929352 DV |
15419 | crtc->base.enabled = crtc->active; |
15420 | ||
15421 | /* Because we only establish the connector -> encoder -> | |
15422 | * crtc links if something is active, this means the | |
15423 | * crtc is now deactivated. Break the links. connector | |
15424 | * -> encoder links are only establish when things are | |
15425 | * actually up, hence no need to break them. */ | |
15426 | WARN_ON(crtc->active); | |
15427 | ||
2d406bb0 | 15428 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) |
24929352 | 15429 | encoder->base.crtc = NULL; |
24929352 | 15430 | } |
c5ab3bc0 | 15431 | |
a3ed6aad | 15432 | if (crtc->active || HAS_GMCH_DISPLAY(dev)) { |
4cc31489 DV |
15433 | /* |
15434 | * We start out with underrun reporting disabled to avoid races. | |
15435 | * For correct bookkeeping mark this on active crtcs. | |
15436 | * | |
c5ab3bc0 DV |
15437 | * Also on gmch platforms we dont have any hardware bits to |
15438 | * disable the underrun reporting. Which means we need to start | |
15439 | * out with underrun reporting disabled also on inactive pipes, | |
15440 | * since otherwise we'll complain about the garbage we read when | |
15441 | * e.g. coming up after runtime pm. | |
15442 | * | |
4cc31489 DV |
15443 | * No protection against concurrent access is required - at |
15444 | * worst a fifo underrun happens which also sets this to false. | |
15445 | */ | |
15446 | crtc->cpu_fifo_underrun_disabled = true; | |
15447 | crtc->pch_fifo_underrun_disabled = true; | |
15448 | } | |
24929352 DV |
15449 | } |
15450 | ||
15451 | static void intel_sanitize_encoder(struct intel_encoder *encoder) | |
15452 | { | |
15453 | struct intel_connector *connector; | |
15454 | struct drm_device *dev = encoder->base.dev; | |
873ffe69 | 15455 | bool active = false; |
24929352 DV |
15456 | |
15457 | /* We need to check both for a crtc link (meaning that the | |
15458 | * encoder is active and trying to read from a pipe) and the | |
15459 | * pipe itself being active. */ | |
15460 | bool has_active_crtc = encoder->base.crtc && | |
15461 | to_intel_crtc(encoder->base.crtc)->active; | |
15462 | ||
873ffe69 ML |
15463 | for_each_intel_connector(dev, connector) { |
15464 | if (connector->base.encoder != &encoder->base) | |
15465 | continue; | |
15466 | ||
15467 | active = true; | |
15468 | break; | |
15469 | } | |
15470 | ||
15471 | if (active && !has_active_crtc) { | |
24929352 DV |
15472 | DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n", |
15473 | encoder->base.base.id, | |
8e329a03 | 15474 | encoder->base.name); |
24929352 DV |
15475 | |
15476 | /* Connector is active, but has no active pipe. This is | |
15477 | * fallout from our resume register restoring. Disable | |
15478 | * the encoder manually again. */ | |
15479 | if (encoder->base.crtc) { | |
15480 | DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n", | |
15481 | encoder->base.base.id, | |
8e329a03 | 15482 | encoder->base.name); |
24929352 | 15483 | encoder->disable(encoder); |
a62d1497 VS |
15484 | if (encoder->post_disable) |
15485 | encoder->post_disable(encoder); | |
24929352 | 15486 | } |
7f1950fb | 15487 | encoder->base.crtc = NULL; |
24929352 DV |
15488 | |
15489 | /* Inconsistent output/port/pipe state happens presumably due to | |
15490 | * a bug in one of the get_hw_state functions. Or someplace else | |
15491 | * in our code, like the register restore mess on resume. Clamp | |
15492 | * things to off as a safer default. */ | |
3a3371ff | 15493 | for_each_intel_connector(dev, connector) { |
24929352 DV |
15494 | if (connector->encoder != encoder) |
15495 | continue; | |
7f1950fb EE |
15496 | connector->base.dpms = DRM_MODE_DPMS_OFF; |
15497 | connector->base.encoder = NULL; | |
24929352 DV |
15498 | } |
15499 | } | |
15500 | /* Enabled encoders without active connectors will be fixed in | |
15501 | * the crtc fixup. */ | |
15502 | } | |
15503 | ||
04098753 | 15504 | void i915_redisable_vga_power_on(struct drm_device *dev) |
0fde901f KM |
15505 | { |
15506 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 15507 | i915_reg_t vga_reg = i915_vgacntrl_reg(dev); |
0fde901f | 15508 | |
04098753 ID |
15509 | if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) { |
15510 | DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n"); | |
15511 | i915_disable_vga(dev); | |
15512 | } | |
15513 | } | |
15514 | ||
15515 | void i915_redisable_vga(struct drm_device *dev) | |
15516 | { | |
15517 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15518 | ||
8dc8a27c PZ |
15519 | /* This function can be called both from intel_modeset_setup_hw_state or |
15520 | * at a very early point in our resume sequence, where the power well | |
15521 | * structures are not yet restored. Since this function is at a very | |
15522 | * paranoid "someone might have enabled VGA while we were not looking" | |
15523 | * level, just check if the power well is enabled instead of trying to | |
15524 | * follow the "don't touch the power well if we don't need it" policy | |
15525 | * the rest of the driver uses. */ | |
f458ebbc | 15526 | if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_VGA)) |
8dc8a27c PZ |
15527 | return; |
15528 | ||
04098753 | 15529 | i915_redisable_vga_power_on(dev); |
0fde901f KM |
15530 | } |
15531 | ||
f9cd7b88 | 15532 | static bool primary_get_hw_state(struct intel_plane *plane) |
98ec7739 | 15533 | { |
f9cd7b88 | 15534 | struct drm_i915_private *dev_priv = to_i915(plane->base.dev); |
98ec7739 | 15535 | |
f9cd7b88 | 15536 | return I915_READ(DSPCNTR(plane->plane)) & DISPLAY_PLANE_ENABLE; |
d032ffa0 ML |
15537 | } |
15538 | ||
f9cd7b88 VS |
15539 | /* FIXME read out full plane state for all planes */ |
15540 | static void readout_plane_state(struct intel_crtc *crtc) | |
d032ffa0 | 15541 | { |
b26d3ea3 | 15542 | struct drm_plane *primary = crtc->base.primary; |
f9cd7b88 | 15543 | struct intel_plane_state *plane_state = |
b26d3ea3 | 15544 | to_intel_plane_state(primary->state); |
d032ffa0 | 15545 | |
19b8d387 | 15546 | plane_state->visible = crtc->active && |
b26d3ea3 ML |
15547 | primary_get_hw_state(to_intel_plane(primary)); |
15548 | ||
15549 | if (plane_state->visible) | |
15550 | crtc->base.state->plane_mask |= 1 << drm_plane_index(primary); | |
98ec7739 VS |
15551 | } |
15552 | ||
30e984df | 15553 | static void intel_modeset_readout_hw_state(struct drm_device *dev) |
24929352 DV |
15554 | { |
15555 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15556 | enum pipe pipe; | |
24929352 DV |
15557 | struct intel_crtc *crtc; |
15558 | struct intel_encoder *encoder; | |
15559 | struct intel_connector *connector; | |
5358901f | 15560 | int i; |
24929352 | 15561 | |
d3fcc808 | 15562 | for_each_intel_crtc(dev, crtc) { |
b06f8b0d | 15563 | __drm_atomic_helper_crtc_destroy_state(&crtc->base, crtc->base.state); |
6e3c9717 | 15564 | memset(crtc->config, 0, sizeof(*crtc->config)); |
f7217905 | 15565 | crtc->config->base.crtc = &crtc->base; |
3b117c8f | 15566 | |
0e8ffe1b | 15567 | crtc->active = dev_priv->display.get_pipe_config(crtc, |
6e3c9717 | 15568 | crtc->config); |
24929352 | 15569 | |
49d6fa21 | 15570 | crtc->base.state->active = crtc->active; |
24929352 | 15571 | crtc->base.enabled = crtc->active; |
b70709a6 | 15572 | |
f9cd7b88 | 15573 | readout_plane_state(crtc); |
24929352 DV |
15574 | |
15575 | DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n", | |
15576 | crtc->base.base.id, | |
15577 | crtc->active ? "enabled" : "disabled"); | |
15578 | } | |
15579 | ||
5358901f DV |
15580 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
15581 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
15582 | ||
3e369b76 ACO |
15583 | pll->on = pll->get_hw_state(dev_priv, pll, |
15584 | &pll->config.hw_state); | |
5358901f | 15585 | pll->active = 0; |
3e369b76 | 15586 | pll->config.crtc_mask = 0; |
d3fcc808 | 15587 | for_each_intel_crtc(dev, crtc) { |
1e6f2ddc | 15588 | if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) { |
5358901f | 15589 | pll->active++; |
3e369b76 | 15590 | pll->config.crtc_mask |= 1 << crtc->pipe; |
1e6f2ddc | 15591 | } |
5358901f | 15592 | } |
5358901f | 15593 | |
1e6f2ddc | 15594 | DRM_DEBUG_KMS("%s hw state readout: crtc_mask 0x%08x, on %i\n", |
3e369b76 | 15595 | pll->name, pll->config.crtc_mask, pll->on); |
bd2bb1b9 | 15596 | |
3e369b76 | 15597 | if (pll->config.crtc_mask) |
bd2bb1b9 | 15598 | intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS); |
5358901f DV |
15599 | } |
15600 | ||
b2784e15 | 15601 | for_each_intel_encoder(dev, encoder) { |
24929352 DV |
15602 | pipe = 0; |
15603 | ||
15604 | if (encoder->get_hw_state(encoder, &pipe)) { | |
045ac3b5 JB |
15605 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); |
15606 | encoder->base.crtc = &crtc->base; | |
6e3c9717 | 15607 | encoder->get_config(encoder, crtc->config); |
24929352 DV |
15608 | } else { |
15609 | encoder->base.crtc = NULL; | |
15610 | } | |
15611 | ||
6f2bcceb | 15612 | DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n", |
24929352 | 15613 | encoder->base.base.id, |
8e329a03 | 15614 | encoder->base.name, |
24929352 | 15615 | encoder->base.crtc ? "enabled" : "disabled", |
6f2bcceb | 15616 | pipe_name(pipe)); |
24929352 DV |
15617 | } |
15618 | ||
3a3371ff | 15619 | for_each_intel_connector(dev, connector) { |
24929352 DV |
15620 | if (connector->get_hw_state(connector)) { |
15621 | connector->base.dpms = DRM_MODE_DPMS_ON; | |
24929352 DV |
15622 | connector->base.encoder = &connector->encoder->base; |
15623 | } else { | |
15624 | connector->base.dpms = DRM_MODE_DPMS_OFF; | |
15625 | connector->base.encoder = NULL; | |
15626 | } | |
15627 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n", | |
15628 | connector->base.base.id, | |
c23cc417 | 15629 | connector->base.name, |
24929352 DV |
15630 | connector->base.encoder ? "enabled" : "disabled"); |
15631 | } | |
7f4c6284 VS |
15632 | |
15633 | for_each_intel_crtc(dev, crtc) { | |
15634 | crtc->base.hwmode = crtc->config->base.adjusted_mode; | |
15635 | ||
15636 | memset(&crtc->base.mode, 0, sizeof(crtc->base.mode)); | |
15637 | if (crtc->base.state->active) { | |
15638 | intel_mode_from_pipe_config(&crtc->base.mode, crtc->config); | |
15639 | intel_mode_from_pipe_config(&crtc->base.state->adjusted_mode, crtc->config); | |
15640 | WARN_ON(drm_atomic_set_mode_for_crtc(crtc->base.state, &crtc->base.mode)); | |
15641 | ||
15642 | /* | |
15643 | * The initial mode needs to be set in order to keep | |
15644 | * the atomic core happy. It wants a valid mode if the | |
15645 | * crtc's enabled, so we do the above call. | |
15646 | * | |
15647 | * At this point some state updated by the connectors | |
15648 | * in their ->detect() callback has not run yet, so | |
15649 | * no recalculation can be done yet. | |
15650 | * | |
15651 | * Even if we could do a recalculation and modeset | |
15652 | * right now it would cause a double modeset if | |
15653 | * fbdev or userspace chooses a different initial mode. | |
15654 | * | |
15655 | * If that happens, someone indicated they wanted a | |
15656 | * mode change, which means it's safe to do a full | |
15657 | * recalculation. | |
15658 | */ | |
15659 | crtc->base.state->mode.private_flags = I915_MODE_FLAG_INHERITED; | |
9eca6832 VS |
15660 | |
15661 | drm_calc_timestamping_constants(&crtc->base, &crtc->base.hwmode); | |
15662 | update_scanline_offset(crtc); | |
7f4c6284 VS |
15663 | } |
15664 | } | |
30e984df DV |
15665 | } |
15666 | ||
043e9bda ML |
15667 | /* Scan out the current hw modeset state, |
15668 | * and sanitizes it to the current state | |
15669 | */ | |
15670 | static void | |
15671 | intel_modeset_setup_hw_state(struct drm_device *dev) | |
30e984df DV |
15672 | { |
15673 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15674 | enum pipe pipe; | |
30e984df DV |
15675 | struct intel_crtc *crtc; |
15676 | struct intel_encoder *encoder; | |
35c95375 | 15677 | int i; |
30e984df DV |
15678 | |
15679 | intel_modeset_readout_hw_state(dev); | |
24929352 DV |
15680 | |
15681 | /* HW state is read out, now we need to sanitize this mess. */ | |
b2784e15 | 15682 | for_each_intel_encoder(dev, encoder) { |
24929352 DV |
15683 | intel_sanitize_encoder(encoder); |
15684 | } | |
15685 | ||
055e393f | 15686 | for_each_pipe(dev_priv, pipe) { |
24929352 DV |
15687 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); |
15688 | intel_sanitize_crtc(crtc); | |
6e3c9717 ACO |
15689 | intel_dump_pipe_config(crtc, crtc->config, |
15690 | "[setup_hw_state]"); | |
24929352 | 15691 | } |
9a935856 | 15692 | |
d29b2f9d ACO |
15693 | intel_modeset_update_connector_atomic_state(dev); |
15694 | ||
35c95375 DV |
15695 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
15696 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
15697 | ||
15698 | if (!pll->on || pll->active) | |
15699 | continue; | |
15700 | ||
15701 | DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name); | |
15702 | ||
15703 | pll->disable(dev_priv, pll); | |
15704 | pll->on = false; | |
15705 | } | |
15706 | ||
26e1fe4f | 15707 | if (IS_VALLEYVIEW(dev)) |
6eb1a681 VS |
15708 | vlv_wm_get_hw_state(dev); |
15709 | else if (IS_GEN9(dev)) | |
3078999f PB |
15710 | skl_wm_get_hw_state(dev); |
15711 | else if (HAS_PCH_SPLIT(dev)) | |
243e6a44 | 15712 | ilk_wm_get_hw_state(dev); |
292b990e ML |
15713 | |
15714 | for_each_intel_crtc(dev, crtc) { | |
15715 | unsigned long put_domains; | |
15716 | ||
15717 | put_domains = modeset_get_crtc_power_domains(&crtc->base); | |
15718 | if (WARN_ON(put_domains)) | |
15719 | modeset_put_power_domains(dev_priv, put_domains); | |
15720 | } | |
15721 | intel_display_set_init_power(dev_priv, false); | |
043e9bda | 15722 | } |
7d0bc1ea | 15723 | |
043e9bda ML |
15724 | void intel_display_resume(struct drm_device *dev) |
15725 | { | |
15726 | struct drm_atomic_state *state = drm_atomic_state_alloc(dev); | |
15727 | struct intel_connector *conn; | |
15728 | struct intel_plane *plane; | |
15729 | struct drm_crtc *crtc; | |
15730 | int ret; | |
f30da187 | 15731 | |
043e9bda ML |
15732 | if (!state) |
15733 | return; | |
15734 | ||
15735 | state->acquire_ctx = dev->mode_config.acquire_ctx; | |
15736 | ||
15737 | /* preserve complete old state, including dpll */ | |
15738 | intel_atomic_get_shared_dpll_state(state); | |
15739 | ||
15740 | for_each_crtc(dev, crtc) { | |
15741 | struct drm_crtc_state *crtc_state = | |
15742 | drm_atomic_get_crtc_state(state, crtc); | |
15743 | ||
15744 | ret = PTR_ERR_OR_ZERO(crtc_state); | |
15745 | if (ret) | |
15746 | goto err; | |
15747 | ||
15748 | /* force a restore */ | |
15749 | crtc_state->mode_changed = true; | |
45e2b5f6 | 15750 | } |
8af6cf88 | 15751 | |
043e9bda ML |
15752 | for_each_intel_plane(dev, plane) { |
15753 | ret = PTR_ERR_OR_ZERO(drm_atomic_get_plane_state(state, &plane->base)); | |
15754 | if (ret) | |
15755 | goto err; | |
15756 | } | |
15757 | ||
15758 | for_each_intel_connector(dev, conn) { | |
15759 | ret = PTR_ERR_OR_ZERO(drm_atomic_get_connector_state(state, &conn->base)); | |
15760 | if (ret) | |
15761 | goto err; | |
15762 | } | |
15763 | ||
15764 | intel_modeset_setup_hw_state(dev); | |
15765 | ||
15766 | i915_redisable_vga(dev); | |
74c090b1 | 15767 | ret = drm_atomic_commit(state); |
043e9bda ML |
15768 | if (!ret) |
15769 | return; | |
15770 | ||
15771 | err: | |
15772 | DRM_ERROR("Restoring old state failed with %i\n", ret); | |
15773 | drm_atomic_state_free(state); | |
2c7111db CW |
15774 | } |
15775 | ||
15776 | void intel_modeset_gem_init(struct drm_device *dev) | |
15777 | { | |
484b41dd | 15778 | struct drm_crtc *c; |
2ff8fde1 | 15779 | struct drm_i915_gem_object *obj; |
e0d6149b | 15780 | int ret; |
484b41dd | 15781 | |
ae48434c ID |
15782 | mutex_lock(&dev->struct_mutex); |
15783 | intel_init_gt_powersave(dev); | |
15784 | mutex_unlock(&dev->struct_mutex); | |
15785 | ||
1833b134 | 15786 | intel_modeset_init_hw(dev); |
02e792fb DV |
15787 | |
15788 | intel_setup_overlay(dev); | |
484b41dd JB |
15789 | |
15790 | /* | |
15791 | * Make sure any fbs we allocated at startup are properly | |
15792 | * pinned & fenced. When we do the allocation it's too early | |
15793 | * for this. | |
15794 | */ | |
70e1e0ec | 15795 | for_each_crtc(dev, c) { |
2ff8fde1 MR |
15796 | obj = intel_fb_obj(c->primary->fb); |
15797 | if (obj == NULL) | |
484b41dd JB |
15798 | continue; |
15799 | ||
e0d6149b TU |
15800 | mutex_lock(&dev->struct_mutex); |
15801 | ret = intel_pin_and_fence_fb_obj(c->primary, | |
15802 | c->primary->fb, | |
7580d774 | 15803 | c->primary->state); |
e0d6149b TU |
15804 | mutex_unlock(&dev->struct_mutex); |
15805 | if (ret) { | |
484b41dd JB |
15806 | DRM_ERROR("failed to pin boot fb on pipe %d\n", |
15807 | to_intel_crtc(c)->pipe); | |
66e514c1 DA |
15808 | drm_framebuffer_unreference(c->primary->fb); |
15809 | c->primary->fb = NULL; | |
36750f28 | 15810 | c->primary->crtc = c->primary->state->crtc = NULL; |
afd65eb4 | 15811 | update_state_fb(c->primary); |
36750f28 | 15812 | c->state->plane_mask &= ~(1 << drm_plane_index(c->primary)); |
484b41dd JB |
15813 | } |
15814 | } | |
0962c3c9 VS |
15815 | |
15816 | intel_backlight_register(dev); | |
79e53945 JB |
15817 | } |
15818 | ||
4932e2c3 ID |
15819 | void intel_connector_unregister(struct intel_connector *intel_connector) |
15820 | { | |
15821 | struct drm_connector *connector = &intel_connector->base; | |
15822 | ||
15823 | intel_panel_destroy_backlight(connector); | |
34ea3d38 | 15824 | drm_connector_unregister(connector); |
4932e2c3 ID |
15825 | } |
15826 | ||
79e53945 JB |
15827 | void intel_modeset_cleanup(struct drm_device *dev) |
15828 | { | |
652c393a | 15829 | struct drm_i915_private *dev_priv = dev->dev_private; |
d9255d57 | 15830 | struct drm_connector *connector; |
652c393a | 15831 | |
2eb5252e ID |
15832 | intel_disable_gt_powersave(dev); |
15833 | ||
0962c3c9 VS |
15834 | intel_backlight_unregister(dev); |
15835 | ||
fd0c0642 DV |
15836 | /* |
15837 | * Interrupts and polling as the first thing to avoid creating havoc. | |
2eb5252e | 15838 | * Too much stuff here (turning of connectors, ...) would |
fd0c0642 DV |
15839 | * experience fancy races otherwise. |
15840 | */ | |
2aeb7d3a | 15841 | intel_irq_uninstall(dev_priv); |
eb21b92b | 15842 | |
fd0c0642 DV |
15843 | /* |
15844 | * Due to the hpd irq storm handling the hotplug work can re-arm the | |
15845 | * poll handlers. Hence disable polling after hpd handling is shut down. | |
15846 | */ | |
f87ea761 | 15847 | drm_kms_helper_poll_fini(dev); |
fd0c0642 | 15848 | |
723bfd70 JB |
15849 | intel_unregister_dsm_handler(); |
15850 | ||
7733b49b | 15851 | intel_fbc_disable(dev_priv); |
69341a5e | 15852 | |
1630fe75 CW |
15853 | /* flush any delayed tasks or pending work */ |
15854 | flush_scheduled_work(); | |
15855 | ||
db31af1d JN |
15856 | /* destroy the backlight and sysfs files before encoders/connectors */ |
15857 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
4932e2c3 ID |
15858 | struct intel_connector *intel_connector; |
15859 | ||
15860 | intel_connector = to_intel_connector(connector); | |
15861 | intel_connector->unregister(intel_connector); | |
db31af1d | 15862 | } |
d9255d57 | 15863 | |
79e53945 | 15864 | drm_mode_config_cleanup(dev); |
4d7bb011 DV |
15865 | |
15866 | intel_cleanup_overlay(dev); | |
ae48434c ID |
15867 | |
15868 | mutex_lock(&dev->struct_mutex); | |
15869 | intel_cleanup_gt_powersave(dev); | |
15870 | mutex_unlock(&dev->struct_mutex); | |
79e53945 JB |
15871 | } |
15872 | ||
f1c79df3 ZW |
15873 | /* |
15874 | * Return which encoder is currently attached for connector. | |
15875 | */ | |
df0e9248 | 15876 | struct drm_encoder *intel_best_encoder(struct drm_connector *connector) |
79e53945 | 15877 | { |
df0e9248 CW |
15878 | return &intel_attached_encoder(connector)->base; |
15879 | } | |
f1c79df3 | 15880 | |
df0e9248 CW |
15881 | void intel_connector_attach_encoder(struct intel_connector *connector, |
15882 | struct intel_encoder *encoder) | |
15883 | { | |
15884 | connector->encoder = encoder; | |
15885 | drm_mode_connector_attach_encoder(&connector->base, | |
15886 | &encoder->base); | |
79e53945 | 15887 | } |
28d52043 DA |
15888 | |
15889 | /* | |
15890 | * set vga decode state - true == enable VGA decode | |
15891 | */ | |
15892 | int intel_modeset_vga_set_state(struct drm_device *dev, bool state) | |
15893 | { | |
15894 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a885b3cc | 15895 | unsigned reg = INTEL_INFO(dev)->gen >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL; |
28d52043 DA |
15896 | u16 gmch_ctrl; |
15897 | ||
75fa041d CW |
15898 | if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) { |
15899 | DRM_ERROR("failed to read control word\n"); | |
15900 | return -EIO; | |
15901 | } | |
15902 | ||
c0cc8a55 CW |
15903 | if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state) |
15904 | return 0; | |
15905 | ||
28d52043 DA |
15906 | if (state) |
15907 | gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE; | |
15908 | else | |
15909 | gmch_ctrl |= INTEL_GMCH_VGA_DISABLE; | |
75fa041d CW |
15910 | |
15911 | if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) { | |
15912 | DRM_ERROR("failed to write control word\n"); | |
15913 | return -EIO; | |
15914 | } | |
15915 | ||
28d52043 DA |
15916 | return 0; |
15917 | } | |
c4a1d9e4 | 15918 | |
c4a1d9e4 | 15919 | struct intel_display_error_state { |
ff57f1b0 PZ |
15920 | |
15921 | u32 power_well_driver; | |
15922 | ||
63b66e5b CW |
15923 | int num_transcoders; |
15924 | ||
c4a1d9e4 CW |
15925 | struct intel_cursor_error_state { |
15926 | u32 control; | |
15927 | u32 position; | |
15928 | u32 base; | |
15929 | u32 size; | |
52331309 | 15930 | } cursor[I915_MAX_PIPES]; |
c4a1d9e4 CW |
15931 | |
15932 | struct intel_pipe_error_state { | |
ddf9c536 | 15933 | bool power_domain_on; |
c4a1d9e4 | 15934 | u32 source; |
f301b1e1 | 15935 | u32 stat; |
52331309 | 15936 | } pipe[I915_MAX_PIPES]; |
c4a1d9e4 CW |
15937 | |
15938 | struct intel_plane_error_state { | |
15939 | u32 control; | |
15940 | u32 stride; | |
15941 | u32 size; | |
15942 | u32 pos; | |
15943 | u32 addr; | |
15944 | u32 surface; | |
15945 | u32 tile_offset; | |
52331309 | 15946 | } plane[I915_MAX_PIPES]; |
63b66e5b CW |
15947 | |
15948 | struct intel_transcoder_error_state { | |
ddf9c536 | 15949 | bool power_domain_on; |
63b66e5b CW |
15950 | enum transcoder cpu_transcoder; |
15951 | ||
15952 | u32 conf; | |
15953 | ||
15954 | u32 htotal; | |
15955 | u32 hblank; | |
15956 | u32 hsync; | |
15957 | u32 vtotal; | |
15958 | u32 vblank; | |
15959 | u32 vsync; | |
15960 | } transcoder[4]; | |
c4a1d9e4 CW |
15961 | }; |
15962 | ||
15963 | struct intel_display_error_state * | |
15964 | intel_display_capture_error_state(struct drm_device *dev) | |
15965 | { | |
fbee40df | 15966 | struct drm_i915_private *dev_priv = dev->dev_private; |
c4a1d9e4 | 15967 | struct intel_display_error_state *error; |
63b66e5b CW |
15968 | int transcoders[] = { |
15969 | TRANSCODER_A, | |
15970 | TRANSCODER_B, | |
15971 | TRANSCODER_C, | |
15972 | TRANSCODER_EDP, | |
15973 | }; | |
c4a1d9e4 CW |
15974 | int i; |
15975 | ||
63b66e5b CW |
15976 | if (INTEL_INFO(dev)->num_pipes == 0) |
15977 | return NULL; | |
15978 | ||
9d1cb914 | 15979 | error = kzalloc(sizeof(*error), GFP_ATOMIC); |
c4a1d9e4 CW |
15980 | if (error == NULL) |
15981 | return NULL; | |
15982 | ||
190be112 | 15983 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
ff57f1b0 PZ |
15984 | error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER); |
15985 | ||
055e393f | 15986 | for_each_pipe(dev_priv, i) { |
ddf9c536 | 15987 | error->pipe[i].power_domain_on = |
f458ebbc DV |
15988 | __intel_display_power_is_enabled(dev_priv, |
15989 | POWER_DOMAIN_PIPE(i)); | |
ddf9c536 | 15990 | if (!error->pipe[i].power_domain_on) |
9d1cb914 PZ |
15991 | continue; |
15992 | ||
5efb3e28 VS |
15993 | error->cursor[i].control = I915_READ(CURCNTR(i)); |
15994 | error->cursor[i].position = I915_READ(CURPOS(i)); | |
15995 | error->cursor[i].base = I915_READ(CURBASE(i)); | |
c4a1d9e4 CW |
15996 | |
15997 | error->plane[i].control = I915_READ(DSPCNTR(i)); | |
15998 | error->plane[i].stride = I915_READ(DSPSTRIDE(i)); | |
80ca378b | 15999 | if (INTEL_INFO(dev)->gen <= 3) { |
51889b35 | 16000 | error->plane[i].size = I915_READ(DSPSIZE(i)); |
80ca378b PZ |
16001 | error->plane[i].pos = I915_READ(DSPPOS(i)); |
16002 | } | |
ca291363 PZ |
16003 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
16004 | error->plane[i].addr = I915_READ(DSPADDR(i)); | |
c4a1d9e4 CW |
16005 | if (INTEL_INFO(dev)->gen >= 4) { |
16006 | error->plane[i].surface = I915_READ(DSPSURF(i)); | |
16007 | error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i)); | |
16008 | } | |
16009 | ||
c4a1d9e4 | 16010 | error->pipe[i].source = I915_READ(PIPESRC(i)); |
f301b1e1 | 16011 | |
3abfce77 | 16012 | if (HAS_GMCH_DISPLAY(dev)) |
f301b1e1 | 16013 | error->pipe[i].stat = I915_READ(PIPESTAT(i)); |
63b66e5b CW |
16014 | } |
16015 | ||
16016 | error->num_transcoders = INTEL_INFO(dev)->num_pipes; | |
16017 | if (HAS_DDI(dev_priv->dev)) | |
16018 | error->num_transcoders++; /* Account for eDP. */ | |
16019 | ||
16020 | for (i = 0; i < error->num_transcoders; i++) { | |
16021 | enum transcoder cpu_transcoder = transcoders[i]; | |
16022 | ||
ddf9c536 | 16023 | error->transcoder[i].power_domain_on = |
f458ebbc | 16024 | __intel_display_power_is_enabled(dev_priv, |
38cc1daf | 16025 | POWER_DOMAIN_TRANSCODER(cpu_transcoder)); |
ddf9c536 | 16026 | if (!error->transcoder[i].power_domain_on) |
9d1cb914 PZ |
16027 | continue; |
16028 | ||
63b66e5b CW |
16029 | error->transcoder[i].cpu_transcoder = cpu_transcoder; |
16030 | ||
16031 | error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder)); | |
16032 | error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder)); | |
16033 | error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder)); | |
16034 | error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder)); | |
16035 | error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder)); | |
16036 | error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder)); | |
16037 | error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder)); | |
c4a1d9e4 CW |
16038 | } |
16039 | ||
16040 | return error; | |
16041 | } | |
16042 | ||
edc3d884 MK |
16043 | #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__) |
16044 | ||
c4a1d9e4 | 16045 | void |
edc3d884 | 16046 | intel_display_print_error_state(struct drm_i915_error_state_buf *m, |
c4a1d9e4 CW |
16047 | struct drm_device *dev, |
16048 | struct intel_display_error_state *error) | |
16049 | { | |
055e393f | 16050 | struct drm_i915_private *dev_priv = dev->dev_private; |
c4a1d9e4 CW |
16051 | int i; |
16052 | ||
63b66e5b CW |
16053 | if (!error) |
16054 | return; | |
16055 | ||
edc3d884 | 16056 | err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes); |
190be112 | 16057 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
edc3d884 | 16058 | err_printf(m, "PWR_WELL_CTL2: %08x\n", |
ff57f1b0 | 16059 | error->power_well_driver); |
055e393f | 16060 | for_each_pipe(dev_priv, i) { |
edc3d884 | 16061 | err_printf(m, "Pipe [%d]:\n", i); |
ddf9c536 ID |
16062 | err_printf(m, " Power: %s\n", |
16063 | error->pipe[i].power_domain_on ? "on" : "off"); | |
edc3d884 | 16064 | err_printf(m, " SRC: %08x\n", error->pipe[i].source); |
f301b1e1 | 16065 | err_printf(m, " STAT: %08x\n", error->pipe[i].stat); |
edc3d884 MK |
16066 | |
16067 | err_printf(m, "Plane [%d]:\n", i); | |
16068 | err_printf(m, " CNTR: %08x\n", error->plane[i].control); | |
16069 | err_printf(m, " STRIDE: %08x\n", error->plane[i].stride); | |
80ca378b | 16070 | if (INTEL_INFO(dev)->gen <= 3) { |
edc3d884 MK |
16071 | err_printf(m, " SIZE: %08x\n", error->plane[i].size); |
16072 | err_printf(m, " POS: %08x\n", error->plane[i].pos); | |
80ca378b | 16073 | } |
4b71a570 | 16074 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
edc3d884 | 16075 | err_printf(m, " ADDR: %08x\n", error->plane[i].addr); |
c4a1d9e4 | 16076 | if (INTEL_INFO(dev)->gen >= 4) { |
edc3d884 MK |
16077 | err_printf(m, " SURF: %08x\n", error->plane[i].surface); |
16078 | err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset); | |
c4a1d9e4 CW |
16079 | } |
16080 | ||
edc3d884 MK |
16081 | err_printf(m, "Cursor [%d]:\n", i); |
16082 | err_printf(m, " CNTR: %08x\n", error->cursor[i].control); | |
16083 | err_printf(m, " POS: %08x\n", error->cursor[i].position); | |
16084 | err_printf(m, " BASE: %08x\n", error->cursor[i].base); | |
c4a1d9e4 | 16085 | } |
63b66e5b CW |
16086 | |
16087 | for (i = 0; i < error->num_transcoders; i++) { | |
1cf84bb6 | 16088 | err_printf(m, "CPU transcoder: %c\n", |
63b66e5b | 16089 | transcoder_name(error->transcoder[i].cpu_transcoder)); |
ddf9c536 ID |
16090 | err_printf(m, " Power: %s\n", |
16091 | error->transcoder[i].power_domain_on ? "on" : "off"); | |
63b66e5b CW |
16092 | err_printf(m, " CONF: %08x\n", error->transcoder[i].conf); |
16093 | err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal); | |
16094 | err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank); | |
16095 | err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync); | |
16096 | err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal); | |
16097 | err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank); | |
16098 | err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync); | |
16099 | } | |
c4a1d9e4 | 16100 | } |
e2fcdaa9 VS |
16101 | |
16102 | void intel_modeset_preclose(struct drm_device *dev, struct drm_file *file) | |
16103 | { | |
16104 | struct intel_crtc *crtc; | |
16105 | ||
16106 | for_each_intel_crtc(dev, crtc) { | |
16107 | struct intel_unpin_work *work; | |
e2fcdaa9 | 16108 | |
5e2d7afc | 16109 | spin_lock_irq(&dev->event_lock); |
e2fcdaa9 VS |
16110 | |
16111 | work = crtc->unpin_work; | |
16112 | ||
16113 | if (work && work->event && | |
16114 | work->event->base.file_priv == file) { | |
16115 | kfree(work->event); | |
16116 | work->event = NULL; | |
16117 | } | |
16118 | ||
5e2d7afc | 16119 | spin_unlock_irq(&dev->event_lock); |
e2fcdaa9 VS |
16120 | } |
16121 | } |