]>
Commit | Line | Data |
---|---|---|
54936004 | 1 | /* |
5b6dd868 | 2 | * Virtual page mapping |
5fafdf24 | 3 | * |
54936004 FB |
4 | * Copyright (c) 2003 Fabrice Bellard |
5 | * | |
6 | * This library is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU Lesser General Public | |
8 | * License as published by the Free Software Foundation; either | |
9 | * version 2 of the License, or (at your option) any later version. | |
10 | * | |
11 | * This library is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
14 | * Lesser General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU Lesser General Public | |
8167ee88 | 17 | * License along with this library; if not, see <http://www.gnu.org/licenses/>. |
54936004 | 18 | */ |
67b915a5 | 19 | #include "config.h" |
d5a8f07c FB |
20 | #ifdef _WIN32 |
21 | #include <windows.h> | |
22 | #else | |
a98d49b1 | 23 | #include <sys/types.h> |
d5a8f07c FB |
24 | #include <sys/mman.h> |
25 | #endif | |
54936004 | 26 | |
055403b2 | 27 | #include "qemu-common.h" |
6180a181 | 28 | #include "cpu.h" |
b67d9a52 | 29 | #include "tcg.h" |
b3c7724c | 30 | #include "hw/hw.h" |
cc9e98cb | 31 | #include "hw/qdev.h" |
1de7afc9 | 32 | #include "qemu/osdep.h" |
9c17d615 | 33 | #include "sysemu/kvm.h" |
2ff3de68 | 34 | #include "sysemu/sysemu.h" |
0d09e41a | 35 | #include "hw/xen/xen.h" |
1de7afc9 PB |
36 | #include "qemu/timer.h" |
37 | #include "qemu/config-file.h" | |
022c62cb | 38 | #include "exec/memory.h" |
9c17d615 | 39 | #include "sysemu/dma.h" |
022c62cb | 40 | #include "exec/address-spaces.h" |
53a5960a PB |
41 | #if defined(CONFIG_USER_ONLY) |
42 | #include <qemu.h> | |
432d268c | 43 | #else /* !CONFIG_USER_ONLY */ |
9c17d615 | 44 | #include "sysemu/xen-mapcache.h" |
6506e4f9 | 45 | #include "trace.h" |
53a5960a | 46 | #endif |
0d6d3c87 | 47 | #include "exec/cpu-all.h" |
54936004 | 48 | |
022c62cb | 49 | #include "exec/cputlb.h" |
5b6dd868 | 50 | #include "translate-all.h" |
0cac1b66 | 51 | |
022c62cb | 52 | #include "exec/memory-internal.h" |
67d95c15 | 53 | |
db7b5426 | 54 | //#define DEBUG_SUBPAGE |
1196be37 | 55 | |
e2eef170 | 56 | #if !defined(CONFIG_USER_ONLY) |
74576198 | 57 | static int in_migration; |
94a6b54f | 58 | |
a3161038 | 59 | RAMList ram_list = { .blocks = QTAILQ_HEAD_INITIALIZER(ram_list.blocks) }; |
62152b8a AK |
60 | |
61 | static MemoryRegion *system_memory; | |
309cb471 | 62 | static MemoryRegion *system_io; |
62152b8a | 63 | |
f6790af6 AK |
64 | AddressSpace address_space_io; |
65 | AddressSpace address_space_memory; | |
2673a5da | 66 | |
0844e007 | 67 | MemoryRegion io_mem_rom, io_mem_notdirty; |
acc9d80b | 68 | static MemoryRegion io_mem_unassigned; |
0e0df1e2 | 69 | |
e2eef170 | 70 | #endif |
9fa3e853 | 71 | |
bdc44640 | 72 | struct CPUTailQ cpus = QTAILQ_HEAD_INITIALIZER(cpus); |
6a00d601 FB |
73 | /* current CPU in the current thread. It is only valid inside |
74 | cpu_exec() */ | |
4917cf44 | 75 | DEFINE_TLS(CPUState *, current_cpu); |
2e70f6ef | 76 | /* 0 = Do not count executed instructions. |
bf20dc07 | 77 | 1 = Precise instruction counting. |
2e70f6ef | 78 | 2 = Adaptive rate instruction counting. */ |
5708fc66 | 79 | int use_icount; |
6a00d601 | 80 | |
e2eef170 | 81 | #if !defined(CONFIG_USER_ONLY) |
4346ae3e | 82 | |
1db8abb1 PB |
83 | typedef struct PhysPageEntry PhysPageEntry; |
84 | ||
85 | struct PhysPageEntry { | |
86 | uint16_t is_leaf : 1; | |
87 | /* index into phys_sections (is_leaf) or phys_map_nodes (!is_leaf) */ | |
88 | uint16_t ptr : 15; | |
89 | }; | |
90 | ||
0475d94f PB |
91 | typedef PhysPageEntry Node[L2_SIZE]; |
92 | ||
1db8abb1 PB |
93 | struct AddressSpaceDispatch { |
94 | /* This is a multi-level map on the physical address space. | |
95 | * The bottom level has pointers to MemoryRegionSections. | |
96 | */ | |
97 | PhysPageEntry phys_map; | |
0475d94f PB |
98 | Node *nodes; |
99 | MemoryRegionSection *sections; | |
acc9d80b | 100 | AddressSpace *as; |
1db8abb1 PB |
101 | }; |
102 | ||
90260c6c JK |
103 | #define SUBPAGE_IDX(addr) ((addr) & ~TARGET_PAGE_MASK) |
104 | typedef struct subpage_t { | |
105 | MemoryRegion iomem; | |
acc9d80b | 106 | AddressSpace *as; |
90260c6c JK |
107 | hwaddr base; |
108 | uint16_t sub_section[TARGET_PAGE_SIZE]; | |
109 | } subpage_t; | |
110 | ||
b41aac4f LPF |
111 | #define PHYS_SECTION_UNASSIGNED 0 |
112 | #define PHYS_SECTION_NOTDIRTY 1 | |
113 | #define PHYS_SECTION_ROM 2 | |
114 | #define PHYS_SECTION_WATCH 3 | |
5312bd8b | 115 | |
9affd6fc PB |
116 | typedef struct PhysPageMap { |
117 | unsigned sections_nb; | |
118 | unsigned sections_nb_alloc; | |
119 | unsigned nodes_nb; | |
120 | unsigned nodes_nb_alloc; | |
121 | Node *nodes; | |
122 | MemoryRegionSection *sections; | |
123 | } PhysPageMap; | |
124 | ||
6092666e | 125 | static PhysPageMap *prev_map; |
9affd6fc | 126 | static PhysPageMap next_map; |
d6f2ea22 | 127 | |
07f07b31 | 128 | #define PHYS_MAP_NODE_NIL (((uint16_t)~0) >> 1) |
d6f2ea22 | 129 | |
e2eef170 | 130 | static void io_mem_init(void); |
62152b8a | 131 | static void memory_map_init(void); |
8b9c99d9 | 132 | static void *qemu_safe_ram_ptr(ram_addr_t addr); |
e2eef170 | 133 | |
1ec9b909 | 134 | static MemoryRegion io_mem_watch; |
6658ffb8 | 135 | #endif |
fd6ce8f6 | 136 | |
6d9a1304 | 137 | #if !defined(CONFIG_USER_ONLY) |
d6f2ea22 | 138 | |
f7bf5461 | 139 | static void phys_map_node_reserve(unsigned nodes) |
d6f2ea22 | 140 | { |
9affd6fc PB |
141 | if (next_map.nodes_nb + nodes > next_map.nodes_nb_alloc) { |
142 | next_map.nodes_nb_alloc = MAX(next_map.nodes_nb_alloc * 2, | |
143 | 16); | |
144 | next_map.nodes_nb_alloc = MAX(next_map.nodes_nb_alloc, | |
145 | next_map.nodes_nb + nodes); | |
146 | next_map.nodes = g_renew(Node, next_map.nodes, | |
147 | next_map.nodes_nb_alloc); | |
d6f2ea22 | 148 | } |
f7bf5461 AK |
149 | } |
150 | ||
151 | static uint16_t phys_map_node_alloc(void) | |
152 | { | |
153 | unsigned i; | |
154 | uint16_t ret; | |
155 | ||
9affd6fc | 156 | ret = next_map.nodes_nb++; |
f7bf5461 | 157 | assert(ret != PHYS_MAP_NODE_NIL); |
9affd6fc | 158 | assert(ret != next_map.nodes_nb_alloc); |
d6f2ea22 | 159 | for (i = 0; i < L2_SIZE; ++i) { |
9affd6fc PB |
160 | next_map.nodes[ret][i].is_leaf = 0; |
161 | next_map.nodes[ret][i].ptr = PHYS_MAP_NODE_NIL; | |
d6f2ea22 | 162 | } |
f7bf5461 | 163 | return ret; |
d6f2ea22 AK |
164 | } |
165 | ||
a8170e5e AK |
166 | static void phys_page_set_level(PhysPageEntry *lp, hwaddr *index, |
167 | hwaddr *nb, uint16_t leaf, | |
2999097b | 168 | int level) |
f7bf5461 AK |
169 | { |
170 | PhysPageEntry *p; | |
171 | int i; | |
a8170e5e | 172 | hwaddr step = (hwaddr)1 << (level * L2_BITS); |
108c49b8 | 173 | |
07f07b31 | 174 | if (!lp->is_leaf && lp->ptr == PHYS_MAP_NODE_NIL) { |
c19e8800 | 175 | lp->ptr = phys_map_node_alloc(); |
9affd6fc | 176 | p = next_map.nodes[lp->ptr]; |
f7bf5461 AK |
177 | if (level == 0) { |
178 | for (i = 0; i < L2_SIZE; i++) { | |
07f07b31 | 179 | p[i].is_leaf = 1; |
b41aac4f | 180 | p[i].ptr = PHYS_SECTION_UNASSIGNED; |
4346ae3e | 181 | } |
67c4d23c | 182 | } |
f7bf5461 | 183 | } else { |
9affd6fc | 184 | p = next_map.nodes[lp->ptr]; |
92e873b9 | 185 | } |
2999097b | 186 | lp = &p[(*index >> (level * L2_BITS)) & (L2_SIZE - 1)]; |
f7bf5461 | 187 | |
2999097b | 188 | while (*nb && lp < &p[L2_SIZE]) { |
07f07b31 AK |
189 | if ((*index & (step - 1)) == 0 && *nb >= step) { |
190 | lp->is_leaf = true; | |
c19e8800 | 191 | lp->ptr = leaf; |
07f07b31 AK |
192 | *index += step; |
193 | *nb -= step; | |
2999097b AK |
194 | } else { |
195 | phys_page_set_level(lp, index, nb, leaf, level - 1); | |
196 | } | |
197 | ++lp; | |
f7bf5461 AK |
198 | } |
199 | } | |
200 | ||
ac1970fb | 201 | static void phys_page_set(AddressSpaceDispatch *d, |
a8170e5e | 202 | hwaddr index, hwaddr nb, |
2999097b | 203 | uint16_t leaf) |
f7bf5461 | 204 | { |
2999097b | 205 | /* Wildly overreserve - it doesn't matter much. */ |
07f07b31 | 206 | phys_map_node_reserve(3 * P_L2_LEVELS); |
5cd2c5b6 | 207 | |
ac1970fb | 208 | phys_page_set_level(&d->phys_map, &index, &nb, leaf, P_L2_LEVELS - 1); |
92e873b9 FB |
209 | } |
210 | ||
9affd6fc PB |
211 | static MemoryRegionSection *phys_page_find(PhysPageEntry lp, hwaddr index, |
212 | Node *nodes, MemoryRegionSection *sections) | |
92e873b9 | 213 | { |
31ab2b4a AK |
214 | PhysPageEntry *p; |
215 | int i; | |
f1f6e3b8 | 216 | |
07f07b31 | 217 | for (i = P_L2_LEVELS - 1; i >= 0 && !lp.is_leaf; i--) { |
c19e8800 | 218 | if (lp.ptr == PHYS_MAP_NODE_NIL) { |
9affd6fc | 219 | return §ions[PHYS_SECTION_UNASSIGNED]; |
31ab2b4a | 220 | } |
9affd6fc | 221 | p = nodes[lp.ptr]; |
31ab2b4a | 222 | lp = p[(index >> (i * L2_BITS)) & (L2_SIZE - 1)]; |
5312bd8b | 223 | } |
9affd6fc | 224 | return §ions[lp.ptr]; |
f3705d53 AK |
225 | } |
226 | ||
e5548617 BS |
227 | bool memory_region_is_unassigned(MemoryRegion *mr) |
228 | { | |
2a8e7499 | 229 | return mr != &io_mem_rom && mr != &io_mem_notdirty && !mr->rom_device |
5b6dd868 | 230 | && mr != &io_mem_watch; |
fd6ce8f6 | 231 | } |
149f54b5 | 232 | |
c7086b4a | 233 | static MemoryRegionSection *address_space_lookup_region(AddressSpaceDispatch *d, |
90260c6c JK |
234 | hwaddr addr, |
235 | bool resolve_subpage) | |
9f029603 | 236 | { |
90260c6c JK |
237 | MemoryRegionSection *section; |
238 | subpage_t *subpage; | |
239 | ||
0475d94f PB |
240 | section = phys_page_find(d->phys_map, addr >> TARGET_PAGE_BITS, |
241 | d->nodes, d->sections); | |
90260c6c JK |
242 | if (resolve_subpage && section->mr->subpage) { |
243 | subpage = container_of(section->mr, subpage_t, iomem); | |
0475d94f | 244 | section = &d->sections[subpage->sub_section[SUBPAGE_IDX(addr)]]; |
90260c6c JK |
245 | } |
246 | return section; | |
9f029603 JK |
247 | } |
248 | ||
90260c6c | 249 | static MemoryRegionSection * |
c7086b4a | 250 | address_space_translate_internal(AddressSpaceDispatch *d, hwaddr addr, hwaddr *xlat, |
90260c6c | 251 | hwaddr *plen, bool resolve_subpage) |
149f54b5 PB |
252 | { |
253 | MemoryRegionSection *section; | |
254 | Int128 diff; | |
255 | ||
c7086b4a | 256 | section = address_space_lookup_region(d, addr, resolve_subpage); |
149f54b5 PB |
257 | /* Compute offset within MemoryRegionSection */ |
258 | addr -= section->offset_within_address_space; | |
259 | ||
260 | /* Compute offset within MemoryRegion */ | |
261 | *xlat = addr + section->offset_within_region; | |
262 | ||
263 | diff = int128_sub(section->mr->size, int128_make64(addr)); | |
3752a036 | 264 | *plen = int128_get64(int128_min(diff, int128_make64(*plen))); |
149f54b5 PB |
265 | return section; |
266 | } | |
90260c6c | 267 | |
5c8a00ce PB |
268 | MemoryRegion *address_space_translate(AddressSpace *as, hwaddr addr, |
269 | hwaddr *xlat, hwaddr *plen, | |
270 | bool is_write) | |
90260c6c | 271 | { |
30951157 AK |
272 | IOMMUTLBEntry iotlb; |
273 | MemoryRegionSection *section; | |
274 | MemoryRegion *mr; | |
275 | hwaddr len = *plen; | |
276 | ||
277 | for (;;) { | |
c7086b4a | 278 | section = address_space_translate_internal(as->dispatch, addr, &addr, plen, true); |
30951157 AK |
279 | mr = section->mr; |
280 | ||
281 | if (!mr->iommu_ops) { | |
282 | break; | |
283 | } | |
284 | ||
285 | iotlb = mr->iommu_ops->translate(mr, addr); | |
286 | addr = ((iotlb.translated_addr & ~iotlb.addr_mask) | |
287 | | (addr & iotlb.addr_mask)); | |
288 | len = MIN(len, (addr | iotlb.addr_mask) - addr + 1); | |
289 | if (!(iotlb.perm & (1 << is_write))) { | |
290 | mr = &io_mem_unassigned; | |
291 | break; | |
292 | } | |
293 | ||
294 | as = iotlb.target_as; | |
295 | } | |
296 | ||
297 | *plen = len; | |
298 | *xlat = addr; | |
299 | return mr; | |
90260c6c JK |
300 | } |
301 | ||
302 | MemoryRegionSection * | |
303 | address_space_translate_for_iotlb(AddressSpace *as, hwaddr addr, hwaddr *xlat, | |
304 | hwaddr *plen) | |
305 | { | |
30951157 | 306 | MemoryRegionSection *section; |
c7086b4a | 307 | section = address_space_translate_internal(as->dispatch, addr, xlat, plen, false); |
30951157 AK |
308 | |
309 | assert(!section->mr->iommu_ops); | |
310 | return section; | |
90260c6c | 311 | } |
5b6dd868 | 312 | #endif |
fd6ce8f6 | 313 | |
5b6dd868 | 314 | void cpu_exec_init_all(void) |
fdbb84d1 | 315 | { |
5b6dd868 | 316 | #if !defined(CONFIG_USER_ONLY) |
b2a8658e | 317 | qemu_mutex_init(&ram_list.mutex); |
5b6dd868 BS |
318 | memory_map_init(); |
319 | io_mem_init(); | |
fdbb84d1 | 320 | #endif |
5b6dd868 | 321 | } |
fdbb84d1 | 322 | |
b170fce3 | 323 | #if !defined(CONFIG_USER_ONLY) |
5b6dd868 BS |
324 | |
325 | static int cpu_common_post_load(void *opaque, int version_id) | |
fd6ce8f6 | 326 | { |
259186a7 | 327 | CPUState *cpu = opaque; |
a513fe19 | 328 | |
5b6dd868 BS |
329 | /* 0x01 was CPU_INTERRUPT_EXIT. This line can be removed when the |
330 | version_id is increased. */ | |
259186a7 AF |
331 | cpu->interrupt_request &= ~0x01; |
332 | tlb_flush(cpu->env_ptr, 1); | |
5b6dd868 BS |
333 | |
334 | return 0; | |
a513fe19 | 335 | } |
7501267e | 336 | |
1a1562f5 | 337 | const VMStateDescription vmstate_cpu_common = { |
5b6dd868 BS |
338 | .name = "cpu_common", |
339 | .version_id = 1, | |
340 | .minimum_version_id = 1, | |
341 | .minimum_version_id_old = 1, | |
342 | .post_load = cpu_common_post_load, | |
343 | .fields = (VMStateField []) { | |
259186a7 AF |
344 | VMSTATE_UINT32(halted, CPUState), |
345 | VMSTATE_UINT32(interrupt_request, CPUState), | |
5b6dd868 BS |
346 | VMSTATE_END_OF_LIST() |
347 | } | |
348 | }; | |
1a1562f5 | 349 | |
5b6dd868 | 350 | #endif |
ea041c0e | 351 | |
38d8f5c8 | 352 | CPUState *qemu_get_cpu(int index) |
ea041c0e | 353 | { |
bdc44640 | 354 | CPUState *cpu; |
ea041c0e | 355 | |
bdc44640 | 356 | CPU_FOREACH(cpu) { |
55e5c285 | 357 | if (cpu->cpu_index == index) { |
bdc44640 | 358 | return cpu; |
55e5c285 | 359 | } |
ea041c0e | 360 | } |
5b6dd868 | 361 | |
bdc44640 | 362 | return NULL; |
ea041c0e FB |
363 | } |
364 | ||
5b6dd868 | 365 | void cpu_exec_init(CPUArchState *env) |
ea041c0e | 366 | { |
5b6dd868 | 367 | CPUState *cpu = ENV_GET_CPU(env); |
b170fce3 | 368 | CPUClass *cc = CPU_GET_CLASS(cpu); |
bdc44640 | 369 | CPUState *some_cpu; |
5b6dd868 BS |
370 | int cpu_index; |
371 | ||
372 | #if defined(CONFIG_USER_ONLY) | |
373 | cpu_list_lock(); | |
374 | #endif | |
5b6dd868 | 375 | cpu_index = 0; |
bdc44640 | 376 | CPU_FOREACH(some_cpu) { |
5b6dd868 BS |
377 | cpu_index++; |
378 | } | |
55e5c285 | 379 | cpu->cpu_index = cpu_index; |
1b1ed8dc | 380 | cpu->numa_node = 0; |
5b6dd868 BS |
381 | QTAILQ_INIT(&env->breakpoints); |
382 | QTAILQ_INIT(&env->watchpoints); | |
383 | #ifndef CONFIG_USER_ONLY | |
384 | cpu->thread_id = qemu_get_thread_id(); | |
385 | #endif | |
bdc44640 | 386 | QTAILQ_INSERT_TAIL(&cpus, cpu, node); |
5b6dd868 BS |
387 | #if defined(CONFIG_USER_ONLY) |
388 | cpu_list_unlock(); | |
389 | #endif | |
e0d47944 AF |
390 | if (qdev_get_vmsd(DEVICE(cpu)) == NULL) { |
391 | vmstate_register(NULL, cpu_index, &vmstate_cpu_common, cpu); | |
392 | } | |
5b6dd868 | 393 | #if defined(CPU_SAVE_VERSION) && !defined(CONFIG_USER_ONLY) |
5b6dd868 BS |
394 | register_savevm(NULL, "cpu", cpu_index, CPU_SAVE_VERSION, |
395 | cpu_save, cpu_load, env); | |
b170fce3 | 396 | assert(cc->vmsd == NULL); |
e0d47944 | 397 | assert(qdev_get_vmsd(DEVICE(cpu)) == NULL); |
5b6dd868 | 398 | #endif |
b170fce3 AF |
399 | if (cc->vmsd != NULL) { |
400 | vmstate_register(NULL, cpu_index, cc->vmsd, cpu); | |
401 | } | |
ea041c0e FB |
402 | } |
403 | ||
1fddef4b | 404 | #if defined(TARGET_HAS_ICE) |
94df27fd | 405 | #if defined(CONFIG_USER_ONLY) |
00b941e5 | 406 | static void breakpoint_invalidate(CPUState *cpu, target_ulong pc) |
94df27fd PB |
407 | { |
408 | tb_invalidate_phys_page_range(pc, pc + 1, 0); | |
409 | } | |
410 | #else | |
00b941e5 | 411 | static void breakpoint_invalidate(CPUState *cpu, target_ulong pc) |
1e7855a5 | 412 | { |
00b941e5 | 413 | tb_invalidate_phys_addr(cpu_get_phys_page_debug(cpu, pc) | |
9d70c4b7 | 414 | (pc & ~TARGET_PAGE_MASK)); |
1e7855a5 | 415 | } |
c27004ec | 416 | #endif |
94df27fd | 417 | #endif /* TARGET_HAS_ICE */ |
d720b93d | 418 | |
c527ee8f | 419 | #if defined(CONFIG_USER_ONLY) |
9349b4f9 | 420 | void cpu_watchpoint_remove_all(CPUArchState *env, int mask) |
c527ee8f PB |
421 | |
422 | { | |
423 | } | |
424 | ||
9349b4f9 | 425 | int cpu_watchpoint_insert(CPUArchState *env, target_ulong addr, target_ulong len, |
c527ee8f PB |
426 | int flags, CPUWatchpoint **watchpoint) |
427 | { | |
428 | return -ENOSYS; | |
429 | } | |
430 | #else | |
6658ffb8 | 431 | /* Add a watchpoint. */ |
9349b4f9 | 432 | int cpu_watchpoint_insert(CPUArchState *env, target_ulong addr, target_ulong len, |
a1d1bb31 | 433 | int flags, CPUWatchpoint **watchpoint) |
6658ffb8 | 434 | { |
b4051334 | 435 | target_ulong len_mask = ~(len - 1); |
c0ce998e | 436 | CPUWatchpoint *wp; |
6658ffb8 | 437 | |
b4051334 | 438 | /* sanity checks: allow power-of-2 lengths, deny unaligned watchpoints */ |
0dc23828 MF |
439 | if ((len & (len - 1)) || (addr & ~len_mask) || |
440 | len == 0 || len > TARGET_PAGE_SIZE) { | |
b4051334 AL |
441 | fprintf(stderr, "qemu: tried to set invalid watchpoint at " |
442 | TARGET_FMT_lx ", len=" TARGET_FMT_lu "\n", addr, len); | |
443 | return -EINVAL; | |
444 | } | |
7267c094 | 445 | wp = g_malloc(sizeof(*wp)); |
a1d1bb31 AL |
446 | |
447 | wp->vaddr = addr; | |
b4051334 | 448 | wp->len_mask = len_mask; |
a1d1bb31 AL |
449 | wp->flags = flags; |
450 | ||
2dc9f411 | 451 | /* keep all GDB-injected watchpoints in front */ |
c0ce998e | 452 | if (flags & BP_GDB) |
72cf2d4f | 453 | QTAILQ_INSERT_HEAD(&env->watchpoints, wp, entry); |
c0ce998e | 454 | else |
72cf2d4f | 455 | QTAILQ_INSERT_TAIL(&env->watchpoints, wp, entry); |
6658ffb8 | 456 | |
6658ffb8 | 457 | tlb_flush_page(env, addr); |
a1d1bb31 AL |
458 | |
459 | if (watchpoint) | |
460 | *watchpoint = wp; | |
461 | return 0; | |
6658ffb8 PB |
462 | } |
463 | ||
a1d1bb31 | 464 | /* Remove a specific watchpoint. */ |
9349b4f9 | 465 | int cpu_watchpoint_remove(CPUArchState *env, target_ulong addr, target_ulong len, |
a1d1bb31 | 466 | int flags) |
6658ffb8 | 467 | { |
b4051334 | 468 | target_ulong len_mask = ~(len - 1); |
a1d1bb31 | 469 | CPUWatchpoint *wp; |
6658ffb8 | 470 | |
72cf2d4f | 471 | QTAILQ_FOREACH(wp, &env->watchpoints, entry) { |
b4051334 | 472 | if (addr == wp->vaddr && len_mask == wp->len_mask |
6e140f28 | 473 | && flags == (wp->flags & ~BP_WATCHPOINT_HIT)) { |
a1d1bb31 | 474 | cpu_watchpoint_remove_by_ref(env, wp); |
6658ffb8 PB |
475 | return 0; |
476 | } | |
477 | } | |
a1d1bb31 | 478 | return -ENOENT; |
6658ffb8 PB |
479 | } |
480 | ||
a1d1bb31 | 481 | /* Remove a specific watchpoint by reference. */ |
9349b4f9 | 482 | void cpu_watchpoint_remove_by_ref(CPUArchState *env, CPUWatchpoint *watchpoint) |
a1d1bb31 | 483 | { |
72cf2d4f | 484 | QTAILQ_REMOVE(&env->watchpoints, watchpoint, entry); |
7d03f82f | 485 | |
a1d1bb31 AL |
486 | tlb_flush_page(env, watchpoint->vaddr); |
487 | ||
7267c094 | 488 | g_free(watchpoint); |
a1d1bb31 AL |
489 | } |
490 | ||
491 | /* Remove all matching watchpoints. */ | |
9349b4f9 | 492 | void cpu_watchpoint_remove_all(CPUArchState *env, int mask) |
a1d1bb31 | 493 | { |
c0ce998e | 494 | CPUWatchpoint *wp, *next; |
a1d1bb31 | 495 | |
72cf2d4f | 496 | QTAILQ_FOREACH_SAFE(wp, &env->watchpoints, entry, next) { |
a1d1bb31 AL |
497 | if (wp->flags & mask) |
498 | cpu_watchpoint_remove_by_ref(env, wp); | |
c0ce998e | 499 | } |
7d03f82f | 500 | } |
c527ee8f | 501 | #endif |
7d03f82f | 502 | |
a1d1bb31 | 503 | /* Add a breakpoint. */ |
9349b4f9 | 504 | int cpu_breakpoint_insert(CPUArchState *env, target_ulong pc, int flags, |
a1d1bb31 | 505 | CPUBreakpoint **breakpoint) |
4c3a88a2 | 506 | { |
1fddef4b | 507 | #if defined(TARGET_HAS_ICE) |
c0ce998e | 508 | CPUBreakpoint *bp; |
3b46e624 | 509 | |
7267c094 | 510 | bp = g_malloc(sizeof(*bp)); |
4c3a88a2 | 511 | |
a1d1bb31 AL |
512 | bp->pc = pc; |
513 | bp->flags = flags; | |
514 | ||
2dc9f411 | 515 | /* keep all GDB-injected breakpoints in front */ |
00b941e5 | 516 | if (flags & BP_GDB) { |
72cf2d4f | 517 | QTAILQ_INSERT_HEAD(&env->breakpoints, bp, entry); |
00b941e5 | 518 | } else { |
72cf2d4f | 519 | QTAILQ_INSERT_TAIL(&env->breakpoints, bp, entry); |
00b941e5 | 520 | } |
3b46e624 | 521 | |
00b941e5 | 522 | breakpoint_invalidate(ENV_GET_CPU(env), pc); |
a1d1bb31 | 523 | |
00b941e5 | 524 | if (breakpoint) { |
a1d1bb31 | 525 | *breakpoint = bp; |
00b941e5 | 526 | } |
4c3a88a2 FB |
527 | return 0; |
528 | #else | |
a1d1bb31 | 529 | return -ENOSYS; |
4c3a88a2 FB |
530 | #endif |
531 | } | |
532 | ||
a1d1bb31 | 533 | /* Remove a specific breakpoint. */ |
9349b4f9 | 534 | int cpu_breakpoint_remove(CPUArchState *env, target_ulong pc, int flags) |
a1d1bb31 | 535 | { |
7d03f82f | 536 | #if defined(TARGET_HAS_ICE) |
a1d1bb31 AL |
537 | CPUBreakpoint *bp; |
538 | ||
72cf2d4f | 539 | QTAILQ_FOREACH(bp, &env->breakpoints, entry) { |
a1d1bb31 AL |
540 | if (bp->pc == pc && bp->flags == flags) { |
541 | cpu_breakpoint_remove_by_ref(env, bp); | |
542 | return 0; | |
543 | } | |
7d03f82f | 544 | } |
a1d1bb31 AL |
545 | return -ENOENT; |
546 | #else | |
547 | return -ENOSYS; | |
7d03f82f EI |
548 | #endif |
549 | } | |
550 | ||
a1d1bb31 | 551 | /* Remove a specific breakpoint by reference. */ |
9349b4f9 | 552 | void cpu_breakpoint_remove_by_ref(CPUArchState *env, CPUBreakpoint *breakpoint) |
4c3a88a2 | 553 | { |
1fddef4b | 554 | #if defined(TARGET_HAS_ICE) |
72cf2d4f | 555 | QTAILQ_REMOVE(&env->breakpoints, breakpoint, entry); |
d720b93d | 556 | |
00b941e5 | 557 | breakpoint_invalidate(ENV_GET_CPU(env), breakpoint->pc); |
a1d1bb31 | 558 | |
7267c094 | 559 | g_free(breakpoint); |
a1d1bb31 AL |
560 | #endif |
561 | } | |
562 | ||
563 | /* Remove all matching breakpoints. */ | |
9349b4f9 | 564 | void cpu_breakpoint_remove_all(CPUArchState *env, int mask) |
a1d1bb31 AL |
565 | { |
566 | #if defined(TARGET_HAS_ICE) | |
c0ce998e | 567 | CPUBreakpoint *bp, *next; |
a1d1bb31 | 568 | |
72cf2d4f | 569 | QTAILQ_FOREACH_SAFE(bp, &env->breakpoints, entry, next) { |
a1d1bb31 AL |
570 | if (bp->flags & mask) |
571 | cpu_breakpoint_remove_by_ref(env, bp); | |
c0ce998e | 572 | } |
4c3a88a2 FB |
573 | #endif |
574 | } | |
575 | ||
c33a346e FB |
576 | /* enable or disable single step mode. EXCP_DEBUG is returned by the |
577 | CPU loop after each instruction */ | |
3825b28f | 578 | void cpu_single_step(CPUState *cpu, int enabled) |
c33a346e | 579 | { |
1fddef4b | 580 | #if defined(TARGET_HAS_ICE) |
ed2803da AF |
581 | if (cpu->singlestep_enabled != enabled) { |
582 | cpu->singlestep_enabled = enabled; | |
583 | if (kvm_enabled()) { | |
38e478ec | 584 | kvm_update_guest_debug(cpu, 0); |
ed2803da | 585 | } else { |
ccbb4d44 | 586 | /* must flush all the translated code to avoid inconsistencies */ |
e22a25c9 | 587 | /* XXX: only flush what is necessary */ |
38e478ec | 588 | CPUArchState *env = cpu->env_ptr; |
e22a25c9 AL |
589 | tb_flush(env); |
590 | } | |
c33a346e FB |
591 | } |
592 | #endif | |
593 | } | |
594 | ||
9349b4f9 | 595 | void cpu_abort(CPUArchState *env, const char *fmt, ...) |
7501267e | 596 | { |
878096ee | 597 | CPUState *cpu = ENV_GET_CPU(env); |
7501267e | 598 | va_list ap; |
493ae1f0 | 599 | va_list ap2; |
7501267e FB |
600 | |
601 | va_start(ap, fmt); | |
493ae1f0 | 602 | va_copy(ap2, ap); |
7501267e FB |
603 | fprintf(stderr, "qemu: fatal: "); |
604 | vfprintf(stderr, fmt, ap); | |
605 | fprintf(stderr, "\n"); | |
878096ee | 606 | cpu_dump_state(cpu, stderr, fprintf, CPU_DUMP_FPU | CPU_DUMP_CCOP); |
93fcfe39 AL |
607 | if (qemu_log_enabled()) { |
608 | qemu_log("qemu: fatal: "); | |
609 | qemu_log_vprintf(fmt, ap2); | |
610 | qemu_log("\n"); | |
a0762859 | 611 | log_cpu_state(cpu, CPU_DUMP_FPU | CPU_DUMP_CCOP); |
31b1a7b4 | 612 | qemu_log_flush(); |
93fcfe39 | 613 | qemu_log_close(); |
924edcae | 614 | } |
493ae1f0 | 615 | va_end(ap2); |
f9373291 | 616 | va_end(ap); |
fd052bf6 RV |
617 | #if defined(CONFIG_USER_ONLY) |
618 | { | |
619 | struct sigaction act; | |
620 | sigfillset(&act.sa_mask); | |
621 | act.sa_handler = SIG_DFL; | |
622 | sigaction(SIGABRT, &act, NULL); | |
623 | } | |
624 | #endif | |
7501267e FB |
625 | abort(); |
626 | } | |
627 | ||
9349b4f9 | 628 | CPUArchState *cpu_copy(CPUArchState *env) |
c5be9f08 | 629 | { |
9349b4f9 | 630 | CPUArchState *new_env = cpu_init(env->cpu_model_str); |
5a38f081 AL |
631 | #if defined(TARGET_HAS_ICE) |
632 | CPUBreakpoint *bp; | |
633 | CPUWatchpoint *wp; | |
634 | #endif | |
635 | ||
b24c882b AG |
636 | /* Reset non arch specific state */ |
637 | cpu_reset(ENV_GET_CPU(new_env)); | |
638 | ||
639 | /* Copy arch specific state into the new CPU */ | |
9349b4f9 | 640 | memcpy(new_env, env, sizeof(CPUArchState)); |
5a38f081 | 641 | |
5a38f081 AL |
642 | /* Clone all break/watchpoints. |
643 | Note: Once we support ptrace with hw-debug register access, make sure | |
644 | BP_CPU break/watchpoints are handled correctly on clone. */ | |
72cf2d4f BS |
645 | QTAILQ_INIT(&env->breakpoints); |
646 | QTAILQ_INIT(&env->watchpoints); | |
5a38f081 | 647 | #if defined(TARGET_HAS_ICE) |
72cf2d4f | 648 | QTAILQ_FOREACH(bp, &env->breakpoints, entry) { |
5a38f081 AL |
649 | cpu_breakpoint_insert(new_env, bp->pc, bp->flags, NULL); |
650 | } | |
72cf2d4f | 651 | QTAILQ_FOREACH(wp, &env->watchpoints, entry) { |
5a38f081 AL |
652 | cpu_watchpoint_insert(new_env, wp->vaddr, (~wp->len_mask) + 1, |
653 | wp->flags, NULL); | |
654 | } | |
655 | #endif | |
656 | ||
c5be9f08 TS |
657 | return new_env; |
658 | } | |
659 | ||
0124311e | 660 | #if !defined(CONFIG_USER_ONLY) |
d24981d3 JQ |
661 | static void tlb_reset_dirty_range_all(ram_addr_t start, ram_addr_t end, |
662 | uintptr_t length) | |
663 | { | |
664 | uintptr_t start1; | |
665 | ||
666 | /* we modify the TLB cache so that the dirty bit will be set again | |
667 | when accessing the range */ | |
668 | start1 = (uintptr_t)qemu_safe_ram_ptr(start); | |
669 | /* Check that we don't span multiple blocks - this breaks the | |
670 | address comparisons below. */ | |
671 | if ((uintptr_t)qemu_safe_ram_ptr(end - 1) - start1 | |
672 | != (end - 1) - start) { | |
673 | abort(); | |
674 | } | |
675 | cpu_tlb_reset_dirty_all(start1, length); | |
676 | ||
677 | } | |
678 | ||
5579c7f3 | 679 | /* Note: start and end must be within the same ram block. */ |
c227f099 | 680 | void cpu_physical_memory_reset_dirty(ram_addr_t start, ram_addr_t end, |
0a962c02 | 681 | int dirty_flags) |
1ccde1cb | 682 | { |
d24981d3 | 683 | uintptr_t length; |
1ccde1cb FB |
684 | |
685 | start &= TARGET_PAGE_MASK; | |
686 | end = TARGET_PAGE_ALIGN(end); | |
687 | ||
688 | length = end - start; | |
689 | if (length == 0) | |
690 | return; | |
f7c11b53 | 691 | cpu_physical_memory_mask_dirty_range(start, length, dirty_flags); |
f23db169 | 692 | |
d24981d3 JQ |
693 | if (tcg_enabled()) { |
694 | tlb_reset_dirty_range_all(start, end, length); | |
5579c7f3 | 695 | } |
1ccde1cb FB |
696 | } |
697 | ||
8b9c99d9 | 698 | static int cpu_physical_memory_set_dirty_tracking(int enable) |
74576198 | 699 | { |
f6f3fbca | 700 | int ret = 0; |
74576198 | 701 | in_migration = enable; |
f6f3fbca | 702 | return ret; |
74576198 AL |
703 | } |
704 | ||
a8170e5e | 705 | hwaddr memory_region_section_get_iotlb(CPUArchState *env, |
149f54b5 PB |
706 | MemoryRegionSection *section, |
707 | target_ulong vaddr, | |
708 | hwaddr paddr, hwaddr xlat, | |
709 | int prot, | |
710 | target_ulong *address) | |
e5548617 | 711 | { |
a8170e5e | 712 | hwaddr iotlb; |
e5548617 BS |
713 | CPUWatchpoint *wp; |
714 | ||
cc5bea60 | 715 | if (memory_region_is_ram(section->mr)) { |
e5548617 BS |
716 | /* Normal RAM. */ |
717 | iotlb = (memory_region_get_ram_addr(section->mr) & TARGET_PAGE_MASK) | |
149f54b5 | 718 | + xlat; |
e5548617 | 719 | if (!section->readonly) { |
b41aac4f | 720 | iotlb |= PHYS_SECTION_NOTDIRTY; |
e5548617 | 721 | } else { |
b41aac4f | 722 | iotlb |= PHYS_SECTION_ROM; |
e5548617 BS |
723 | } |
724 | } else { | |
0475d94f | 725 | iotlb = section - address_space_memory.dispatch->sections; |
149f54b5 | 726 | iotlb += xlat; |
e5548617 BS |
727 | } |
728 | ||
729 | /* Make accesses to pages with watchpoints go via the | |
730 | watchpoint trap routines. */ | |
731 | QTAILQ_FOREACH(wp, &env->watchpoints, entry) { | |
732 | if (vaddr == (wp->vaddr & TARGET_PAGE_MASK)) { | |
733 | /* Avoid trapping reads of pages with a write breakpoint. */ | |
734 | if ((prot & PAGE_WRITE) || (wp->flags & BP_MEM_READ)) { | |
b41aac4f | 735 | iotlb = PHYS_SECTION_WATCH + paddr; |
e5548617 BS |
736 | *address |= TLB_MMIO; |
737 | break; | |
738 | } | |
739 | } | |
740 | } | |
741 | ||
742 | return iotlb; | |
743 | } | |
9fa3e853 FB |
744 | #endif /* defined(CONFIG_USER_ONLY) */ |
745 | ||
e2eef170 | 746 | #if !defined(CONFIG_USER_ONLY) |
8da3ff18 | 747 | |
c227f099 | 748 | static int subpage_register (subpage_t *mmio, uint32_t start, uint32_t end, |
5312bd8b | 749 | uint16_t section); |
acc9d80b | 750 | static subpage_t *subpage_init(AddressSpace *as, hwaddr base); |
54688b1e | 751 | |
91138037 MA |
752 | static void *(*phys_mem_alloc)(ram_addr_t size) = qemu_anon_ram_alloc; |
753 | ||
754 | /* | |
755 | * Set a custom physical guest memory alloator. | |
756 | * Accelerators with unusual needs may need this. Hopefully, we can | |
757 | * get rid of it eventually. | |
758 | */ | |
759 | void phys_mem_set_alloc(void *(*alloc)(ram_addr_t)) | |
760 | { | |
761 | phys_mem_alloc = alloc; | |
762 | } | |
763 | ||
5312bd8b AK |
764 | static uint16_t phys_section_add(MemoryRegionSection *section) |
765 | { | |
68f3f65b PB |
766 | /* The physical section number is ORed with a page-aligned |
767 | * pointer to produce the iotlb entries. Thus it should | |
768 | * never overflow into the page-aligned value. | |
769 | */ | |
9affd6fc | 770 | assert(next_map.sections_nb < TARGET_PAGE_SIZE); |
68f3f65b | 771 | |
9affd6fc PB |
772 | if (next_map.sections_nb == next_map.sections_nb_alloc) { |
773 | next_map.sections_nb_alloc = MAX(next_map.sections_nb_alloc * 2, | |
774 | 16); | |
775 | next_map.sections = g_renew(MemoryRegionSection, next_map.sections, | |
776 | next_map.sections_nb_alloc); | |
5312bd8b | 777 | } |
9affd6fc | 778 | next_map.sections[next_map.sections_nb] = *section; |
dfde4e6e | 779 | memory_region_ref(section->mr); |
9affd6fc | 780 | return next_map.sections_nb++; |
5312bd8b AK |
781 | } |
782 | ||
058bc4b5 PB |
783 | static void phys_section_destroy(MemoryRegion *mr) |
784 | { | |
dfde4e6e PB |
785 | memory_region_unref(mr); |
786 | ||
058bc4b5 PB |
787 | if (mr->subpage) { |
788 | subpage_t *subpage = container_of(mr, subpage_t, iomem); | |
789 | memory_region_destroy(&subpage->iomem); | |
790 | g_free(subpage); | |
791 | } | |
792 | } | |
793 | ||
6092666e | 794 | static void phys_sections_free(PhysPageMap *map) |
5312bd8b | 795 | { |
9affd6fc PB |
796 | while (map->sections_nb > 0) { |
797 | MemoryRegionSection *section = &map->sections[--map->sections_nb]; | |
058bc4b5 PB |
798 | phys_section_destroy(section->mr); |
799 | } | |
9affd6fc PB |
800 | g_free(map->sections); |
801 | g_free(map->nodes); | |
6092666e | 802 | g_free(map); |
5312bd8b AK |
803 | } |
804 | ||
ac1970fb | 805 | static void register_subpage(AddressSpaceDispatch *d, MemoryRegionSection *section) |
0f0cb164 AK |
806 | { |
807 | subpage_t *subpage; | |
a8170e5e | 808 | hwaddr base = section->offset_within_address_space |
0f0cb164 | 809 | & TARGET_PAGE_MASK; |
9affd6fc PB |
810 | MemoryRegionSection *existing = phys_page_find(d->phys_map, base >> TARGET_PAGE_BITS, |
811 | next_map.nodes, next_map.sections); | |
0f0cb164 AK |
812 | MemoryRegionSection subsection = { |
813 | .offset_within_address_space = base, | |
052e87b0 | 814 | .size = int128_make64(TARGET_PAGE_SIZE), |
0f0cb164 | 815 | }; |
a8170e5e | 816 | hwaddr start, end; |
0f0cb164 | 817 | |
f3705d53 | 818 | assert(existing->mr->subpage || existing->mr == &io_mem_unassigned); |
0f0cb164 | 819 | |
f3705d53 | 820 | if (!(existing->mr->subpage)) { |
acc9d80b | 821 | subpage = subpage_init(d->as, base); |
0f0cb164 | 822 | subsection.mr = &subpage->iomem; |
ac1970fb | 823 | phys_page_set(d, base >> TARGET_PAGE_BITS, 1, |
2999097b | 824 | phys_section_add(&subsection)); |
0f0cb164 | 825 | } else { |
f3705d53 | 826 | subpage = container_of(existing->mr, subpage_t, iomem); |
0f0cb164 AK |
827 | } |
828 | start = section->offset_within_address_space & ~TARGET_PAGE_MASK; | |
052e87b0 | 829 | end = start + int128_get64(section->size) - 1; |
0f0cb164 AK |
830 | subpage_register(subpage, start, end, phys_section_add(section)); |
831 | } | |
832 | ||
833 | ||
052e87b0 PB |
834 | static void register_multipage(AddressSpaceDispatch *d, |
835 | MemoryRegionSection *section) | |
33417e70 | 836 | { |
a8170e5e | 837 | hwaddr start_addr = section->offset_within_address_space; |
5312bd8b | 838 | uint16_t section_index = phys_section_add(section); |
052e87b0 PB |
839 | uint64_t num_pages = int128_get64(int128_rshift(section->size, |
840 | TARGET_PAGE_BITS)); | |
dd81124b | 841 | |
733d5ef5 PB |
842 | assert(num_pages); |
843 | phys_page_set(d, start_addr >> TARGET_PAGE_BITS, num_pages, section_index); | |
33417e70 FB |
844 | } |
845 | ||
ac1970fb | 846 | static void mem_add(MemoryListener *listener, MemoryRegionSection *section) |
0f0cb164 | 847 | { |
89ae337a | 848 | AddressSpace *as = container_of(listener, AddressSpace, dispatch_listener); |
00752703 | 849 | AddressSpaceDispatch *d = as->next_dispatch; |
99b9cc06 | 850 | MemoryRegionSection now = *section, remain = *section; |
052e87b0 | 851 | Int128 page_size = int128_make64(TARGET_PAGE_SIZE); |
0f0cb164 | 852 | |
733d5ef5 PB |
853 | if (now.offset_within_address_space & ~TARGET_PAGE_MASK) { |
854 | uint64_t left = TARGET_PAGE_ALIGN(now.offset_within_address_space) | |
855 | - now.offset_within_address_space; | |
856 | ||
052e87b0 | 857 | now.size = int128_min(int128_make64(left), now.size); |
ac1970fb | 858 | register_subpage(d, &now); |
733d5ef5 | 859 | } else { |
052e87b0 | 860 | now.size = int128_zero(); |
733d5ef5 | 861 | } |
052e87b0 PB |
862 | while (int128_ne(remain.size, now.size)) { |
863 | remain.size = int128_sub(remain.size, now.size); | |
864 | remain.offset_within_address_space += int128_get64(now.size); | |
865 | remain.offset_within_region += int128_get64(now.size); | |
69b67646 | 866 | now = remain; |
052e87b0 | 867 | if (int128_lt(remain.size, page_size)) { |
733d5ef5 | 868 | register_subpage(d, &now); |
88266249 | 869 | } else if (remain.offset_within_address_space & ~TARGET_PAGE_MASK) { |
052e87b0 | 870 | now.size = page_size; |
ac1970fb | 871 | register_subpage(d, &now); |
69b67646 | 872 | } else { |
052e87b0 | 873 | now.size = int128_and(now.size, int128_neg(page_size)); |
ac1970fb | 874 | register_multipage(d, &now); |
69b67646 | 875 | } |
0f0cb164 AK |
876 | } |
877 | } | |
878 | ||
62a2744c SY |
879 | void qemu_flush_coalesced_mmio_buffer(void) |
880 | { | |
881 | if (kvm_enabled()) | |
882 | kvm_flush_coalesced_mmio_buffer(); | |
883 | } | |
884 | ||
b2a8658e UD |
885 | void qemu_mutex_lock_ramlist(void) |
886 | { | |
887 | qemu_mutex_lock(&ram_list.mutex); | |
888 | } | |
889 | ||
890 | void qemu_mutex_unlock_ramlist(void) | |
891 | { | |
892 | qemu_mutex_unlock(&ram_list.mutex); | |
893 | } | |
894 | ||
e1e84ba0 | 895 | #ifdef __linux__ |
c902760f MT |
896 | |
897 | #include <sys/vfs.h> | |
898 | ||
899 | #define HUGETLBFS_MAGIC 0x958458f6 | |
900 | ||
901 | static long gethugepagesize(const char *path) | |
902 | { | |
903 | struct statfs fs; | |
904 | int ret; | |
905 | ||
906 | do { | |
9742bf26 | 907 | ret = statfs(path, &fs); |
c902760f MT |
908 | } while (ret != 0 && errno == EINTR); |
909 | ||
910 | if (ret != 0) { | |
9742bf26 YT |
911 | perror(path); |
912 | return 0; | |
c902760f MT |
913 | } |
914 | ||
915 | if (fs.f_type != HUGETLBFS_MAGIC) | |
9742bf26 | 916 | fprintf(stderr, "Warning: path not on HugeTLBFS: %s\n", path); |
c902760f MT |
917 | |
918 | return fs.f_bsize; | |
919 | } | |
920 | ||
04b16653 AW |
921 | static void *file_ram_alloc(RAMBlock *block, |
922 | ram_addr_t memory, | |
923 | const char *path) | |
c902760f MT |
924 | { |
925 | char *filename; | |
8ca761f6 PF |
926 | char *sanitized_name; |
927 | char *c; | |
c902760f MT |
928 | void *area; |
929 | int fd; | |
930 | #ifdef MAP_POPULATE | |
931 | int flags; | |
932 | #endif | |
933 | unsigned long hpagesize; | |
934 | ||
935 | hpagesize = gethugepagesize(path); | |
936 | if (!hpagesize) { | |
9742bf26 | 937 | return NULL; |
c902760f MT |
938 | } |
939 | ||
940 | if (memory < hpagesize) { | |
941 | return NULL; | |
942 | } | |
943 | ||
944 | if (kvm_enabled() && !kvm_has_sync_mmu()) { | |
945 | fprintf(stderr, "host lacks kvm mmu notifiers, -mem-path unsupported\n"); | |
946 | return NULL; | |
947 | } | |
948 | ||
8ca761f6 PF |
949 | /* Make name safe to use with mkstemp by replacing '/' with '_'. */ |
950 | sanitized_name = g_strdup(block->mr->name); | |
951 | for (c = sanitized_name; *c != '\0'; c++) { | |
952 | if (*c == '/') | |
953 | *c = '_'; | |
954 | } | |
955 | ||
956 | filename = g_strdup_printf("%s/qemu_back_mem.%s.XXXXXX", path, | |
957 | sanitized_name); | |
958 | g_free(sanitized_name); | |
c902760f MT |
959 | |
960 | fd = mkstemp(filename); | |
961 | if (fd < 0) { | |
9742bf26 | 962 | perror("unable to create backing store for hugepages"); |
e4ada482 | 963 | g_free(filename); |
9742bf26 | 964 | return NULL; |
c902760f MT |
965 | } |
966 | unlink(filename); | |
e4ada482 | 967 | g_free(filename); |
c902760f MT |
968 | |
969 | memory = (memory+hpagesize-1) & ~(hpagesize-1); | |
970 | ||
971 | /* | |
972 | * ftruncate is not supported by hugetlbfs in older | |
973 | * hosts, so don't bother bailing out on errors. | |
974 | * If anything goes wrong with it under other filesystems, | |
975 | * mmap will fail. | |
976 | */ | |
977 | if (ftruncate(fd, memory)) | |
9742bf26 | 978 | perror("ftruncate"); |
c902760f MT |
979 | |
980 | #ifdef MAP_POPULATE | |
981 | /* NB: MAP_POPULATE won't exhaustively alloc all phys pages in the case | |
982 | * MAP_PRIVATE is requested. For mem_prealloc we mmap as MAP_SHARED | |
983 | * to sidestep this quirk. | |
984 | */ | |
985 | flags = mem_prealloc ? MAP_POPULATE | MAP_SHARED : MAP_PRIVATE; | |
986 | area = mmap(0, memory, PROT_READ | PROT_WRITE, flags, fd, 0); | |
987 | #else | |
988 | area = mmap(0, memory, PROT_READ | PROT_WRITE, MAP_PRIVATE, fd, 0); | |
989 | #endif | |
990 | if (area == MAP_FAILED) { | |
9742bf26 YT |
991 | perror("file_ram_alloc: can't mmap RAM pages"); |
992 | close(fd); | |
993 | return (NULL); | |
c902760f | 994 | } |
04b16653 | 995 | block->fd = fd; |
c902760f MT |
996 | return area; |
997 | } | |
e1e84ba0 MA |
998 | #else |
999 | static void *file_ram_alloc(RAMBlock *block, | |
1000 | ram_addr_t memory, | |
1001 | const char *path) | |
1002 | { | |
1003 | fprintf(stderr, "-mem-path not supported on this host\n"); | |
1004 | exit(1); | |
1005 | } | |
c902760f MT |
1006 | #endif |
1007 | ||
d17b5288 | 1008 | static ram_addr_t find_ram_offset(ram_addr_t size) |
04b16653 AW |
1009 | { |
1010 | RAMBlock *block, *next_block; | |
3e837b2c | 1011 | ram_addr_t offset = RAM_ADDR_MAX, mingap = RAM_ADDR_MAX; |
04b16653 | 1012 | |
49cd9ac6 SH |
1013 | assert(size != 0); /* it would hand out same offset multiple times */ |
1014 | ||
a3161038 | 1015 | if (QTAILQ_EMPTY(&ram_list.blocks)) |
04b16653 AW |
1016 | return 0; |
1017 | ||
a3161038 | 1018 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { |
f15fbc4b | 1019 | ram_addr_t end, next = RAM_ADDR_MAX; |
04b16653 AW |
1020 | |
1021 | end = block->offset + block->length; | |
1022 | ||
a3161038 | 1023 | QTAILQ_FOREACH(next_block, &ram_list.blocks, next) { |
04b16653 AW |
1024 | if (next_block->offset >= end) { |
1025 | next = MIN(next, next_block->offset); | |
1026 | } | |
1027 | } | |
1028 | if (next - end >= size && next - end < mingap) { | |
3e837b2c | 1029 | offset = end; |
04b16653 AW |
1030 | mingap = next - end; |
1031 | } | |
1032 | } | |
3e837b2c AW |
1033 | |
1034 | if (offset == RAM_ADDR_MAX) { | |
1035 | fprintf(stderr, "Failed to find gap of requested size: %" PRIu64 "\n", | |
1036 | (uint64_t)size); | |
1037 | abort(); | |
1038 | } | |
1039 | ||
04b16653 AW |
1040 | return offset; |
1041 | } | |
1042 | ||
652d7ec2 | 1043 | ram_addr_t last_ram_offset(void) |
d17b5288 AW |
1044 | { |
1045 | RAMBlock *block; | |
1046 | ram_addr_t last = 0; | |
1047 | ||
a3161038 | 1048 | QTAILQ_FOREACH(block, &ram_list.blocks, next) |
d17b5288 AW |
1049 | last = MAX(last, block->offset + block->length); |
1050 | ||
1051 | return last; | |
1052 | } | |
1053 | ||
ddb97f1d JB |
1054 | static void qemu_ram_setup_dump(void *addr, ram_addr_t size) |
1055 | { | |
1056 | int ret; | |
ddb97f1d JB |
1057 | |
1058 | /* Use MADV_DONTDUMP, if user doesn't want the guest memory in the core */ | |
2ff3de68 MA |
1059 | if (!qemu_opt_get_bool(qemu_get_machine_opts(), |
1060 | "dump-guest-core", true)) { | |
ddb97f1d JB |
1061 | ret = qemu_madvise(addr, size, QEMU_MADV_DONTDUMP); |
1062 | if (ret) { | |
1063 | perror("qemu_madvise"); | |
1064 | fprintf(stderr, "madvise doesn't support MADV_DONTDUMP, " | |
1065 | "but dump_guest_core=off specified\n"); | |
1066 | } | |
1067 | } | |
1068 | } | |
1069 | ||
c5705a77 | 1070 | void qemu_ram_set_idstr(ram_addr_t addr, const char *name, DeviceState *dev) |
84b89d78 CM |
1071 | { |
1072 | RAMBlock *new_block, *block; | |
1073 | ||
c5705a77 | 1074 | new_block = NULL; |
a3161038 | 1075 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { |
c5705a77 AK |
1076 | if (block->offset == addr) { |
1077 | new_block = block; | |
1078 | break; | |
1079 | } | |
1080 | } | |
1081 | assert(new_block); | |
1082 | assert(!new_block->idstr[0]); | |
84b89d78 | 1083 | |
09e5ab63 AL |
1084 | if (dev) { |
1085 | char *id = qdev_get_dev_path(dev); | |
84b89d78 CM |
1086 | if (id) { |
1087 | snprintf(new_block->idstr, sizeof(new_block->idstr), "%s/", id); | |
7267c094 | 1088 | g_free(id); |
84b89d78 CM |
1089 | } |
1090 | } | |
1091 | pstrcat(new_block->idstr, sizeof(new_block->idstr), name); | |
1092 | ||
b2a8658e UD |
1093 | /* This assumes the iothread lock is taken here too. */ |
1094 | qemu_mutex_lock_ramlist(); | |
a3161038 | 1095 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { |
c5705a77 | 1096 | if (block != new_block && !strcmp(block->idstr, new_block->idstr)) { |
84b89d78 CM |
1097 | fprintf(stderr, "RAMBlock \"%s\" already registered, abort!\n", |
1098 | new_block->idstr); | |
1099 | abort(); | |
1100 | } | |
1101 | } | |
b2a8658e | 1102 | qemu_mutex_unlock_ramlist(); |
c5705a77 AK |
1103 | } |
1104 | ||
8490fc78 LC |
1105 | static int memory_try_enable_merging(void *addr, size_t len) |
1106 | { | |
2ff3de68 | 1107 | if (!qemu_opt_get_bool(qemu_get_machine_opts(), "mem-merge", true)) { |
8490fc78 LC |
1108 | /* disabled by the user */ |
1109 | return 0; | |
1110 | } | |
1111 | ||
1112 | return qemu_madvise(addr, len, QEMU_MADV_MERGEABLE); | |
1113 | } | |
1114 | ||
c5705a77 AK |
1115 | ram_addr_t qemu_ram_alloc_from_ptr(ram_addr_t size, void *host, |
1116 | MemoryRegion *mr) | |
1117 | { | |
abb26d63 | 1118 | RAMBlock *block, *new_block; |
c5705a77 AK |
1119 | |
1120 | size = TARGET_PAGE_ALIGN(size); | |
1121 | new_block = g_malloc0(sizeof(*new_block)); | |
3435f395 | 1122 | new_block->fd = -1; |
84b89d78 | 1123 | |
b2a8658e UD |
1124 | /* This assumes the iothread lock is taken here too. */ |
1125 | qemu_mutex_lock_ramlist(); | |
7c637366 | 1126 | new_block->mr = mr; |
432d268c | 1127 | new_block->offset = find_ram_offset(size); |
6977dfe6 YT |
1128 | if (host) { |
1129 | new_block->host = host; | |
cd19cfa2 | 1130 | new_block->flags |= RAM_PREALLOC_MASK; |
dfeaf2ab MA |
1131 | } else if (xen_enabled()) { |
1132 | if (mem_path) { | |
1133 | fprintf(stderr, "-mem-path not supported with Xen\n"); | |
1134 | exit(1); | |
1135 | } | |
1136 | xen_ram_alloc(new_block->offset, size, mr); | |
6977dfe6 YT |
1137 | } else { |
1138 | if (mem_path) { | |
e1e84ba0 MA |
1139 | if (phys_mem_alloc != qemu_anon_ram_alloc) { |
1140 | /* | |
1141 | * file_ram_alloc() needs to allocate just like | |
1142 | * phys_mem_alloc, but we haven't bothered to provide | |
1143 | * a hook there. | |
1144 | */ | |
1145 | fprintf(stderr, | |
1146 | "-mem-path not supported with this accelerator\n"); | |
1147 | exit(1); | |
1148 | } | |
6977dfe6 | 1149 | new_block->host = file_ram_alloc(new_block, size, mem_path); |
0628c182 MA |
1150 | } |
1151 | if (!new_block->host) { | |
91138037 | 1152 | new_block->host = phys_mem_alloc(size); |
39228250 MA |
1153 | if (!new_block->host) { |
1154 | fprintf(stderr, "Cannot set up guest memory '%s': %s\n", | |
1155 | new_block->mr->name, strerror(errno)); | |
1156 | exit(1); | |
1157 | } | |
8490fc78 | 1158 | memory_try_enable_merging(new_block->host, size); |
6977dfe6 | 1159 | } |
c902760f | 1160 | } |
94a6b54f PB |
1161 | new_block->length = size; |
1162 | ||
abb26d63 PB |
1163 | /* Keep the list sorted from biggest to smallest block. */ |
1164 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { | |
1165 | if (block->length < new_block->length) { | |
1166 | break; | |
1167 | } | |
1168 | } | |
1169 | if (block) { | |
1170 | QTAILQ_INSERT_BEFORE(block, new_block, next); | |
1171 | } else { | |
1172 | QTAILQ_INSERT_TAIL(&ram_list.blocks, new_block, next); | |
1173 | } | |
0d6d3c87 | 1174 | ram_list.mru_block = NULL; |
94a6b54f | 1175 | |
f798b07f | 1176 | ram_list.version++; |
b2a8658e | 1177 | qemu_mutex_unlock_ramlist(); |
f798b07f | 1178 | |
7267c094 | 1179 | ram_list.phys_dirty = g_realloc(ram_list.phys_dirty, |
04b16653 | 1180 | last_ram_offset() >> TARGET_PAGE_BITS); |
5fda043f IM |
1181 | memset(ram_list.phys_dirty + (new_block->offset >> TARGET_PAGE_BITS), |
1182 | 0, size >> TARGET_PAGE_BITS); | |
1720aeee | 1183 | cpu_physical_memory_set_dirty_range(new_block->offset, size, 0xff); |
94a6b54f | 1184 | |
ddb97f1d | 1185 | qemu_ram_setup_dump(new_block->host, size); |
ad0b5321 | 1186 | qemu_madvise(new_block->host, size, QEMU_MADV_HUGEPAGE); |
ddb97f1d | 1187 | |
6f0437e8 JK |
1188 | if (kvm_enabled()) |
1189 | kvm_setup_guest_memory(new_block->host, size); | |
1190 | ||
94a6b54f PB |
1191 | return new_block->offset; |
1192 | } | |
e9a1ab19 | 1193 | |
c5705a77 | 1194 | ram_addr_t qemu_ram_alloc(ram_addr_t size, MemoryRegion *mr) |
6977dfe6 | 1195 | { |
c5705a77 | 1196 | return qemu_ram_alloc_from_ptr(size, NULL, mr); |
6977dfe6 YT |
1197 | } |
1198 | ||
1f2e98b6 AW |
1199 | void qemu_ram_free_from_ptr(ram_addr_t addr) |
1200 | { | |
1201 | RAMBlock *block; | |
1202 | ||
b2a8658e UD |
1203 | /* This assumes the iothread lock is taken here too. */ |
1204 | qemu_mutex_lock_ramlist(); | |
a3161038 | 1205 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { |
1f2e98b6 | 1206 | if (addr == block->offset) { |
a3161038 | 1207 | QTAILQ_REMOVE(&ram_list.blocks, block, next); |
0d6d3c87 | 1208 | ram_list.mru_block = NULL; |
f798b07f | 1209 | ram_list.version++; |
7267c094 | 1210 | g_free(block); |
b2a8658e | 1211 | break; |
1f2e98b6 AW |
1212 | } |
1213 | } | |
b2a8658e | 1214 | qemu_mutex_unlock_ramlist(); |
1f2e98b6 AW |
1215 | } |
1216 | ||
c227f099 | 1217 | void qemu_ram_free(ram_addr_t addr) |
e9a1ab19 | 1218 | { |
04b16653 AW |
1219 | RAMBlock *block; |
1220 | ||
b2a8658e UD |
1221 | /* This assumes the iothread lock is taken here too. */ |
1222 | qemu_mutex_lock_ramlist(); | |
a3161038 | 1223 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { |
04b16653 | 1224 | if (addr == block->offset) { |
a3161038 | 1225 | QTAILQ_REMOVE(&ram_list.blocks, block, next); |
0d6d3c87 | 1226 | ram_list.mru_block = NULL; |
f798b07f | 1227 | ram_list.version++; |
cd19cfa2 HY |
1228 | if (block->flags & RAM_PREALLOC_MASK) { |
1229 | ; | |
dfeaf2ab MA |
1230 | } else if (xen_enabled()) { |
1231 | xen_invalidate_map_cache_entry(block->host); | |
3435f395 MA |
1232 | } else if (block->fd >= 0) { |
1233 | munmap(block->host, block->length); | |
1234 | close(block->fd); | |
04b16653 | 1235 | } else { |
dfeaf2ab | 1236 | qemu_anon_ram_free(block->host, block->length); |
04b16653 | 1237 | } |
7267c094 | 1238 | g_free(block); |
b2a8658e | 1239 | break; |
04b16653 AW |
1240 | } |
1241 | } | |
b2a8658e | 1242 | qemu_mutex_unlock_ramlist(); |
04b16653 | 1243 | |
e9a1ab19 FB |
1244 | } |
1245 | ||
cd19cfa2 HY |
1246 | #ifndef _WIN32 |
1247 | void qemu_ram_remap(ram_addr_t addr, ram_addr_t length) | |
1248 | { | |
1249 | RAMBlock *block; | |
1250 | ram_addr_t offset; | |
1251 | int flags; | |
1252 | void *area, *vaddr; | |
1253 | ||
a3161038 | 1254 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { |
cd19cfa2 HY |
1255 | offset = addr - block->offset; |
1256 | if (offset < block->length) { | |
1257 | vaddr = block->host + offset; | |
1258 | if (block->flags & RAM_PREALLOC_MASK) { | |
1259 | ; | |
dfeaf2ab MA |
1260 | } else if (xen_enabled()) { |
1261 | abort(); | |
cd19cfa2 HY |
1262 | } else { |
1263 | flags = MAP_FIXED; | |
1264 | munmap(vaddr, length); | |
3435f395 | 1265 | if (block->fd >= 0) { |
cd19cfa2 | 1266 | #ifdef MAP_POPULATE |
3435f395 MA |
1267 | flags |= mem_prealloc ? MAP_POPULATE | MAP_SHARED : |
1268 | MAP_PRIVATE; | |
fd28aa13 | 1269 | #else |
3435f395 | 1270 | flags |= MAP_PRIVATE; |
cd19cfa2 | 1271 | #endif |
3435f395 MA |
1272 | area = mmap(vaddr, length, PROT_READ | PROT_WRITE, |
1273 | flags, block->fd, offset); | |
cd19cfa2 | 1274 | } else { |
2eb9fbaa MA |
1275 | /* |
1276 | * Remap needs to match alloc. Accelerators that | |
1277 | * set phys_mem_alloc never remap. If they did, | |
1278 | * we'd need a remap hook here. | |
1279 | */ | |
1280 | assert(phys_mem_alloc == qemu_anon_ram_alloc); | |
1281 | ||
cd19cfa2 HY |
1282 | flags |= MAP_PRIVATE | MAP_ANONYMOUS; |
1283 | area = mmap(vaddr, length, PROT_READ | PROT_WRITE, | |
1284 | flags, -1, 0); | |
cd19cfa2 HY |
1285 | } |
1286 | if (area != vaddr) { | |
f15fbc4b AP |
1287 | fprintf(stderr, "Could not remap addr: " |
1288 | RAM_ADDR_FMT "@" RAM_ADDR_FMT "\n", | |
cd19cfa2 HY |
1289 | length, addr); |
1290 | exit(1); | |
1291 | } | |
8490fc78 | 1292 | memory_try_enable_merging(vaddr, length); |
ddb97f1d | 1293 | qemu_ram_setup_dump(vaddr, length); |
cd19cfa2 HY |
1294 | } |
1295 | return; | |
1296 | } | |
1297 | } | |
1298 | } | |
1299 | #endif /* !_WIN32 */ | |
1300 | ||
1b5ec234 | 1301 | static RAMBlock *qemu_get_ram_block(ram_addr_t addr) |
dc828ca1 | 1302 | { |
94a6b54f PB |
1303 | RAMBlock *block; |
1304 | ||
b2a8658e | 1305 | /* The list is protected by the iothread lock here. */ |
0d6d3c87 PB |
1306 | block = ram_list.mru_block; |
1307 | if (block && addr - block->offset < block->length) { | |
1308 | goto found; | |
1309 | } | |
a3161038 | 1310 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { |
f471a17e | 1311 | if (addr - block->offset < block->length) { |
0d6d3c87 | 1312 | goto found; |
f471a17e | 1313 | } |
94a6b54f | 1314 | } |
f471a17e AW |
1315 | |
1316 | fprintf(stderr, "Bad ram offset %" PRIx64 "\n", (uint64_t)addr); | |
1317 | abort(); | |
1318 | ||
0d6d3c87 PB |
1319 | found: |
1320 | ram_list.mru_block = block; | |
1b5ec234 PB |
1321 | return block; |
1322 | } | |
1323 | ||
1324 | /* Return a host pointer to ram allocated with qemu_ram_alloc. | |
1325 | With the exception of the softmmu code in this file, this should | |
1326 | only be used for local memory (e.g. video ram) that the device owns, | |
1327 | and knows it isn't going to access beyond the end of the block. | |
1328 | ||
1329 | It should not be used for general purpose DMA. | |
1330 | Use cpu_physical_memory_map/cpu_physical_memory_rw instead. | |
1331 | */ | |
1332 | void *qemu_get_ram_ptr(ram_addr_t addr) | |
1333 | { | |
1334 | RAMBlock *block = qemu_get_ram_block(addr); | |
1335 | ||
0d6d3c87 PB |
1336 | if (xen_enabled()) { |
1337 | /* We need to check if the requested address is in the RAM | |
1338 | * because we don't want to map the entire memory in QEMU. | |
1339 | * In that case just map until the end of the page. | |
1340 | */ | |
1341 | if (block->offset == 0) { | |
1342 | return xen_map_cache(addr, 0, 0); | |
1343 | } else if (block->host == NULL) { | |
1344 | block->host = | |
1345 | xen_map_cache(block->offset, block->length, 1); | |
1346 | } | |
1347 | } | |
1348 | return block->host + (addr - block->offset); | |
dc828ca1 PB |
1349 | } |
1350 | ||
0d6d3c87 PB |
1351 | /* Return a host pointer to ram allocated with qemu_ram_alloc. Same as |
1352 | * qemu_get_ram_ptr but do not touch ram_list.mru_block. | |
1353 | * | |
1354 | * ??? Is this still necessary? | |
b2e0a138 | 1355 | */ |
8b9c99d9 | 1356 | static void *qemu_safe_ram_ptr(ram_addr_t addr) |
b2e0a138 MT |
1357 | { |
1358 | RAMBlock *block; | |
1359 | ||
b2a8658e | 1360 | /* The list is protected by the iothread lock here. */ |
a3161038 | 1361 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { |
b2e0a138 | 1362 | if (addr - block->offset < block->length) { |
868bb33f | 1363 | if (xen_enabled()) { |
432d268c JN |
1364 | /* We need to check if the requested address is in the RAM |
1365 | * because we don't want to map the entire memory in QEMU. | |
712c2b41 | 1366 | * In that case just map until the end of the page. |
432d268c JN |
1367 | */ |
1368 | if (block->offset == 0) { | |
e41d7c69 | 1369 | return xen_map_cache(addr, 0, 0); |
432d268c | 1370 | } else if (block->host == NULL) { |
e41d7c69 JK |
1371 | block->host = |
1372 | xen_map_cache(block->offset, block->length, 1); | |
432d268c JN |
1373 | } |
1374 | } | |
b2e0a138 MT |
1375 | return block->host + (addr - block->offset); |
1376 | } | |
1377 | } | |
1378 | ||
1379 | fprintf(stderr, "Bad ram offset %" PRIx64 "\n", (uint64_t)addr); | |
1380 | abort(); | |
1381 | ||
1382 | return NULL; | |
1383 | } | |
1384 | ||
38bee5dc SS |
1385 | /* Return a host pointer to guest's ram. Similar to qemu_get_ram_ptr |
1386 | * but takes a size argument */ | |
cb85f7ab | 1387 | static void *qemu_ram_ptr_length(ram_addr_t addr, hwaddr *size) |
38bee5dc | 1388 | { |
8ab934f9 SS |
1389 | if (*size == 0) { |
1390 | return NULL; | |
1391 | } | |
868bb33f | 1392 | if (xen_enabled()) { |
e41d7c69 | 1393 | return xen_map_cache(addr, *size, 1); |
868bb33f | 1394 | } else { |
38bee5dc SS |
1395 | RAMBlock *block; |
1396 | ||
a3161038 | 1397 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { |
38bee5dc SS |
1398 | if (addr - block->offset < block->length) { |
1399 | if (addr - block->offset + *size > block->length) | |
1400 | *size = block->length - addr + block->offset; | |
1401 | return block->host + (addr - block->offset); | |
1402 | } | |
1403 | } | |
1404 | ||
1405 | fprintf(stderr, "Bad ram offset %" PRIx64 "\n", (uint64_t)addr); | |
1406 | abort(); | |
38bee5dc SS |
1407 | } |
1408 | } | |
1409 | ||
7443b437 PB |
1410 | /* Some of the softmmu routines need to translate from a host pointer |
1411 | (typically a TLB entry) back to a ram offset. */ | |
1b5ec234 | 1412 | MemoryRegion *qemu_ram_addr_from_host(void *ptr, ram_addr_t *ram_addr) |
5579c7f3 | 1413 | { |
94a6b54f PB |
1414 | RAMBlock *block; |
1415 | uint8_t *host = ptr; | |
1416 | ||
868bb33f | 1417 | if (xen_enabled()) { |
e41d7c69 | 1418 | *ram_addr = xen_ram_addr_from_mapcache(ptr); |
1b5ec234 | 1419 | return qemu_get_ram_block(*ram_addr)->mr; |
712c2b41 SS |
1420 | } |
1421 | ||
23887b79 PB |
1422 | block = ram_list.mru_block; |
1423 | if (block && block->host && host - block->host < block->length) { | |
1424 | goto found; | |
1425 | } | |
1426 | ||
a3161038 | 1427 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { |
432d268c JN |
1428 | /* This case append when the block is not mapped. */ |
1429 | if (block->host == NULL) { | |
1430 | continue; | |
1431 | } | |
f471a17e | 1432 | if (host - block->host < block->length) { |
23887b79 | 1433 | goto found; |
f471a17e | 1434 | } |
94a6b54f | 1435 | } |
432d268c | 1436 | |
1b5ec234 | 1437 | return NULL; |
23887b79 PB |
1438 | |
1439 | found: | |
1440 | *ram_addr = block->offset + (host - block->host); | |
1b5ec234 | 1441 | return block->mr; |
e890261f | 1442 | } |
f471a17e | 1443 | |
a8170e5e | 1444 | static void notdirty_mem_write(void *opaque, hwaddr ram_addr, |
0e0df1e2 | 1445 | uint64_t val, unsigned size) |
9fa3e853 | 1446 | { |
3a7d929e | 1447 | int dirty_flags; |
f7c11b53 | 1448 | dirty_flags = cpu_physical_memory_get_dirty_flags(ram_addr); |
3a7d929e | 1449 | if (!(dirty_flags & CODE_DIRTY_FLAG)) { |
0e0df1e2 | 1450 | tb_invalidate_phys_page_fast(ram_addr, size); |
f7c11b53 | 1451 | dirty_flags = cpu_physical_memory_get_dirty_flags(ram_addr); |
3a7d929e | 1452 | } |
0e0df1e2 AK |
1453 | switch (size) { |
1454 | case 1: | |
1455 | stb_p(qemu_get_ram_ptr(ram_addr), val); | |
1456 | break; | |
1457 | case 2: | |
1458 | stw_p(qemu_get_ram_ptr(ram_addr), val); | |
1459 | break; | |
1460 | case 4: | |
1461 | stl_p(qemu_get_ram_ptr(ram_addr), val); | |
1462 | break; | |
1463 | default: | |
1464 | abort(); | |
3a7d929e | 1465 | } |
f23db169 | 1466 | dirty_flags |= (0xff & ~CODE_DIRTY_FLAG); |
f7c11b53 | 1467 | cpu_physical_memory_set_dirty_flags(ram_addr, dirty_flags); |
f23db169 FB |
1468 | /* we remove the notdirty callback only if the code has been |
1469 | flushed */ | |
4917cf44 AF |
1470 | if (dirty_flags == 0xff) { |
1471 | CPUArchState *env = current_cpu->env_ptr; | |
1472 | tlb_set_dirty(env, env->mem_io_vaddr); | |
1473 | } | |
9fa3e853 FB |
1474 | } |
1475 | ||
b018ddf6 PB |
1476 | static bool notdirty_mem_accepts(void *opaque, hwaddr addr, |
1477 | unsigned size, bool is_write) | |
1478 | { | |
1479 | return is_write; | |
1480 | } | |
1481 | ||
0e0df1e2 | 1482 | static const MemoryRegionOps notdirty_mem_ops = { |
0e0df1e2 | 1483 | .write = notdirty_mem_write, |
b018ddf6 | 1484 | .valid.accepts = notdirty_mem_accepts, |
0e0df1e2 | 1485 | .endianness = DEVICE_NATIVE_ENDIAN, |
1ccde1cb FB |
1486 | }; |
1487 | ||
0f459d16 | 1488 | /* Generate a debug exception if a watchpoint has been hit. */ |
b4051334 | 1489 | static void check_watchpoint(int offset, int len_mask, int flags) |
0f459d16 | 1490 | { |
4917cf44 | 1491 | CPUArchState *env = current_cpu->env_ptr; |
06d55cc1 | 1492 | target_ulong pc, cs_base; |
0f459d16 | 1493 | target_ulong vaddr; |
a1d1bb31 | 1494 | CPUWatchpoint *wp; |
06d55cc1 | 1495 | int cpu_flags; |
0f459d16 | 1496 | |
06d55cc1 AL |
1497 | if (env->watchpoint_hit) { |
1498 | /* We re-entered the check after replacing the TB. Now raise | |
1499 | * the debug interrupt so that is will trigger after the | |
1500 | * current instruction. */ | |
c3affe56 | 1501 | cpu_interrupt(ENV_GET_CPU(env), CPU_INTERRUPT_DEBUG); |
06d55cc1 AL |
1502 | return; |
1503 | } | |
2e70f6ef | 1504 | vaddr = (env->mem_io_vaddr & TARGET_PAGE_MASK) + offset; |
72cf2d4f | 1505 | QTAILQ_FOREACH(wp, &env->watchpoints, entry) { |
b4051334 AL |
1506 | if ((vaddr == (wp->vaddr & len_mask) || |
1507 | (vaddr & wp->len_mask) == wp->vaddr) && (wp->flags & flags)) { | |
6e140f28 AL |
1508 | wp->flags |= BP_WATCHPOINT_HIT; |
1509 | if (!env->watchpoint_hit) { | |
1510 | env->watchpoint_hit = wp; | |
5a316526 | 1511 | tb_check_watchpoint(env); |
6e140f28 AL |
1512 | if (wp->flags & BP_STOP_BEFORE_ACCESS) { |
1513 | env->exception_index = EXCP_DEBUG; | |
488d6577 | 1514 | cpu_loop_exit(env); |
6e140f28 AL |
1515 | } else { |
1516 | cpu_get_tb_cpu_state(env, &pc, &cs_base, &cpu_flags); | |
1517 | tb_gen_code(env, pc, cs_base, cpu_flags, 1); | |
488d6577 | 1518 | cpu_resume_from_signal(env, NULL); |
6e140f28 | 1519 | } |
06d55cc1 | 1520 | } |
6e140f28 AL |
1521 | } else { |
1522 | wp->flags &= ~BP_WATCHPOINT_HIT; | |
0f459d16 PB |
1523 | } |
1524 | } | |
1525 | } | |
1526 | ||
6658ffb8 PB |
1527 | /* Watchpoint access routines. Watchpoints are inserted using TLB tricks, |
1528 | so these check for a hit then pass through to the normal out-of-line | |
1529 | phys routines. */ | |
a8170e5e | 1530 | static uint64_t watch_mem_read(void *opaque, hwaddr addr, |
1ec9b909 | 1531 | unsigned size) |
6658ffb8 | 1532 | { |
1ec9b909 AK |
1533 | check_watchpoint(addr & ~TARGET_PAGE_MASK, ~(size - 1), BP_MEM_READ); |
1534 | switch (size) { | |
1535 | case 1: return ldub_phys(addr); | |
1536 | case 2: return lduw_phys(addr); | |
1537 | case 4: return ldl_phys(addr); | |
1538 | default: abort(); | |
1539 | } | |
6658ffb8 PB |
1540 | } |
1541 | ||
a8170e5e | 1542 | static void watch_mem_write(void *opaque, hwaddr addr, |
1ec9b909 | 1543 | uint64_t val, unsigned size) |
6658ffb8 | 1544 | { |
1ec9b909 AK |
1545 | check_watchpoint(addr & ~TARGET_PAGE_MASK, ~(size - 1), BP_MEM_WRITE); |
1546 | switch (size) { | |
67364150 MF |
1547 | case 1: |
1548 | stb_phys(addr, val); | |
1549 | break; | |
1550 | case 2: | |
1551 | stw_phys(addr, val); | |
1552 | break; | |
1553 | case 4: | |
1554 | stl_phys(addr, val); | |
1555 | break; | |
1ec9b909 AK |
1556 | default: abort(); |
1557 | } | |
6658ffb8 PB |
1558 | } |
1559 | ||
1ec9b909 AK |
1560 | static const MemoryRegionOps watch_mem_ops = { |
1561 | .read = watch_mem_read, | |
1562 | .write = watch_mem_write, | |
1563 | .endianness = DEVICE_NATIVE_ENDIAN, | |
6658ffb8 | 1564 | }; |
6658ffb8 | 1565 | |
a8170e5e | 1566 | static uint64_t subpage_read(void *opaque, hwaddr addr, |
70c68e44 | 1567 | unsigned len) |
db7b5426 | 1568 | { |
acc9d80b JK |
1569 | subpage_t *subpage = opaque; |
1570 | uint8_t buf[4]; | |
791af8c8 | 1571 | |
db7b5426 | 1572 | #if defined(DEBUG_SUBPAGE) |
acc9d80b JK |
1573 | printf("%s: subpage %p len %d addr " TARGET_FMT_plx "\n", __func__, |
1574 | subpage, len, addr); | |
db7b5426 | 1575 | #endif |
acc9d80b JK |
1576 | address_space_read(subpage->as, addr + subpage->base, buf, len); |
1577 | switch (len) { | |
1578 | case 1: | |
1579 | return ldub_p(buf); | |
1580 | case 2: | |
1581 | return lduw_p(buf); | |
1582 | case 4: | |
1583 | return ldl_p(buf); | |
1584 | default: | |
1585 | abort(); | |
1586 | } | |
db7b5426 BS |
1587 | } |
1588 | ||
a8170e5e | 1589 | static void subpage_write(void *opaque, hwaddr addr, |
70c68e44 | 1590 | uint64_t value, unsigned len) |
db7b5426 | 1591 | { |
acc9d80b JK |
1592 | subpage_t *subpage = opaque; |
1593 | uint8_t buf[4]; | |
1594 | ||
db7b5426 | 1595 | #if defined(DEBUG_SUBPAGE) |
70c68e44 | 1596 | printf("%s: subpage %p len %d addr " TARGET_FMT_plx |
acc9d80b JK |
1597 | " value %"PRIx64"\n", |
1598 | __func__, subpage, len, addr, value); | |
db7b5426 | 1599 | #endif |
acc9d80b JK |
1600 | switch (len) { |
1601 | case 1: | |
1602 | stb_p(buf, value); | |
1603 | break; | |
1604 | case 2: | |
1605 | stw_p(buf, value); | |
1606 | break; | |
1607 | case 4: | |
1608 | stl_p(buf, value); | |
1609 | break; | |
1610 | default: | |
1611 | abort(); | |
1612 | } | |
1613 | address_space_write(subpage->as, addr + subpage->base, buf, len); | |
db7b5426 BS |
1614 | } |
1615 | ||
c353e4cc PB |
1616 | static bool subpage_accepts(void *opaque, hwaddr addr, |
1617 | unsigned size, bool is_write) | |
1618 | { | |
acc9d80b | 1619 | subpage_t *subpage = opaque; |
c353e4cc | 1620 | #if defined(DEBUG_SUBPAGE) |
acc9d80b JK |
1621 | printf("%s: subpage %p %c len %d addr " TARGET_FMT_plx "\n", |
1622 | __func__, subpage, is_write ? 'w' : 'r', len, addr); | |
c353e4cc PB |
1623 | #endif |
1624 | ||
acc9d80b JK |
1625 | return address_space_access_valid(subpage->as, addr + subpage->base, |
1626 | size, is_write); | |
c353e4cc PB |
1627 | } |
1628 | ||
70c68e44 AK |
1629 | static const MemoryRegionOps subpage_ops = { |
1630 | .read = subpage_read, | |
1631 | .write = subpage_write, | |
c353e4cc | 1632 | .valid.accepts = subpage_accepts, |
70c68e44 | 1633 | .endianness = DEVICE_NATIVE_ENDIAN, |
db7b5426 BS |
1634 | }; |
1635 | ||
c227f099 | 1636 | static int subpage_register (subpage_t *mmio, uint32_t start, uint32_t end, |
5312bd8b | 1637 | uint16_t section) |
db7b5426 BS |
1638 | { |
1639 | int idx, eidx; | |
1640 | ||
1641 | if (start >= TARGET_PAGE_SIZE || end >= TARGET_PAGE_SIZE) | |
1642 | return -1; | |
1643 | idx = SUBPAGE_IDX(start); | |
1644 | eidx = SUBPAGE_IDX(end); | |
1645 | #if defined(DEBUG_SUBPAGE) | |
0bf9e31a | 1646 | printf("%s: %p start %08x end %08x idx %08x eidx %08x mem %ld\n", __func__, |
db7b5426 BS |
1647 | mmio, start, end, idx, eidx, memory); |
1648 | #endif | |
db7b5426 | 1649 | for (; idx <= eidx; idx++) { |
5312bd8b | 1650 | mmio->sub_section[idx] = section; |
db7b5426 BS |
1651 | } |
1652 | ||
1653 | return 0; | |
1654 | } | |
1655 | ||
acc9d80b | 1656 | static subpage_t *subpage_init(AddressSpace *as, hwaddr base) |
db7b5426 | 1657 | { |
c227f099 | 1658 | subpage_t *mmio; |
db7b5426 | 1659 | |
7267c094 | 1660 | mmio = g_malloc0(sizeof(subpage_t)); |
1eec614b | 1661 | |
acc9d80b | 1662 | mmio->as = as; |
1eec614b | 1663 | mmio->base = base; |
2c9b15ca | 1664 | memory_region_init_io(&mmio->iomem, NULL, &subpage_ops, mmio, |
70c68e44 | 1665 | "subpage", TARGET_PAGE_SIZE); |
b3b00c78 | 1666 | mmio->iomem.subpage = true; |
db7b5426 | 1667 | #if defined(DEBUG_SUBPAGE) |
1eec614b AL |
1668 | printf("%s: %p base " TARGET_FMT_plx " len %08x %d\n", __func__, |
1669 | mmio, base, TARGET_PAGE_SIZE, subpage_memory); | |
db7b5426 | 1670 | #endif |
b41aac4f | 1671 | subpage_register(mmio, 0, TARGET_PAGE_SIZE-1, PHYS_SECTION_UNASSIGNED); |
db7b5426 BS |
1672 | |
1673 | return mmio; | |
1674 | } | |
1675 | ||
5312bd8b AK |
1676 | static uint16_t dummy_section(MemoryRegion *mr) |
1677 | { | |
1678 | MemoryRegionSection section = { | |
1679 | .mr = mr, | |
1680 | .offset_within_address_space = 0, | |
1681 | .offset_within_region = 0, | |
052e87b0 | 1682 | .size = int128_2_64(), |
5312bd8b AK |
1683 | }; |
1684 | ||
1685 | return phys_section_add(§ion); | |
1686 | } | |
1687 | ||
a8170e5e | 1688 | MemoryRegion *iotlb_to_region(hwaddr index) |
aa102231 | 1689 | { |
0475d94f | 1690 | return address_space_memory.dispatch->sections[index & ~TARGET_PAGE_MASK].mr; |
aa102231 AK |
1691 | } |
1692 | ||
e9179ce1 AK |
1693 | static void io_mem_init(void) |
1694 | { | |
2c9b15ca PB |
1695 | memory_region_init_io(&io_mem_rom, NULL, &unassigned_mem_ops, NULL, "rom", UINT64_MAX); |
1696 | memory_region_init_io(&io_mem_unassigned, NULL, &unassigned_mem_ops, NULL, | |
0e0df1e2 | 1697 | "unassigned", UINT64_MAX); |
2c9b15ca | 1698 | memory_region_init_io(&io_mem_notdirty, NULL, ¬dirty_mem_ops, NULL, |
0e0df1e2 | 1699 | "notdirty", UINT64_MAX); |
2c9b15ca | 1700 | memory_region_init_io(&io_mem_watch, NULL, &watch_mem_ops, NULL, |
1ec9b909 | 1701 | "watch", UINT64_MAX); |
e9179ce1 AK |
1702 | } |
1703 | ||
ac1970fb | 1704 | static void mem_begin(MemoryListener *listener) |
00752703 PB |
1705 | { |
1706 | AddressSpace *as = container_of(listener, AddressSpace, dispatch_listener); | |
1707 | AddressSpaceDispatch *d = g_new(AddressSpaceDispatch, 1); | |
1708 | ||
1709 | d->phys_map = (PhysPageEntry) { .ptr = PHYS_MAP_NODE_NIL, .is_leaf = 0 }; | |
1710 | d->as = as; | |
1711 | as->next_dispatch = d; | |
1712 | } | |
1713 | ||
1714 | static void mem_commit(MemoryListener *listener) | |
ac1970fb | 1715 | { |
89ae337a | 1716 | AddressSpace *as = container_of(listener, AddressSpace, dispatch_listener); |
0475d94f PB |
1717 | AddressSpaceDispatch *cur = as->dispatch; |
1718 | AddressSpaceDispatch *next = as->next_dispatch; | |
1719 | ||
1720 | next->nodes = next_map.nodes; | |
1721 | next->sections = next_map.sections; | |
ac1970fb | 1722 | |
0475d94f PB |
1723 | as->dispatch = next; |
1724 | g_free(cur); | |
ac1970fb AK |
1725 | } |
1726 | ||
50c1e149 AK |
1727 | static void core_begin(MemoryListener *listener) |
1728 | { | |
b41aac4f LPF |
1729 | uint16_t n; |
1730 | ||
6092666e PB |
1731 | prev_map = g_new(PhysPageMap, 1); |
1732 | *prev_map = next_map; | |
1733 | ||
9affd6fc | 1734 | memset(&next_map, 0, sizeof(next_map)); |
b41aac4f LPF |
1735 | n = dummy_section(&io_mem_unassigned); |
1736 | assert(n == PHYS_SECTION_UNASSIGNED); | |
1737 | n = dummy_section(&io_mem_notdirty); | |
1738 | assert(n == PHYS_SECTION_NOTDIRTY); | |
1739 | n = dummy_section(&io_mem_rom); | |
1740 | assert(n == PHYS_SECTION_ROM); | |
1741 | n = dummy_section(&io_mem_watch); | |
1742 | assert(n == PHYS_SECTION_WATCH); | |
50c1e149 AK |
1743 | } |
1744 | ||
9affd6fc PB |
1745 | /* This listener's commit run after the other AddressSpaceDispatch listeners'. |
1746 | * All AddressSpaceDispatch instances have switched to the next map. | |
1747 | */ | |
1748 | static void core_commit(MemoryListener *listener) | |
1749 | { | |
6092666e | 1750 | phys_sections_free(prev_map); |
9affd6fc PB |
1751 | } |
1752 | ||
1d71148e | 1753 | static void tcg_commit(MemoryListener *listener) |
50c1e149 | 1754 | { |
182735ef | 1755 | CPUState *cpu; |
117712c3 AK |
1756 | |
1757 | /* since each CPU stores ram addresses in its TLB cache, we must | |
1758 | reset the modified entries */ | |
1759 | /* XXX: slow ! */ | |
bdc44640 | 1760 | CPU_FOREACH(cpu) { |
182735ef AF |
1761 | CPUArchState *env = cpu->env_ptr; |
1762 | ||
117712c3 AK |
1763 | tlb_flush(env, 1); |
1764 | } | |
50c1e149 AK |
1765 | } |
1766 | ||
93632747 AK |
1767 | static void core_log_global_start(MemoryListener *listener) |
1768 | { | |
1769 | cpu_physical_memory_set_dirty_tracking(1); | |
1770 | } | |
1771 | ||
1772 | static void core_log_global_stop(MemoryListener *listener) | |
1773 | { | |
1774 | cpu_physical_memory_set_dirty_tracking(0); | |
1775 | } | |
1776 | ||
93632747 | 1777 | static MemoryListener core_memory_listener = { |
50c1e149 | 1778 | .begin = core_begin, |
9affd6fc | 1779 | .commit = core_commit, |
93632747 AK |
1780 | .log_global_start = core_log_global_start, |
1781 | .log_global_stop = core_log_global_stop, | |
ac1970fb | 1782 | .priority = 1, |
93632747 AK |
1783 | }; |
1784 | ||
1d71148e AK |
1785 | static MemoryListener tcg_memory_listener = { |
1786 | .commit = tcg_commit, | |
1787 | }; | |
1788 | ||
ac1970fb AK |
1789 | void address_space_init_dispatch(AddressSpace *as) |
1790 | { | |
00752703 | 1791 | as->dispatch = NULL; |
89ae337a | 1792 | as->dispatch_listener = (MemoryListener) { |
ac1970fb | 1793 | .begin = mem_begin, |
00752703 | 1794 | .commit = mem_commit, |
ac1970fb AK |
1795 | .region_add = mem_add, |
1796 | .region_nop = mem_add, | |
1797 | .priority = 0, | |
1798 | }; | |
89ae337a | 1799 | memory_listener_register(&as->dispatch_listener, as); |
ac1970fb AK |
1800 | } |
1801 | ||
83f3c251 AK |
1802 | void address_space_destroy_dispatch(AddressSpace *as) |
1803 | { | |
1804 | AddressSpaceDispatch *d = as->dispatch; | |
1805 | ||
89ae337a | 1806 | memory_listener_unregister(&as->dispatch_listener); |
83f3c251 AK |
1807 | g_free(d); |
1808 | as->dispatch = NULL; | |
1809 | } | |
1810 | ||
62152b8a AK |
1811 | static void memory_map_init(void) |
1812 | { | |
7267c094 | 1813 | system_memory = g_malloc(sizeof(*system_memory)); |
2c9b15ca | 1814 | memory_region_init(system_memory, NULL, "system", INT64_MAX); |
7dca8043 | 1815 | address_space_init(&address_space_memory, system_memory, "memory"); |
309cb471 | 1816 | |
7267c094 | 1817 | system_io = g_malloc(sizeof(*system_io)); |
3bb28b72 JK |
1818 | memory_region_init_io(system_io, NULL, &unassigned_io_ops, NULL, "io", |
1819 | 65536); | |
7dca8043 | 1820 | address_space_init(&address_space_io, system_io, "I/O"); |
93632747 | 1821 | |
f6790af6 | 1822 | memory_listener_register(&core_memory_listener, &address_space_memory); |
2641689a | 1823 | if (tcg_enabled()) { |
1824 | memory_listener_register(&tcg_memory_listener, &address_space_memory); | |
1825 | } | |
62152b8a AK |
1826 | } |
1827 | ||
1828 | MemoryRegion *get_system_memory(void) | |
1829 | { | |
1830 | return system_memory; | |
1831 | } | |
1832 | ||
309cb471 AK |
1833 | MemoryRegion *get_system_io(void) |
1834 | { | |
1835 | return system_io; | |
1836 | } | |
1837 | ||
e2eef170 PB |
1838 | #endif /* !defined(CONFIG_USER_ONLY) */ |
1839 | ||
13eb76e0 FB |
1840 | /* physical memory access (slow version, mainly for debug) */ |
1841 | #if defined(CONFIG_USER_ONLY) | |
f17ec444 | 1842 | int cpu_memory_rw_debug(CPUState *cpu, target_ulong addr, |
a68fe89c | 1843 | uint8_t *buf, int len, int is_write) |
13eb76e0 FB |
1844 | { |
1845 | int l, flags; | |
1846 | target_ulong page; | |
53a5960a | 1847 | void * p; |
13eb76e0 FB |
1848 | |
1849 | while (len > 0) { | |
1850 | page = addr & TARGET_PAGE_MASK; | |
1851 | l = (page + TARGET_PAGE_SIZE) - addr; | |
1852 | if (l > len) | |
1853 | l = len; | |
1854 | flags = page_get_flags(page); | |
1855 | if (!(flags & PAGE_VALID)) | |
a68fe89c | 1856 | return -1; |
13eb76e0 FB |
1857 | if (is_write) { |
1858 | if (!(flags & PAGE_WRITE)) | |
a68fe89c | 1859 | return -1; |
579a97f7 | 1860 | /* XXX: this code should not depend on lock_user */ |
72fb7daa | 1861 | if (!(p = lock_user(VERIFY_WRITE, addr, l, 0))) |
a68fe89c | 1862 | return -1; |
72fb7daa AJ |
1863 | memcpy(p, buf, l); |
1864 | unlock_user(p, addr, l); | |
13eb76e0 FB |
1865 | } else { |
1866 | if (!(flags & PAGE_READ)) | |
a68fe89c | 1867 | return -1; |
579a97f7 | 1868 | /* XXX: this code should not depend on lock_user */ |
72fb7daa | 1869 | if (!(p = lock_user(VERIFY_READ, addr, l, 1))) |
a68fe89c | 1870 | return -1; |
72fb7daa | 1871 | memcpy(buf, p, l); |
5b257578 | 1872 | unlock_user(p, addr, 0); |
13eb76e0 FB |
1873 | } |
1874 | len -= l; | |
1875 | buf += l; | |
1876 | addr += l; | |
1877 | } | |
a68fe89c | 1878 | return 0; |
13eb76e0 | 1879 | } |
8df1cd07 | 1880 | |
13eb76e0 | 1881 | #else |
51d7a9eb | 1882 | |
a8170e5e AK |
1883 | static void invalidate_and_set_dirty(hwaddr addr, |
1884 | hwaddr length) | |
51d7a9eb AP |
1885 | { |
1886 | if (!cpu_physical_memory_is_dirty(addr)) { | |
1887 | /* invalidate code */ | |
1888 | tb_invalidate_phys_page_range(addr, addr + length, 0); | |
1889 | /* set dirty bit */ | |
1890 | cpu_physical_memory_set_dirty_flags(addr, (0xff & ~CODE_DIRTY_FLAG)); | |
1891 | } | |
e226939d | 1892 | xen_modified_memory(addr, length); |
51d7a9eb AP |
1893 | } |
1894 | ||
2bbfa05d PB |
1895 | static inline bool memory_access_is_direct(MemoryRegion *mr, bool is_write) |
1896 | { | |
1897 | if (memory_region_is_ram(mr)) { | |
1898 | return !(is_write && mr->readonly); | |
1899 | } | |
1900 | if (memory_region_is_romd(mr)) { | |
1901 | return !is_write; | |
1902 | } | |
1903 | ||
1904 | return false; | |
1905 | } | |
1906 | ||
23326164 | 1907 | static int memory_access_size(MemoryRegion *mr, unsigned l, hwaddr addr) |
82f2563f | 1908 | { |
e1622f4b | 1909 | unsigned access_size_max = mr->ops->valid.max_access_size; |
23326164 RH |
1910 | |
1911 | /* Regions are assumed to support 1-4 byte accesses unless | |
1912 | otherwise specified. */ | |
23326164 RH |
1913 | if (access_size_max == 0) { |
1914 | access_size_max = 4; | |
1915 | } | |
1916 | ||
1917 | /* Bound the maximum access by the alignment of the address. */ | |
1918 | if (!mr->ops->impl.unaligned) { | |
1919 | unsigned align_size_max = addr & -addr; | |
1920 | if (align_size_max != 0 && align_size_max < access_size_max) { | |
1921 | access_size_max = align_size_max; | |
1922 | } | |
82f2563f | 1923 | } |
23326164 RH |
1924 | |
1925 | /* Don't attempt accesses larger than the maximum. */ | |
1926 | if (l > access_size_max) { | |
1927 | l = access_size_max; | |
82f2563f | 1928 | } |
098178f2 PB |
1929 | if (l & (l - 1)) { |
1930 | l = 1 << (qemu_fls(l) - 1); | |
1931 | } | |
23326164 RH |
1932 | |
1933 | return l; | |
82f2563f PB |
1934 | } |
1935 | ||
fd8aaa76 | 1936 | bool address_space_rw(AddressSpace *as, hwaddr addr, uint8_t *buf, |
ac1970fb | 1937 | int len, bool is_write) |
13eb76e0 | 1938 | { |
149f54b5 | 1939 | hwaddr l; |
13eb76e0 | 1940 | uint8_t *ptr; |
791af8c8 | 1941 | uint64_t val; |
149f54b5 | 1942 | hwaddr addr1; |
5c8a00ce | 1943 | MemoryRegion *mr; |
fd8aaa76 | 1944 | bool error = false; |
3b46e624 | 1945 | |
13eb76e0 | 1946 | while (len > 0) { |
149f54b5 | 1947 | l = len; |
5c8a00ce | 1948 | mr = address_space_translate(as, addr, &addr1, &l, is_write); |
3b46e624 | 1949 | |
13eb76e0 | 1950 | if (is_write) { |
5c8a00ce PB |
1951 | if (!memory_access_is_direct(mr, is_write)) { |
1952 | l = memory_access_size(mr, l, addr1); | |
4917cf44 | 1953 | /* XXX: could force current_cpu to NULL to avoid |
6a00d601 | 1954 | potential bugs */ |
23326164 RH |
1955 | switch (l) { |
1956 | case 8: | |
1957 | /* 64 bit write access */ | |
1958 | val = ldq_p(buf); | |
1959 | error |= io_mem_write(mr, addr1, val, 8); | |
1960 | break; | |
1961 | case 4: | |
1c213d19 | 1962 | /* 32 bit write access */ |
c27004ec | 1963 | val = ldl_p(buf); |
5c8a00ce | 1964 | error |= io_mem_write(mr, addr1, val, 4); |
23326164 RH |
1965 | break; |
1966 | case 2: | |
1c213d19 | 1967 | /* 16 bit write access */ |
c27004ec | 1968 | val = lduw_p(buf); |
5c8a00ce | 1969 | error |= io_mem_write(mr, addr1, val, 2); |
23326164 RH |
1970 | break; |
1971 | case 1: | |
1c213d19 | 1972 | /* 8 bit write access */ |
c27004ec | 1973 | val = ldub_p(buf); |
5c8a00ce | 1974 | error |= io_mem_write(mr, addr1, val, 1); |
23326164 RH |
1975 | break; |
1976 | default: | |
1977 | abort(); | |
13eb76e0 | 1978 | } |
2bbfa05d | 1979 | } else { |
5c8a00ce | 1980 | addr1 += memory_region_get_ram_addr(mr); |
13eb76e0 | 1981 | /* RAM case */ |
5579c7f3 | 1982 | ptr = qemu_get_ram_ptr(addr1); |
13eb76e0 | 1983 | memcpy(ptr, buf, l); |
51d7a9eb | 1984 | invalidate_and_set_dirty(addr1, l); |
13eb76e0 FB |
1985 | } |
1986 | } else { | |
5c8a00ce | 1987 | if (!memory_access_is_direct(mr, is_write)) { |
13eb76e0 | 1988 | /* I/O case */ |
5c8a00ce | 1989 | l = memory_access_size(mr, l, addr1); |
23326164 RH |
1990 | switch (l) { |
1991 | case 8: | |
1992 | /* 64 bit read access */ | |
1993 | error |= io_mem_read(mr, addr1, &val, 8); | |
1994 | stq_p(buf, val); | |
1995 | break; | |
1996 | case 4: | |
13eb76e0 | 1997 | /* 32 bit read access */ |
5c8a00ce | 1998 | error |= io_mem_read(mr, addr1, &val, 4); |
c27004ec | 1999 | stl_p(buf, val); |
23326164 RH |
2000 | break; |
2001 | case 2: | |
13eb76e0 | 2002 | /* 16 bit read access */ |
5c8a00ce | 2003 | error |= io_mem_read(mr, addr1, &val, 2); |
c27004ec | 2004 | stw_p(buf, val); |
23326164 RH |
2005 | break; |
2006 | case 1: | |
1c213d19 | 2007 | /* 8 bit read access */ |
5c8a00ce | 2008 | error |= io_mem_read(mr, addr1, &val, 1); |
c27004ec | 2009 | stb_p(buf, val); |
23326164 RH |
2010 | break; |
2011 | default: | |
2012 | abort(); | |
13eb76e0 FB |
2013 | } |
2014 | } else { | |
2015 | /* RAM case */ | |
5c8a00ce | 2016 | ptr = qemu_get_ram_ptr(mr->ram_addr + addr1); |
f3705d53 | 2017 | memcpy(buf, ptr, l); |
13eb76e0 FB |
2018 | } |
2019 | } | |
2020 | len -= l; | |
2021 | buf += l; | |
2022 | addr += l; | |
2023 | } | |
fd8aaa76 PB |
2024 | |
2025 | return error; | |
13eb76e0 | 2026 | } |
8df1cd07 | 2027 | |
fd8aaa76 | 2028 | bool address_space_write(AddressSpace *as, hwaddr addr, |
ac1970fb AK |
2029 | const uint8_t *buf, int len) |
2030 | { | |
fd8aaa76 | 2031 | return address_space_rw(as, addr, (uint8_t *)buf, len, true); |
ac1970fb AK |
2032 | } |
2033 | ||
fd8aaa76 | 2034 | bool address_space_read(AddressSpace *as, hwaddr addr, uint8_t *buf, int len) |
ac1970fb | 2035 | { |
fd8aaa76 | 2036 | return address_space_rw(as, addr, buf, len, false); |
ac1970fb AK |
2037 | } |
2038 | ||
2039 | ||
a8170e5e | 2040 | void cpu_physical_memory_rw(hwaddr addr, uint8_t *buf, |
ac1970fb AK |
2041 | int len, int is_write) |
2042 | { | |
fd8aaa76 | 2043 | address_space_rw(&address_space_memory, addr, buf, len, is_write); |
ac1970fb AK |
2044 | } |
2045 | ||
d0ecd2aa | 2046 | /* used for ROM loading : can write in RAM and ROM */ |
a8170e5e | 2047 | void cpu_physical_memory_write_rom(hwaddr addr, |
d0ecd2aa FB |
2048 | const uint8_t *buf, int len) |
2049 | { | |
149f54b5 | 2050 | hwaddr l; |
d0ecd2aa | 2051 | uint8_t *ptr; |
149f54b5 | 2052 | hwaddr addr1; |
5c8a00ce | 2053 | MemoryRegion *mr; |
3b46e624 | 2054 | |
d0ecd2aa | 2055 | while (len > 0) { |
149f54b5 | 2056 | l = len; |
5c8a00ce PB |
2057 | mr = address_space_translate(&address_space_memory, |
2058 | addr, &addr1, &l, true); | |
3b46e624 | 2059 | |
5c8a00ce PB |
2060 | if (!(memory_region_is_ram(mr) || |
2061 | memory_region_is_romd(mr))) { | |
d0ecd2aa FB |
2062 | /* do nothing */ |
2063 | } else { | |
5c8a00ce | 2064 | addr1 += memory_region_get_ram_addr(mr); |
d0ecd2aa | 2065 | /* ROM/RAM case */ |
5579c7f3 | 2066 | ptr = qemu_get_ram_ptr(addr1); |
d0ecd2aa | 2067 | memcpy(ptr, buf, l); |
51d7a9eb | 2068 | invalidate_and_set_dirty(addr1, l); |
d0ecd2aa FB |
2069 | } |
2070 | len -= l; | |
2071 | buf += l; | |
2072 | addr += l; | |
2073 | } | |
2074 | } | |
2075 | ||
6d16c2f8 | 2076 | typedef struct { |
d3e71559 | 2077 | MemoryRegion *mr; |
6d16c2f8 | 2078 | void *buffer; |
a8170e5e AK |
2079 | hwaddr addr; |
2080 | hwaddr len; | |
6d16c2f8 AL |
2081 | } BounceBuffer; |
2082 | ||
2083 | static BounceBuffer bounce; | |
2084 | ||
ba223c29 AL |
2085 | typedef struct MapClient { |
2086 | void *opaque; | |
2087 | void (*callback)(void *opaque); | |
72cf2d4f | 2088 | QLIST_ENTRY(MapClient) link; |
ba223c29 AL |
2089 | } MapClient; |
2090 | ||
72cf2d4f BS |
2091 | static QLIST_HEAD(map_client_list, MapClient) map_client_list |
2092 | = QLIST_HEAD_INITIALIZER(map_client_list); | |
ba223c29 AL |
2093 | |
2094 | void *cpu_register_map_client(void *opaque, void (*callback)(void *opaque)) | |
2095 | { | |
7267c094 | 2096 | MapClient *client = g_malloc(sizeof(*client)); |
ba223c29 AL |
2097 | |
2098 | client->opaque = opaque; | |
2099 | client->callback = callback; | |
72cf2d4f | 2100 | QLIST_INSERT_HEAD(&map_client_list, client, link); |
ba223c29 AL |
2101 | return client; |
2102 | } | |
2103 | ||
8b9c99d9 | 2104 | static void cpu_unregister_map_client(void *_client) |
ba223c29 AL |
2105 | { |
2106 | MapClient *client = (MapClient *)_client; | |
2107 | ||
72cf2d4f | 2108 | QLIST_REMOVE(client, link); |
7267c094 | 2109 | g_free(client); |
ba223c29 AL |
2110 | } |
2111 | ||
2112 | static void cpu_notify_map_clients(void) | |
2113 | { | |
2114 | MapClient *client; | |
2115 | ||
72cf2d4f BS |
2116 | while (!QLIST_EMPTY(&map_client_list)) { |
2117 | client = QLIST_FIRST(&map_client_list); | |
ba223c29 | 2118 | client->callback(client->opaque); |
34d5e948 | 2119 | cpu_unregister_map_client(client); |
ba223c29 AL |
2120 | } |
2121 | } | |
2122 | ||
51644ab7 PB |
2123 | bool address_space_access_valid(AddressSpace *as, hwaddr addr, int len, bool is_write) |
2124 | { | |
5c8a00ce | 2125 | MemoryRegion *mr; |
51644ab7 PB |
2126 | hwaddr l, xlat; |
2127 | ||
2128 | while (len > 0) { | |
2129 | l = len; | |
5c8a00ce PB |
2130 | mr = address_space_translate(as, addr, &xlat, &l, is_write); |
2131 | if (!memory_access_is_direct(mr, is_write)) { | |
2132 | l = memory_access_size(mr, l, addr); | |
2133 | if (!memory_region_access_valid(mr, xlat, l, is_write)) { | |
51644ab7 PB |
2134 | return false; |
2135 | } | |
2136 | } | |
2137 | ||
2138 | len -= l; | |
2139 | addr += l; | |
2140 | } | |
2141 | return true; | |
2142 | } | |
2143 | ||
6d16c2f8 AL |
2144 | /* Map a physical memory region into a host virtual address. |
2145 | * May map a subset of the requested range, given by and returned in *plen. | |
2146 | * May return NULL if resources needed to perform the mapping are exhausted. | |
2147 | * Use only for reads OR writes - not for read-modify-write operations. | |
ba223c29 AL |
2148 | * Use cpu_register_map_client() to know when retrying the map operation is |
2149 | * likely to succeed. | |
6d16c2f8 | 2150 | */ |
ac1970fb | 2151 | void *address_space_map(AddressSpace *as, |
a8170e5e AK |
2152 | hwaddr addr, |
2153 | hwaddr *plen, | |
ac1970fb | 2154 | bool is_write) |
6d16c2f8 | 2155 | { |
a8170e5e | 2156 | hwaddr len = *plen; |
e3127ae0 PB |
2157 | hwaddr done = 0; |
2158 | hwaddr l, xlat, base; | |
2159 | MemoryRegion *mr, *this_mr; | |
2160 | ram_addr_t raddr; | |
6d16c2f8 | 2161 | |
e3127ae0 PB |
2162 | if (len == 0) { |
2163 | return NULL; | |
2164 | } | |
38bee5dc | 2165 | |
e3127ae0 PB |
2166 | l = len; |
2167 | mr = address_space_translate(as, addr, &xlat, &l, is_write); | |
2168 | if (!memory_access_is_direct(mr, is_write)) { | |
2169 | if (bounce.buffer) { | |
2170 | return NULL; | |
6d16c2f8 | 2171 | } |
e3127ae0 PB |
2172 | bounce.buffer = qemu_memalign(TARGET_PAGE_SIZE, TARGET_PAGE_SIZE); |
2173 | bounce.addr = addr; | |
2174 | bounce.len = l; | |
d3e71559 PB |
2175 | |
2176 | memory_region_ref(mr); | |
2177 | bounce.mr = mr; | |
e3127ae0 PB |
2178 | if (!is_write) { |
2179 | address_space_read(as, addr, bounce.buffer, l); | |
8ab934f9 | 2180 | } |
6d16c2f8 | 2181 | |
e3127ae0 PB |
2182 | *plen = l; |
2183 | return bounce.buffer; | |
2184 | } | |
2185 | ||
2186 | base = xlat; | |
2187 | raddr = memory_region_get_ram_addr(mr); | |
2188 | ||
2189 | for (;;) { | |
6d16c2f8 AL |
2190 | len -= l; |
2191 | addr += l; | |
e3127ae0 PB |
2192 | done += l; |
2193 | if (len == 0) { | |
2194 | break; | |
2195 | } | |
2196 | ||
2197 | l = len; | |
2198 | this_mr = address_space_translate(as, addr, &xlat, &l, is_write); | |
2199 | if (this_mr != mr || xlat != base + done) { | |
2200 | break; | |
2201 | } | |
6d16c2f8 | 2202 | } |
e3127ae0 | 2203 | |
d3e71559 | 2204 | memory_region_ref(mr); |
e3127ae0 PB |
2205 | *plen = done; |
2206 | return qemu_ram_ptr_length(raddr + base, plen); | |
6d16c2f8 AL |
2207 | } |
2208 | ||
ac1970fb | 2209 | /* Unmaps a memory region previously mapped by address_space_map(). |
6d16c2f8 AL |
2210 | * Will also mark the memory as dirty if is_write == 1. access_len gives |
2211 | * the amount of memory that was actually read or written by the caller. | |
2212 | */ | |
a8170e5e AK |
2213 | void address_space_unmap(AddressSpace *as, void *buffer, hwaddr len, |
2214 | int is_write, hwaddr access_len) | |
6d16c2f8 AL |
2215 | { |
2216 | if (buffer != bounce.buffer) { | |
d3e71559 PB |
2217 | MemoryRegion *mr; |
2218 | ram_addr_t addr1; | |
2219 | ||
2220 | mr = qemu_ram_addr_from_host(buffer, &addr1); | |
2221 | assert(mr != NULL); | |
6d16c2f8 | 2222 | if (is_write) { |
6d16c2f8 AL |
2223 | while (access_len) { |
2224 | unsigned l; | |
2225 | l = TARGET_PAGE_SIZE; | |
2226 | if (l > access_len) | |
2227 | l = access_len; | |
51d7a9eb | 2228 | invalidate_and_set_dirty(addr1, l); |
6d16c2f8 AL |
2229 | addr1 += l; |
2230 | access_len -= l; | |
2231 | } | |
2232 | } | |
868bb33f | 2233 | if (xen_enabled()) { |
e41d7c69 | 2234 | xen_invalidate_map_cache_entry(buffer); |
050a0ddf | 2235 | } |
d3e71559 | 2236 | memory_region_unref(mr); |
6d16c2f8 AL |
2237 | return; |
2238 | } | |
2239 | if (is_write) { | |
ac1970fb | 2240 | address_space_write(as, bounce.addr, bounce.buffer, access_len); |
6d16c2f8 | 2241 | } |
f8a83245 | 2242 | qemu_vfree(bounce.buffer); |
6d16c2f8 | 2243 | bounce.buffer = NULL; |
d3e71559 | 2244 | memory_region_unref(bounce.mr); |
ba223c29 | 2245 | cpu_notify_map_clients(); |
6d16c2f8 | 2246 | } |
d0ecd2aa | 2247 | |
a8170e5e AK |
2248 | void *cpu_physical_memory_map(hwaddr addr, |
2249 | hwaddr *plen, | |
ac1970fb AK |
2250 | int is_write) |
2251 | { | |
2252 | return address_space_map(&address_space_memory, addr, plen, is_write); | |
2253 | } | |
2254 | ||
a8170e5e AK |
2255 | void cpu_physical_memory_unmap(void *buffer, hwaddr len, |
2256 | int is_write, hwaddr access_len) | |
ac1970fb AK |
2257 | { |
2258 | return address_space_unmap(&address_space_memory, buffer, len, is_write, access_len); | |
2259 | } | |
2260 | ||
8df1cd07 | 2261 | /* warning: addr must be aligned */ |
a8170e5e | 2262 | static inline uint32_t ldl_phys_internal(hwaddr addr, |
1e78bcc1 | 2263 | enum device_endian endian) |
8df1cd07 | 2264 | { |
8df1cd07 | 2265 | uint8_t *ptr; |
791af8c8 | 2266 | uint64_t val; |
5c8a00ce | 2267 | MemoryRegion *mr; |
149f54b5 PB |
2268 | hwaddr l = 4; |
2269 | hwaddr addr1; | |
8df1cd07 | 2270 | |
5c8a00ce PB |
2271 | mr = address_space_translate(&address_space_memory, addr, &addr1, &l, |
2272 | false); | |
2273 | if (l < 4 || !memory_access_is_direct(mr, false)) { | |
8df1cd07 | 2274 | /* I/O case */ |
5c8a00ce | 2275 | io_mem_read(mr, addr1, &val, 4); |
1e78bcc1 AG |
2276 | #if defined(TARGET_WORDS_BIGENDIAN) |
2277 | if (endian == DEVICE_LITTLE_ENDIAN) { | |
2278 | val = bswap32(val); | |
2279 | } | |
2280 | #else | |
2281 | if (endian == DEVICE_BIG_ENDIAN) { | |
2282 | val = bswap32(val); | |
2283 | } | |
2284 | #endif | |
8df1cd07 FB |
2285 | } else { |
2286 | /* RAM case */ | |
5c8a00ce | 2287 | ptr = qemu_get_ram_ptr((memory_region_get_ram_addr(mr) |
06ef3525 | 2288 | & TARGET_PAGE_MASK) |
149f54b5 | 2289 | + addr1); |
1e78bcc1 AG |
2290 | switch (endian) { |
2291 | case DEVICE_LITTLE_ENDIAN: | |
2292 | val = ldl_le_p(ptr); | |
2293 | break; | |
2294 | case DEVICE_BIG_ENDIAN: | |
2295 | val = ldl_be_p(ptr); | |
2296 | break; | |
2297 | default: | |
2298 | val = ldl_p(ptr); | |
2299 | break; | |
2300 | } | |
8df1cd07 FB |
2301 | } |
2302 | return val; | |
2303 | } | |
2304 | ||
a8170e5e | 2305 | uint32_t ldl_phys(hwaddr addr) |
1e78bcc1 AG |
2306 | { |
2307 | return ldl_phys_internal(addr, DEVICE_NATIVE_ENDIAN); | |
2308 | } | |
2309 | ||
a8170e5e | 2310 | uint32_t ldl_le_phys(hwaddr addr) |
1e78bcc1 AG |
2311 | { |
2312 | return ldl_phys_internal(addr, DEVICE_LITTLE_ENDIAN); | |
2313 | } | |
2314 | ||
a8170e5e | 2315 | uint32_t ldl_be_phys(hwaddr addr) |
1e78bcc1 AG |
2316 | { |
2317 | return ldl_phys_internal(addr, DEVICE_BIG_ENDIAN); | |
2318 | } | |
2319 | ||
84b7b8e7 | 2320 | /* warning: addr must be aligned */ |
a8170e5e | 2321 | static inline uint64_t ldq_phys_internal(hwaddr addr, |
1e78bcc1 | 2322 | enum device_endian endian) |
84b7b8e7 | 2323 | { |
84b7b8e7 FB |
2324 | uint8_t *ptr; |
2325 | uint64_t val; | |
5c8a00ce | 2326 | MemoryRegion *mr; |
149f54b5 PB |
2327 | hwaddr l = 8; |
2328 | hwaddr addr1; | |
84b7b8e7 | 2329 | |
5c8a00ce PB |
2330 | mr = address_space_translate(&address_space_memory, addr, &addr1, &l, |
2331 | false); | |
2332 | if (l < 8 || !memory_access_is_direct(mr, false)) { | |
84b7b8e7 | 2333 | /* I/O case */ |
5c8a00ce | 2334 | io_mem_read(mr, addr1, &val, 8); |
968a5627 PB |
2335 | #if defined(TARGET_WORDS_BIGENDIAN) |
2336 | if (endian == DEVICE_LITTLE_ENDIAN) { | |
2337 | val = bswap64(val); | |
2338 | } | |
2339 | #else | |
2340 | if (endian == DEVICE_BIG_ENDIAN) { | |
2341 | val = bswap64(val); | |
2342 | } | |
84b7b8e7 FB |
2343 | #endif |
2344 | } else { | |
2345 | /* RAM case */ | |
5c8a00ce | 2346 | ptr = qemu_get_ram_ptr((memory_region_get_ram_addr(mr) |
06ef3525 | 2347 | & TARGET_PAGE_MASK) |
149f54b5 | 2348 | + addr1); |
1e78bcc1 AG |
2349 | switch (endian) { |
2350 | case DEVICE_LITTLE_ENDIAN: | |
2351 | val = ldq_le_p(ptr); | |
2352 | break; | |
2353 | case DEVICE_BIG_ENDIAN: | |
2354 | val = ldq_be_p(ptr); | |
2355 | break; | |
2356 | default: | |
2357 | val = ldq_p(ptr); | |
2358 | break; | |
2359 | } | |
84b7b8e7 FB |
2360 | } |
2361 | return val; | |
2362 | } | |
2363 | ||
a8170e5e | 2364 | uint64_t ldq_phys(hwaddr addr) |
1e78bcc1 AG |
2365 | { |
2366 | return ldq_phys_internal(addr, DEVICE_NATIVE_ENDIAN); | |
2367 | } | |
2368 | ||
a8170e5e | 2369 | uint64_t ldq_le_phys(hwaddr addr) |
1e78bcc1 AG |
2370 | { |
2371 | return ldq_phys_internal(addr, DEVICE_LITTLE_ENDIAN); | |
2372 | } | |
2373 | ||
a8170e5e | 2374 | uint64_t ldq_be_phys(hwaddr addr) |
1e78bcc1 AG |
2375 | { |
2376 | return ldq_phys_internal(addr, DEVICE_BIG_ENDIAN); | |
2377 | } | |
2378 | ||
aab33094 | 2379 | /* XXX: optimize */ |
a8170e5e | 2380 | uint32_t ldub_phys(hwaddr addr) |
aab33094 FB |
2381 | { |
2382 | uint8_t val; | |
2383 | cpu_physical_memory_read(addr, &val, 1); | |
2384 | return val; | |
2385 | } | |
2386 | ||
733f0b02 | 2387 | /* warning: addr must be aligned */ |
a8170e5e | 2388 | static inline uint32_t lduw_phys_internal(hwaddr addr, |
1e78bcc1 | 2389 | enum device_endian endian) |
aab33094 | 2390 | { |
733f0b02 MT |
2391 | uint8_t *ptr; |
2392 | uint64_t val; | |
5c8a00ce | 2393 | MemoryRegion *mr; |
149f54b5 PB |
2394 | hwaddr l = 2; |
2395 | hwaddr addr1; | |
733f0b02 | 2396 | |
5c8a00ce PB |
2397 | mr = address_space_translate(&address_space_memory, addr, &addr1, &l, |
2398 | false); | |
2399 | if (l < 2 || !memory_access_is_direct(mr, false)) { | |
733f0b02 | 2400 | /* I/O case */ |
5c8a00ce | 2401 | io_mem_read(mr, addr1, &val, 2); |
1e78bcc1 AG |
2402 | #if defined(TARGET_WORDS_BIGENDIAN) |
2403 | if (endian == DEVICE_LITTLE_ENDIAN) { | |
2404 | val = bswap16(val); | |
2405 | } | |
2406 | #else | |
2407 | if (endian == DEVICE_BIG_ENDIAN) { | |
2408 | val = bswap16(val); | |
2409 | } | |
2410 | #endif | |
733f0b02 MT |
2411 | } else { |
2412 | /* RAM case */ | |
5c8a00ce | 2413 | ptr = qemu_get_ram_ptr((memory_region_get_ram_addr(mr) |
06ef3525 | 2414 | & TARGET_PAGE_MASK) |
149f54b5 | 2415 | + addr1); |
1e78bcc1 AG |
2416 | switch (endian) { |
2417 | case DEVICE_LITTLE_ENDIAN: | |
2418 | val = lduw_le_p(ptr); | |
2419 | break; | |
2420 | case DEVICE_BIG_ENDIAN: | |
2421 | val = lduw_be_p(ptr); | |
2422 | break; | |
2423 | default: | |
2424 | val = lduw_p(ptr); | |
2425 | break; | |
2426 | } | |
733f0b02 MT |
2427 | } |
2428 | return val; | |
aab33094 FB |
2429 | } |
2430 | ||
a8170e5e | 2431 | uint32_t lduw_phys(hwaddr addr) |
1e78bcc1 AG |
2432 | { |
2433 | return lduw_phys_internal(addr, DEVICE_NATIVE_ENDIAN); | |
2434 | } | |
2435 | ||
a8170e5e | 2436 | uint32_t lduw_le_phys(hwaddr addr) |
1e78bcc1 AG |
2437 | { |
2438 | return lduw_phys_internal(addr, DEVICE_LITTLE_ENDIAN); | |
2439 | } | |
2440 | ||
a8170e5e | 2441 | uint32_t lduw_be_phys(hwaddr addr) |
1e78bcc1 AG |
2442 | { |
2443 | return lduw_phys_internal(addr, DEVICE_BIG_ENDIAN); | |
2444 | } | |
2445 | ||
8df1cd07 FB |
2446 | /* warning: addr must be aligned. The ram page is not masked as dirty |
2447 | and the code inside is not invalidated. It is useful if the dirty | |
2448 | bits are used to track modified PTEs */ | |
a8170e5e | 2449 | void stl_phys_notdirty(hwaddr addr, uint32_t val) |
8df1cd07 | 2450 | { |
8df1cd07 | 2451 | uint8_t *ptr; |
5c8a00ce | 2452 | MemoryRegion *mr; |
149f54b5 PB |
2453 | hwaddr l = 4; |
2454 | hwaddr addr1; | |
8df1cd07 | 2455 | |
5c8a00ce PB |
2456 | mr = address_space_translate(&address_space_memory, addr, &addr1, &l, |
2457 | true); | |
2458 | if (l < 4 || !memory_access_is_direct(mr, true)) { | |
2459 | io_mem_write(mr, addr1, val, 4); | |
8df1cd07 | 2460 | } else { |
5c8a00ce | 2461 | addr1 += memory_region_get_ram_addr(mr) & TARGET_PAGE_MASK; |
5579c7f3 | 2462 | ptr = qemu_get_ram_ptr(addr1); |
8df1cd07 | 2463 | stl_p(ptr, val); |
74576198 AL |
2464 | |
2465 | if (unlikely(in_migration)) { | |
2466 | if (!cpu_physical_memory_is_dirty(addr1)) { | |
2467 | /* invalidate code */ | |
2468 | tb_invalidate_phys_page_range(addr1, addr1 + 4, 0); | |
2469 | /* set dirty bit */ | |
f7c11b53 YT |
2470 | cpu_physical_memory_set_dirty_flags( |
2471 | addr1, (0xff & ~CODE_DIRTY_FLAG)); | |
74576198 AL |
2472 | } |
2473 | } | |
8df1cd07 FB |
2474 | } |
2475 | } | |
2476 | ||
2477 | /* warning: addr must be aligned */ | |
a8170e5e | 2478 | static inline void stl_phys_internal(hwaddr addr, uint32_t val, |
1e78bcc1 | 2479 | enum device_endian endian) |
8df1cd07 | 2480 | { |
8df1cd07 | 2481 | uint8_t *ptr; |
5c8a00ce | 2482 | MemoryRegion *mr; |
149f54b5 PB |
2483 | hwaddr l = 4; |
2484 | hwaddr addr1; | |
8df1cd07 | 2485 | |
5c8a00ce PB |
2486 | mr = address_space_translate(&address_space_memory, addr, &addr1, &l, |
2487 | true); | |
2488 | if (l < 4 || !memory_access_is_direct(mr, true)) { | |
1e78bcc1 AG |
2489 | #if defined(TARGET_WORDS_BIGENDIAN) |
2490 | if (endian == DEVICE_LITTLE_ENDIAN) { | |
2491 | val = bswap32(val); | |
2492 | } | |
2493 | #else | |
2494 | if (endian == DEVICE_BIG_ENDIAN) { | |
2495 | val = bswap32(val); | |
2496 | } | |
2497 | #endif | |
5c8a00ce | 2498 | io_mem_write(mr, addr1, val, 4); |
8df1cd07 | 2499 | } else { |
8df1cd07 | 2500 | /* RAM case */ |
5c8a00ce | 2501 | addr1 += memory_region_get_ram_addr(mr) & TARGET_PAGE_MASK; |
5579c7f3 | 2502 | ptr = qemu_get_ram_ptr(addr1); |
1e78bcc1 AG |
2503 | switch (endian) { |
2504 | case DEVICE_LITTLE_ENDIAN: | |
2505 | stl_le_p(ptr, val); | |
2506 | break; | |
2507 | case DEVICE_BIG_ENDIAN: | |
2508 | stl_be_p(ptr, val); | |
2509 | break; | |
2510 | default: | |
2511 | stl_p(ptr, val); | |
2512 | break; | |
2513 | } | |
51d7a9eb | 2514 | invalidate_and_set_dirty(addr1, 4); |
8df1cd07 FB |
2515 | } |
2516 | } | |
2517 | ||
a8170e5e | 2518 | void stl_phys(hwaddr addr, uint32_t val) |
1e78bcc1 AG |
2519 | { |
2520 | stl_phys_internal(addr, val, DEVICE_NATIVE_ENDIAN); | |
2521 | } | |
2522 | ||
a8170e5e | 2523 | void stl_le_phys(hwaddr addr, uint32_t val) |
1e78bcc1 AG |
2524 | { |
2525 | stl_phys_internal(addr, val, DEVICE_LITTLE_ENDIAN); | |
2526 | } | |
2527 | ||
a8170e5e | 2528 | void stl_be_phys(hwaddr addr, uint32_t val) |
1e78bcc1 AG |
2529 | { |
2530 | stl_phys_internal(addr, val, DEVICE_BIG_ENDIAN); | |
2531 | } | |
2532 | ||
aab33094 | 2533 | /* XXX: optimize */ |
a8170e5e | 2534 | void stb_phys(hwaddr addr, uint32_t val) |
aab33094 FB |
2535 | { |
2536 | uint8_t v = val; | |
2537 | cpu_physical_memory_write(addr, &v, 1); | |
2538 | } | |
2539 | ||
733f0b02 | 2540 | /* warning: addr must be aligned */ |
a8170e5e | 2541 | static inline void stw_phys_internal(hwaddr addr, uint32_t val, |
1e78bcc1 | 2542 | enum device_endian endian) |
aab33094 | 2543 | { |
733f0b02 | 2544 | uint8_t *ptr; |
5c8a00ce | 2545 | MemoryRegion *mr; |
149f54b5 PB |
2546 | hwaddr l = 2; |
2547 | hwaddr addr1; | |
733f0b02 | 2548 | |
5c8a00ce PB |
2549 | mr = address_space_translate(&address_space_memory, addr, &addr1, &l, |
2550 | true); | |
2551 | if (l < 2 || !memory_access_is_direct(mr, true)) { | |
1e78bcc1 AG |
2552 | #if defined(TARGET_WORDS_BIGENDIAN) |
2553 | if (endian == DEVICE_LITTLE_ENDIAN) { | |
2554 | val = bswap16(val); | |
2555 | } | |
2556 | #else | |
2557 | if (endian == DEVICE_BIG_ENDIAN) { | |
2558 | val = bswap16(val); | |
2559 | } | |
2560 | #endif | |
5c8a00ce | 2561 | io_mem_write(mr, addr1, val, 2); |
733f0b02 | 2562 | } else { |
733f0b02 | 2563 | /* RAM case */ |
5c8a00ce | 2564 | addr1 += memory_region_get_ram_addr(mr) & TARGET_PAGE_MASK; |
733f0b02 | 2565 | ptr = qemu_get_ram_ptr(addr1); |
1e78bcc1 AG |
2566 | switch (endian) { |
2567 | case DEVICE_LITTLE_ENDIAN: | |
2568 | stw_le_p(ptr, val); | |
2569 | break; | |
2570 | case DEVICE_BIG_ENDIAN: | |
2571 | stw_be_p(ptr, val); | |
2572 | break; | |
2573 | default: | |
2574 | stw_p(ptr, val); | |
2575 | break; | |
2576 | } | |
51d7a9eb | 2577 | invalidate_and_set_dirty(addr1, 2); |
733f0b02 | 2578 | } |
aab33094 FB |
2579 | } |
2580 | ||
a8170e5e | 2581 | void stw_phys(hwaddr addr, uint32_t val) |
1e78bcc1 AG |
2582 | { |
2583 | stw_phys_internal(addr, val, DEVICE_NATIVE_ENDIAN); | |
2584 | } | |
2585 | ||
a8170e5e | 2586 | void stw_le_phys(hwaddr addr, uint32_t val) |
1e78bcc1 AG |
2587 | { |
2588 | stw_phys_internal(addr, val, DEVICE_LITTLE_ENDIAN); | |
2589 | } | |
2590 | ||
a8170e5e | 2591 | void stw_be_phys(hwaddr addr, uint32_t val) |
1e78bcc1 AG |
2592 | { |
2593 | stw_phys_internal(addr, val, DEVICE_BIG_ENDIAN); | |
2594 | } | |
2595 | ||
aab33094 | 2596 | /* XXX: optimize */ |
a8170e5e | 2597 | void stq_phys(hwaddr addr, uint64_t val) |
aab33094 FB |
2598 | { |
2599 | val = tswap64(val); | |
71d2b725 | 2600 | cpu_physical_memory_write(addr, &val, 8); |
aab33094 FB |
2601 | } |
2602 | ||
a8170e5e | 2603 | void stq_le_phys(hwaddr addr, uint64_t val) |
1e78bcc1 AG |
2604 | { |
2605 | val = cpu_to_le64(val); | |
2606 | cpu_physical_memory_write(addr, &val, 8); | |
2607 | } | |
2608 | ||
a8170e5e | 2609 | void stq_be_phys(hwaddr addr, uint64_t val) |
1e78bcc1 AG |
2610 | { |
2611 | val = cpu_to_be64(val); | |
2612 | cpu_physical_memory_write(addr, &val, 8); | |
2613 | } | |
2614 | ||
5e2972fd | 2615 | /* virtual memory access for debug (includes writing to ROM) */ |
f17ec444 | 2616 | int cpu_memory_rw_debug(CPUState *cpu, target_ulong addr, |
b448f2f3 | 2617 | uint8_t *buf, int len, int is_write) |
13eb76e0 FB |
2618 | { |
2619 | int l; | |
a8170e5e | 2620 | hwaddr phys_addr; |
9b3c35e0 | 2621 | target_ulong page; |
13eb76e0 FB |
2622 | |
2623 | while (len > 0) { | |
2624 | page = addr & TARGET_PAGE_MASK; | |
f17ec444 | 2625 | phys_addr = cpu_get_phys_page_debug(cpu, page); |
13eb76e0 FB |
2626 | /* if no physical page mapped, return an error */ |
2627 | if (phys_addr == -1) | |
2628 | return -1; | |
2629 | l = (page + TARGET_PAGE_SIZE) - addr; | |
2630 | if (l > len) | |
2631 | l = len; | |
5e2972fd | 2632 | phys_addr += (addr & ~TARGET_PAGE_MASK); |
5e2972fd AL |
2633 | if (is_write) |
2634 | cpu_physical_memory_write_rom(phys_addr, buf, l); | |
2635 | else | |
5e2972fd | 2636 | cpu_physical_memory_rw(phys_addr, buf, l, is_write); |
13eb76e0 FB |
2637 | len -= l; |
2638 | buf += l; | |
2639 | addr += l; | |
2640 | } | |
2641 | return 0; | |
2642 | } | |
a68fe89c | 2643 | #endif |
13eb76e0 | 2644 | |
8e4a424b BS |
2645 | #if !defined(CONFIG_USER_ONLY) |
2646 | ||
2647 | /* | |
2648 | * A helper function for the _utterly broken_ virtio device model to find out if | |
2649 | * it's running on a big endian machine. Don't do this at home kids! | |
2650 | */ | |
2651 | bool virtio_is_big_endian(void); | |
2652 | bool virtio_is_big_endian(void) | |
2653 | { | |
2654 | #if defined(TARGET_WORDS_BIGENDIAN) | |
2655 | return true; | |
2656 | #else | |
2657 | return false; | |
2658 | #endif | |
2659 | } | |
2660 | ||
2661 | #endif | |
2662 | ||
76f35538 | 2663 | #ifndef CONFIG_USER_ONLY |
a8170e5e | 2664 | bool cpu_physical_memory_is_io(hwaddr phys_addr) |
76f35538 | 2665 | { |
5c8a00ce | 2666 | MemoryRegion*mr; |
149f54b5 | 2667 | hwaddr l = 1; |
76f35538 | 2668 | |
5c8a00ce PB |
2669 | mr = address_space_translate(&address_space_memory, |
2670 | phys_addr, &phys_addr, &l, false); | |
76f35538 | 2671 | |
5c8a00ce PB |
2672 | return !(memory_region_is_ram(mr) || |
2673 | memory_region_is_romd(mr)); | |
76f35538 | 2674 | } |
bd2fa51f MH |
2675 | |
2676 | void qemu_ram_foreach_block(RAMBlockIterFunc func, void *opaque) | |
2677 | { | |
2678 | RAMBlock *block; | |
2679 | ||
2680 | QTAILQ_FOREACH(block, &ram_list.blocks, next) { | |
2681 | func(block->host, block->offset, block->length, opaque); | |
2682 | } | |
2683 | } | |
ec3f8c99 | 2684 | #endif |