]>
Commit | Line | Data |
---|---|---|
f5d8c8cd SZ |
1 | /* Support for generating ACPI tables and passing them to Guests |
2 | * | |
3 | * ARM virt ACPI generation | |
4 | * | |
5 | * Copyright (C) 2008-2010 Kevin O'Connor <kevin@koconnor.net> | |
6 | * Copyright (C) 2006 Fabrice Bellard | |
7 | * Copyright (C) 2013 Red Hat Inc | |
8 | * | |
9 | * Author: Michael S. Tsirkin <mst@redhat.com> | |
10 | * | |
11 | * Copyright (c) 2015 HUAWEI TECHNOLOGIES CO.,LTD. | |
12 | * | |
13 | * Author: Shannon Zhao <zhaoshenglong@huawei.com> | |
14 | * | |
15 | * This program is free software; you can redistribute it and/or modify | |
16 | * it under the terms of the GNU General Public License as published by | |
17 | * the Free Software Foundation; either version 2 of the License, or | |
18 | * (at your option) any later version. | |
19 | ||
20 | * This program is distributed in the hope that it will be useful, | |
21 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
22 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
23 | * GNU General Public License for more details. | |
24 | ||
25 | * You should have received a copy of the GNU General Public License along | |
26 | * with this program; if not, see <http://www.gnu.org/licenses/>. | |
27 | */ | |
28 | ||
12b16722 | 29 | #include "qemu/osdep.h" |
da34e65c | 30 | #include "qapi/error.h" |
f5d8c8cd SZ |
31 | #include "qemu/bitmap.h" |
32 | #include "trace.h" | |
2e5b09fd | 33 | #include "hw/core/cpu.h" |
fcf5ef2a | 34 | #include "target/arm/cpu.h" |
f5d8c8cd SZ |
35 | #include "hw/acpi/acpi-defs.h" |
36 | #include "hw/acpi/acpi.h" | |
37 | #include "hw/nvram/fw_cfg.h" | |
38 | #include "hw/acpi/bios-linker-loader.h" | |
f5d8c8cd | 39 | #include "hw/acpi/aml-build.h" |
82f76c67 | 40 | #include "hw/acpi/utils.h" |
48cefd94 | 41 | #include "hw/acpi/pci.h" |
cff51ac9 SK |
42 | #include "hw/acpi/memory_hotplug.h" |
43 | #include "hw/acpi/generic_event_device.h" | |
84344884 | 44 | #include "hw/pci/pcie_host.h" |
d4e5de1a | 45 | #include "hw/pci/pci.h" |
d05fdab4 | 46 | #include "hw/arm/virt.h" |
b5a60bee | 47 | #include "hw/mem/nvdimm.h" |
2b302e1e | 48 | #include "sysemu/numa.h" |
71e8a915 | 49 | #include "sysemu/reset.h" |
13e5c54d | 50 | #include "kvm_arm.h" |
d6454270 | 51 | #include "migration/vmstate.h" |
aa16508f | 52 | #include "hw/acpi/ghes.h" |
f5d8c8cd | 53 | |
dfccd8cf SZ |
54 | #define ARM_SPI_BASE 32 |
55 | ||
56 | static void acpi_dsdt_add_cpus(Aml *scope, int smp_cpus) | |
57 | { | |
58 | uint16_t i; | |
59 | ||
60 | for (i = 0; i < smp_cpus; i++) { | |
f460be43 | 61 | Aml *dev = aml_device("C%.03X", i); |
dfccd8cf SZ |
62 | aml_append(dev, aml_name_decl("_HID", aml_string("ACPI0007"))); |
63 | aml_append(dev, aml_name_decl("_UID", aml_int(i))); | |
64 | aml_append(scope, dev); | |
65 | } | |
66 | } | |
67 | ||
68 | static void acpi_dsdt_add_uart(Aml *scope, const MemMapEntry *uart_memmap, | |
45fcf539 | 69 | uint32_t uart_irq) |
dfccd8cf SZ |
70 | { |
71 | Aml *dev = aml_device("COM0"); | |
72 | aml_append(dev, aml_name_decl("_HID", aml_string("ARMH0011"))); | |
73 | aml_append(dev, aml_name_decl("_UID", aml_int(0))); | |
74 | ||
75 | Aml *crs = aml_resource_template(); | |
76 | aml_append(crs, aml_memory32_fixed(uart_memmap->base, | |
77 | uart_memmap->size, AML_READ_WRITE)); | |
78 | aml_append(crs, | |
79 | aml_interrupt(AML_CONSUMER, AML_LEVEL, AML_ACTIVE_HIGH, | |
45fcf539 | 80 | AML_EXCLUSIVE, &uart_irq, 1)); |
dfccd8cf | 81 | aml_append(dev, aml_name_decl("_CRS", crs)); |
f264d51d | 82 | |
dfccd8cf SZ |
83 | aml_append(scope, dev); |
84 | } | |
85 | ||
70bee80d GS |
86 | static void acpi_dsdt_add_fw_cfg(Aml *scope, const MemMapEntry *fw_cfg_memmap) |
87 | { | |
88 | Aml *dev = aml_device("FWCF"); | |
89 | aml_append(dev, aml_name_decl("_HID", aml_string("QEMU0002"))); | |
90 | /* device present, functioning, decoding, not shown in UI */ | |
91 | aml_append(dev, aml_name_decl("_STA", aml_int(0xB))); | |
3b5c492b | 92 | aml_append(dev, aml_name_decl("_CCA", aml_int(1))); |
70bee80d GS |
93 | |
94 | Aml *crs = aml_resource_template(); | |
95 | aml_append(crs, aml_memory32_fixed(fw_cfg_memmap->base, | |
96 | fw_cfg_memmap->size, AML_READ_WRITE)); | |
97 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
98 | aml_append(scope, dev); | |
99 | } | |
100 | ||
dfccd8cf SZ |
101 | static void acpi_dsdt_add_flash(Aml *scope, const MemMapEntry *flash_memmap) |
102 | { | |
103 | Aml *dev, *crs; | |
104 | hwaddr base = flash_memmap->base; | |
cd37aaf8 | 105 | hwaddr size = flash_memmap->size / 2; |
dfccd8cf SZ |
106 | |
107 | dev = aml_device("FLS0"); | |
108 | aml_append(dev, aml_name_decl("_HID", aml_string("LNRO0015"))); | |
109 | aml_append(dev, aml_name_decl("_UID", aml_int(0))); | |
110 | ||
111 | crs = aml_resource_template(); | |
112 | aml_append(crs, aml_memory32_fixed(base, size, AML_READ_WRITE)); | |
113 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
114 | aml_append(scope, dev); | |
115 | ||
116 | dev = aml_device("FLS1"); | |
117 | aml_append(dev, aml_name_decl("_HID", aml_string("LNRO0015"))); | |
118 | aml_append(dev, aml_name_decl("_UID", aml_int(1))); | |
119 | crs = aml_resource_template(); | |
120 | aml_append(crs, aml_memory32_fixed(base + size, size, AML_READ_WRITE)); | |
121 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
122 | aml_append(scope, dev); | |
123 | } | |
124 | ||
125 | static void acpi_dsdt_add_virtio(Aml *scope, | |
126 | const MemMapEntry *virtio_mmio_memmap, | |
45fcf539 | 127 | uint32_t mmio_irq, int num) |
dfccd8cf SZ |
128 | { |
129 | hwaddr base = virtio_mmio_memmap->base; | |
130 | hwaddr size = virtio_mmio_memmap->size; | |
dfccd8cf SZ |
131 | int i; |
132 | ||
133 | for (i = 0; i < num; i++) { | |
45fcf539 | 134 | uint32_t irq = mmio_irq + i; |
dfccd8cf SZ |
135 | Aml *dev = aml_device("VR%02u", i); |
136 | aml_append(dev, aml_name_decl("_HID", aml_string("LNRO0005"))); | |
137 | aml_append(dev, aml_name_decl("_UID", aml_int(i))); | |
76266d99 | 138 | aml_append(dev, aml_name_decl("_CCA", aml_int(1))); |
dfccd8cf SZ |
139 | |
140 | Aml *crs = aml_resource_template(); | |
141 | aml_append(crs, aml_memory32_fixed(base, size, AML_READ_WRITE)); | |
142 | aml_append(crs, | |
143 | aml_interrupt(AML_CONSUMER, AML_LEVEL, AML_ACTIVE_HIGH, | |
45fcf539 | 144 | AML_EXCLUSIVE, &irq, 1)); |
dfccd8cf SZ |
145 | aml_append(dev, aml_name_decl("_CRS", crs)); |
146 | aml_append(scope, dev); | |
147 | base += size; | |
148 | } | |
149 | } | |
150 | ||
45fcf539 | 151 | static void acpi_dsdt_add_pci(Aml *scope, const MemMapEntry *memmap, |
601d626d | 152 | uint32_t irq, bool use_highmem, bool highmem_ecam) |
d4e5de1a | 153 | { |
601d626d | 154 | int ecam_id = VIRT_ECAM_ID(highmem_ecam); |
d4e5de1a | 155 | Aml *method, *crs, *ifctx, *UUID, *ifctx1, *elsectx, *buf; |
c77b2531 | 156 | int i, slot_no; |
d4e5de1a SZ |
157 | hwaddr base_mmio = memmap[VIRT_PCIE_MMIO].base; |
158 | hwaddr size_mmio = memmap[VIRT_PCIE_MMIO].size; | |
159 | hwaddr base_pio = memmap[VIRT_PCIE_PIO].base; | |
160 | hwaddr size_pio = memmap[VIRT_PCIE_PIO].size; | |
601d626d EA |
161 | hwaddr base_ecam = memmap[ecam_id].base; |
162 | hwaddr size_ecam = memmap[ecam_id].size; | |
d4e5de1a SZ |
163 | int nr_pcie_buses = size_ecam / PCIE_MMCFG_SIZE_MIN; |
164 | ||
165 | Aml *dev = aml_device("%s", "PCI0"); | |
166 | aml_append(dev, aml_name_decl("_HID", aml_string("PNP0A08"))); | |
167 | aml_append(dev, aml_name_decl("_CID", aml_string("PNP0A03"))); | |
168 | aml_append(dev, aml_name_decl("_SEG", aml_int(0))); | |
169 | aml_append(dev, aml_name_decl("_BBN", aml_int(0))); | |
d4e5de1a SZ |
170 | aml_append(dev, aml_name_decl("_UID", aml_string("PCI0"))); |
171 | aml_append(dev, aml_name_decl("_STR", aml_unicode("PCIe 0 Device"))); | |
bc64b96c | 172 | aml_append(dev, aml_name_decl("_CCA", aml_int(1))); |
d4e5de1a SZ |
173 | |
174 | /* Declare the PCI Routing Table. */ | |
c77b2531 HG |
175 | Aml *rt_pkg = aml_varpackage(PCI_SLOT_MAX * PCI_NUM_PINS); |
176 | for (slot_no = 0; slot_no < PCI_SLOT_MAX; slot_no++) { | |
d4e5de1a | 177 | for (i = 0; i < PCI_NUM_PINS; i++) { |
c77b2531 | 178 | int gsi = (i + slot_no) % PCI_NUM_PINS; |
d4e5de1a | 179 | Aml *pkg = aml_package(4); |
c77b2531 | 180 | aml_append(pkg, aml_int((slot_no << 16) | 0xFFFF)); |
d4e5de1a SZ |
181 | aml_append(pkg, aml_int(i)); |
182 | aml_append(pkg, aml_name("GSI%d", gsi)); | |
183 | aml_append(pkg, aml_int(0)); | |
184 | aml_append(rt_pkg, pkg); | |
185 | } | |
186 | } | |
187 | aml_append(dev, aml_name_decl("_PRT", rt_pkg)); | |
188 | ||
189 | /* Create GSI link device */ | |
190 | for (i = 0; i < PCI_NUM_PINS; i++) { | |
45fcf539 | 191 | uint32_t irqs = irq + i; |
d4e5de1a SZ |
192 | Aml *dev_gsi = aml_device("GSI%d", i); |
193 | aml_append(dev_gsi, aml_name_decl("_HID", aml_string("PNP0C0F"))); | |
f0ca15ad | 194 | aml_append(dev_gsi, aml_name_decl("_UID", aml_int(i))); |
d4e5de1a SZ |
195 | crs = aml_resource_template(); |
196 | aml_append(crs, | |
197 | aml_interrupt(AML_CONSUMER, AML_LEVEL, AML_ACTIVE_HIGH, | |
45fcf539 | 198 | AML_EXCLUSIVE, &irqs, 1)); |
d4e5de1a SZ |
199 | aml_append(dev_gsi, aml_name_decl("_PRS", crs)); |
200 | crs = aml_resource_template(); | |
201 | aml_append(crs, | |
202 | aml_interrupt(AML_CONSUMER, AML_LEVEL, AML_ACTIVE_HIGH, | |
45fcf539 | 203 | AML_EXCLUSIVE, &irqs, 1)); |
d4e5de1a | 204 | aml_append(dev_gsi, aml_name_decl("_CRS", crs)); |
4dbfc881 | 205 | method = aml_method("_SRS", 1, AML_NOTSERIALIZED); |
d4e5de1a SZ |
206 | aml_append(dev_gsi, method); |
207 | aml_append(dev, dev_gsi); | |
208 | } | |
209 | ||
4dbfc881 | 210 | method = aml_method("_CBA", 0, AML_NOTSERIALIZED); |
d4e5de1a SZ |
211 | aml_append(method, aml_return(aml_int(base_ecam))); |
212 | aml_append(dev, method); | |
213 | ||
4dbfc881 | 214 | method = aml_method("_CRS", 0, AML_NOTSERIALIZED); |
d4e5de1a SZ |
215 | Aml *rbuf = aml_resource_template(); |
216 | aml_append(rbuf, | |
217 | aml_word_bus_number(AML_MIN_FIXED, AML_MAX_FIXED, AML_POS_DECODE, | |
218 | 0x0000, 0x0000, nr_pcie_buses - 1, 0x0000, | |
219 | nr_pcie_buses)); | |
220 | aml_append(rbuf, | |
221 | aml_dword_memory(AML_POS_DECODE, AML_MIN_FIXED, AML_MAX_FIXED, | |
222 | AML_NON_CACHEABLE, AML_READ_WRITE, 0x0000, base_mmio, | |
223 | base_mmio + size_mmio - 1, 0x0000, size_mmio)); | |
224 | aml_append(rbuf, | |
225 | aml_dword_io(AML_MIN_FIXED, AML_MAX_FIXED, AML_POS_DECODE, | |
226 | AML_ENTIRE_RANGE, 0x0000, 0x0000, size_pio - 1, base_pio, | |
227 | size_pio)); | |
228 | ||
5125f9cd | 229 | if (use_highmem) { |
bf424a12 EA |
230 | hwaddr base_mmio_high = memmap[VIRT_HIGH_PCIE_MMIO].base; |
231 | hwaddr size_mmio_high = memmap[VIRT_HIGH_PCIE_MMIO].size; | |
5125f9cd PF |
232 | |
233 | aml_append(rbuf, | |
234 | aml_qword_memory(AML_POS_DECODE, AML_MIN_FIXED, AML_MAX_FIXED, | |
235 | AML_NON_CACHEABLE, AML_READ_WRITE, 0x0000, | |
e40c3d2e AB |
236 | base_mmio_high, |
237 | base_mmio_high + size_mmio_high - 1, 0x0000, | |
5125f9cd PF |
238 | size_mmio_high)); |
239 | } | |
240 | ||
d4e5de1a SZ |
241 | aml_append(method, aml_return(rbuf)); |
242 | aml_append(dev, method); | |
243 | ||
244 | /* Declare an _OSC (OS Control Handoff) method */ | |
245 | aml_append(dev, aml_name_decl("SUPP", aml_int(0))); | |
246 | aml_append(dev, aml_name_decl("CTRL", aml_int(0))); | |
4dbfc881 | 247 | method = aml_method("_OSC", 4, AML_NOTSERIALIZED); |
d4e5de1a SZ |
248 | aml_append(method, |
249 | aml_create_dword_field(aml_arg(3), aml_int(0), "CDW1")); | |
250 | ||
251 | /* PCI Firmware Specification 3.0 | |
252 | * 4.5.1. _OSC Interface for PCI Host Bridge Devices | |
253 | * The _OSC interface for a PCI/PCI-X/PCI Express hierarchy is | |
254 | * identified by the Universal Unique IDentifier (UUID) | |
255 | * 33DB4D5B-1FF7-401C-9657-7441C03DD766 | |
256 | */ | |
257 | UUID = aml_touuid("33DB4D5B-1FF7-401C-9657-7441C03DD766"); | |
258 | ifctx = aml_if(aml_equal(aml_arg(0), UUID)); | |
259 | aml_append(ifctx, | |
260 | aml_create_dword_field(aml_arg(3), aml_int(4), "CDW2")); | |
261 | aml_append(ifctx, | |
262 | aml_create_dword_field(aml_arg(3), aml_int(8), "CDW3")); | |
263 | aml_append(ifctx, aml_store(aml_name("CDW2"), aml_name("SUPP"))); | |
264 | aml_append(ifctx, aml_store(aml_name("CDW3"), aml_name("CTRL"))); | |
e04c13cd HG |
265 | |
266 | /* | |
267 | * Allow OS control for all 5 features: | |
268 | * PCIeHotplug SHPCHotplug PME AER PCIeCapability. | |
269 | */ | |
270 | aml_append(ifctx, aml_and(aml_name("CTRL"), aml_int(0x1F), | |
f3635813 | 271 | aml_name("CTRL"))); |
d4e5de1a SZ |
272 | |
273 | ifctx1 = aml_if(aml_lnot(aml_equal(aml_arg(1), aml_int(0x1)))); | |
f3635813 HG |
274 | aml_append(ifctx1, aml_or(aml_name("CDW1"), aml_int(0x08), |
275 | aml_name("CDW1"))); | |
d4e5de1a SZ |
276 | aml_append(ifctx, ifctx1); |
277 | ||
278 | ifctx1 = aml_if(aml_lnot(aml_equal(aml_name("CDW3"), aml_name("CTRL")))); | |
f3635813 HG |
279 | aml_append(ifctx1, aml_or(aml_name("CDW1"), aml_int(0x10), |
280 | aml_name("CDW1"))); | |
d4e5de1a SZ |
281 | aml_append(ifctx, ifctx1); |
282 | ||
283 | aml_append(ifctx, aml_store(aml_name("CTRL"), aml_name("CDW3"))); | |
284 | aml_append(ifctx, aml_return(aml_arg(3))); | |
285 | aml_append(method, ifctx); | |
286 | ||
287 | elsectx = aml_else(); | |
f3635813 HG |
288 | aml_append(elsectx, aml_or(aml_name("CDW1"), aml_int(4), |
289 | aml_name("CDW1"))); | |
d4e5de1a SZ |
290 | aml_append(elsectx, aml_return(aml_arg(3))); |
291 | aml_append(method, elsectx); | |
292 | aml_append(dev, method); | |
293 | ||
4dbfc881 | 294 | method = aml_method("_DSM", 4, AML_NOTSERIALIZED); |
d4e5de1a SZ |
295 | |
296 | /* PCI Firmware Specification 3.0 | |
297 | * 4.6.1. _DSM for PCI Express Slot Information | |
298 | * The UUID in _DSM in this context is | |
299 | * {E5C937D0-3553-4D7A-9117-EA4D19C3434D} | |
300 | */ | |
301 | UUID = aml_touuid("E5C937D0-3553-4D7A-9117-EA4D19C3434D"); | |
302 | ifctx = aml_if(aml_equal(aml_arg(0), UUID)); | |
303 | ifctx1 = aml_if(aml_equal(aml_arg(2), aml_int(0))); | |
304 | uint8_t byte_list[1] = {1}; | |
305 | buf = aml_buffer(1, byte_list); | |
306 | aml_append(ifctx1, aml_return(buf)); | |
307 | aml_append(ifctx, ifctx1); | |
308 | aml_append(method, ifctx); | |
309 | ||
310 | byte_list[0] = 0; | |
311 | buf = aml_buffer(1, byte_list); | |
312 | aml_append(method, aml_return(buf)); | |
313 | aml_append(dev, method); | |
314 | ||
ebfcc03b AB |
315 | Aml *dev_res0 = aml_device("%s", "RES0"); |
316 | aml_append(dev_res0, aml_name_decl("_HID", aml_string("PNP0C02"))); | |
317 | crs = aml_resource_template(); | |
601d626d EA |
318 | aml_append(crs, |
319 | aml_qword_memory(AML_POS_DECODE, AML_MIN_FIXED, AML_MAX_FIXED, | |
320 | AML_NON_CACHEABLE, AML_READ_WRITE, 0x0000, base_ecam, | |
321 | base_ecam + size_ecam - 1, 0x0000, size_ecam)); | |
ebfcc03b AB |
322 | aml_append(dev_res0, aml_name_decl("_CRS", crs)); |
323 | aml_append(dev, dev_res0); | |
d4e5de1a SZ |
324 | aml_append(scope, dev); |
325 | } | |
326 | ||
aeb1a36d SZ |
327 | static void acpi_dsdt_add_gpio(Aml *scope, const MemMapEntry *gpio_memmap, |
328 | uint32_t gpio_irq) | |
329 | { | |
330 | Aml *dev = aml_device("GPO0"); | |
331 | aml_append(dev, aml_name_decl("_HID", aml_string("ARMH0061"))); | |
aeb1a36d SZ |
332 | aml_append(dev, aml_name_decl("_UID", aml_int(0))); |
333 | ||
334 | Aml *crs = aml_resource_template(); | |
335 | aml_append(crs, aml_memory32_fixed(gpio_memmap->base, gpio_memmap->size, | |
336 | AML_READ_WRITE)); | |
337 | aml_append(crs, aml_interrupt(AML_CONSUMER, AML_LEVEL, AML_ACTIVE_HIGH, | |
338 | AML_EXCLUSIVE, &gpio_irq, 1)); | |
339 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
c1a158b7 SZ |
340 | |
341 | Aml *aei = aml_resource_template(); | |
342 | /* Pin 3 for power button */ | |
343 | const uint32_t pin_list[1] = {3}; | |
344 | aml_append(aei, aml_gpio_int(AML_CONSUMER, AML_EDGE, AML_ACTIVE_HIGH, | |
345 | AML_EXCLUSIVE, AML_PULL_UP, 0, pin_list, 1, | |
346 | "GPO0", NULL, 0)); | |
347 | aml_append(dev, aml_name_decl("_AEI", aei)); | |
348 | ||
349 | /* _E03 is handle for power button */ | |
350 | Aml *method = aml_method("_E03", 0, AML_NOTSERIALIZED); | |
351 | aml_append(method, aml_notify(aml_name(ACPI_POWER_BUTTON_DEVICE), | |
352 | aml_int(0x80))); | |
353 | aml_append(dev, method); | |
aeb1a36d SZ |
354 | aml_append(scope, dev); |
355 | } | |
356 | ||
ac6aa59a SZ |
357 | static void acpi_dsdt_add_power_button(Aml *scope) |
358 | { | |
359 | Aml *dev = aml_device(ACPI_POWER_BUTTON_DEVICE); | |
360 | aml_append(dev, aml_name_decl("_HID", aml_string("PNP0C0C"))); | |
ac6aa59a SZ |
361 | aml_append(dev, aml_name_decl("_UID", aml_int(0))); |
362 | aml_append(scope, dev); | |
363 | } | |
364 | ||
e78f1222 | 365 | static void |
a703b4f6 | 366 | build_iort(GArray *table_data, BIOSLinker *linker, VirtMachineState *vms) |
e78f1222 | 367 | { |
a703b4f6 | 368 | int nb_nodes, iort_start = table_data->len; |
e78f1222 PM |
369 | AcpiIortIdMapping *idmap; |
370 | AcpiIortItsGroup *its; | |
371 | AcpiIortTable *iort; | |
a703b4f6 | 372 | AcpiIortSmmu3 *smmu; |
6e3e7239 | 373 | size_t node_size, iort_node_offset, iort_length, smmu_offset = 0; |
e78f1222 PM |
374 | AcpiIortRC *rc; |
375 | ||
376 | iort = acpi_data_push(table_data, sizeof(*iort)); | |
377 | ||
a703b4f6 PM |
378 | if (vms->iommu == VIRT_IOMMU_SMMUV3) { |
379 | nb_nodes = 3; /* RC, ITS, SMMUv3 */ | |
380 | } else { | |
381 | nb_nodes = 2; /* RC, ITS */ | |
382 | } | |
383 | ||
e78f1222 | 384 | iort_length = sizeof(*iort); |
a703b4f6 | 385 | iort->node_count = cpu_to_le32(nb_nodes); |
6e3e7239 SZ |
386 | /* |
387 | * Use a copy in case table_data->data moves during acpi_data_push | |
388 | * operations. | |
389 | */ | |
390 | iort_node_offset = sizeof(*iort); | |
391 | iort->node_offset = cpu_to_le32(iort_node_offset); | |
e78f1222 PM |
392 | |
393 | /* ITS group node */ | |
394 | node_size = sizeof(*its) + sizeof(uint32_t); | |
395 | iort_length += node_size; | |
396 | its = acpi_data_push(table_data, node_size); | |
397 | ||
398 | its->type = ACPI_IORT_NODE_ITS_GROUP; | |
399 | its->length = cpu_to_le16(node_size); | |
400 | its->its_count = cpu_to_le32(1); | |
401 | its->identifiers[0] = 0; /* MADT translation_id */ | |
402 | ||
a703b4f6 | 403 | if (vms->iommu == VIRT_IOMMU_SMMUV3) { |
41c4fb94 | 404 | int irq = vms->irqmap[VIRT_SMMU] + ARM_SPI_BASE; |
a703b4f6 PM |
405 | |
406 | /* SMMUv3 node */ | |
6e3e7239 | 407 | smmu_offset = iort_node_offset + node_size; |
a703b4f6 PM |
408 | node_size = sizeof(*smmu) + sizeof(*idmap); |
409 | iort_length += node_size; | |
410 | smmu = acpi_data_push(table_data, node_size); | |
411 | ||
412 | smmu->type = ACPI_IORT_NODE_SMMU_V3; | |
413 | smmu->length = cpu_to_le16(node_size); | |
414 | smmu->mapping_count = cpu_to_le32(1); | |
415 | smmu->mapping_offset = cpu_to_le32(sizeof(*smmu)); | |
416 | smmu->base_address = cpu_to_le64(vms->memmap[VIRT_SMMU].base); | |
29bbccc2 | 417 | smmu->flags = cpu_to_le32(ACPI_IORT_SMMU_V3_COHACC_OVERRIDE); |
a703b4f6 PM |
418 | smmu->event_gsiv = cpu_to_le32(irq); |
419 | smmu->pri_gsiv = cpu_to_le32(irq + 1); | |
420 | smmu->gerr_gsiv = cpu_to_le32(irq + 2); | |
421 | smmu->sync_gsiv = cpu_to_le32(irq + 3); | |
422 | ||
423 | /* Identity RID mapping covering the whole input RID range */ | |
424 | idmap = &smmu->id_mapping_array[0]; | |
425 | idmap->input_base = 0; | |
426 | idmap->id_count = cpu_to_le32(0xFFFF); | |
427 | idmap->output_base = 0; | |
428 | /* output IORT node is the ITS group node (the first node) */ | |
6e3e7239 | 429 | idmap->output_reference = cpu_to_le32(iort_node_offset); |
a703b4f6 PM |
430 | } |
431 | ||
e78f1222 PM |
432 | /* Root Complex Node */ |
433 | node_size = sizeof(*rc) + sizeof(*idmap); | |
434 | iort_length += node_size; | |
435 | rc = acpi_data_push(table_data, node_size); | |
436 | ||
437 | rc->type = ACPI_IORT_NODE_PCI_ROOT_COMPLEX; | |
438 | rc->length = cpu_to_le16(node_size); | |
439 | rc->mapping_count = cpu_to_le32(1); | |
440 | rc->mapping_offset = cpu_to_le32(sizeof(*rc)); | |
441 | ||
442 | /* fully coherent device */ | |
443 | rc->memory_properties.cache_coherency = cpu_to_le32(1); | |
444 | rc->memory_properties.memory_flags = 0x3; /* CCA = CPM = DCAS = 1 */ | |
445 | rc->pci_segment_number = 0; /* MCFG pci_segment */ | |
446 | ||
447 | /* Identity RID mapping covering the whole input RID range */ | |
448 | idmap = &rc->id_mapping_array[0]; | |
449 | idmap->input_base = 0; | |
450 | idmap->id_count = cpu_to_le32(0xFFFF); | |
451 | idmap->output_base = 0; | |
a703b4f6 PM |
452 | |
453 | if (vms->iommu == VIRT_IOMMU_SMMUV3) { | |
454 | /* output IORT node is the smmuv3 node */ | |
455 | idmap->output_reference = cpu_to_le32(smmu_offset); | |
456 | } else { | |
457 | /* output IORT node is the ITS group node (the first node) */ | |
6e3e7239 | 458 | idmap->output_reference = cpu_to_le32(iort_node_offset); |
a703b4f6 | 459 | } |
e78f1222 | 460 | |
6e3e7239 SZ |
461 | /* |
462 | * Update the pointer address in case table_data->data moves during above | |
463 | * acpi_data_push operations. | |
464 | */ | |
465 | iort = (AcpiIortTable *)(table_data->data + iort_start); | |
e78f1222 PM |
466 | iort->length = cpu_to_le32(iort_length); |
467 | ||
468 | build_header(linker, table_data, (void *)(table_data->data + iort_start), | |
469 | "IORT", table_data->len - iort_start, 0, NULL, NULL); | |
470 | } | |
471 | ||
f264d51d | 472 | static void |
da4f09a7 | 473 | build_spcr(GArray *table_data, BIOSLinker *linker, VirtMachineState *vms) |
f264d51d AJ |
474 | { |
475 | AcpiSerialPortConsoleRedirection *spcr; | |
da4f09a7 AJ |
476 | const MemMapEntry *uart_memmap = &vms->memmap[VIRT_UART]; |
477 | int irq = vms->irqmap[VIRT_UART] + ARM_SPI_BASE; | |
4d027afe | 478 | int spcr_start = table_data->len; |
f264d51d AJ |
479 | |
480 | spcr = acpi_data_push(table_data, sizeof(*spcr)); | |
481 | ||
482 | spcr->interface_type = 0x3; /* ARM PL011 UART */ | |
483 | ||
484 | spcr->base_address.space_id = AML_SYSTEM_MEMORY; | |
485 | spcr->base_address.bit_width = 8; | |
486 | spcr->base_address.bit_offset = 0; | |
487 | spcr->base_address.access_width = 1; | |
488 | spcr->base_address.address = cpu_to_le64(uart_memmap->base); | |
489 | ||
490 | spcr->interrupt_types = (1 << 3); /* Bit[3] ARMH GIC interrupt */ | |
491 | spcr->gsi = cpu_to_le32(irq); /* Global System Interrupt */ | |
492 | ||
493 | spcr->baud = 3; /* Baud Rate: 3 = 9600 */ | |
494 | spcr->parity = 0; /* No Parity */ | |
495 | spcr->stopbits = 1; /* 1 Stop bit */ | |
496 | spcr->flowctrl = (1 << 1); /* Bit[1] = RTS/CTS hardware flow control */ | |
497 | spcr->term_type = 0; /* Terminal Type: 0 = VT100 */ | |
498 | ||
499 | spcr->pci_device_id = 0xffff; /* PCI Device ID: not a PCI device */ | |
500 | spcr->pci_vendor_id = 0xffff; /* PCI Vendor ID: not a PCI device */ | |
501 | ||
4d027afe Z |
502 | build_header(linker, table_data, (void *)(table_data->data + spcr_start), |
503 | "SPCR", table_data->len - spcr_start, 2, NULL, NULL); | |
f264d51d AJ |
504 | } |
505 | ||
2b302e1e | 506 | static void |
da4f09a7 | 507 | build_srat(GArray *table_data, BIOSLinker *linker, VirtMachineState *vms) |
2b302e1e SZ |
508 | { |
509 | AcpiSystemResourceAffinityTable *srat; | |
510 | AcpiSratProcessorGiccAffinity *core; | |
511 | AcpiSratMemoryAffinity *numamem; | |
4ccf5826 | 512 | int i, srat_start; |
2b302e1e | 513 | uint64_t mem_base; |
4ccf5826 | 514 | MachineClass *mc = MACHINE_GET_CLASS(vms); |
aa570207 TX |
515 | MachineState *ms = MACHINE(vms); |
516 | const CPUArchIdList *cpu_list = mc->possible_cpu_arch_ids(ms); | |
2b302e1e SZ |
517 | |
518 | srat_start = table_data->len; | |
519 | srat = acpi_data_push(table_data, sizeof(*srat)); | |
520 | srat->reserved1 = cpu_to_le32(1); | |
521 | ||
4ccf5826 | 522 | for (i = 0; i < cpu_list->len; ++i) { |
2b302e1e SZ |
523 | core = acpi_data_push(table_data, sizeof(*core)); |
524 | core->type = ACPI_SRAT_PROCESSOR_GICC; | |
525 | core->length = sizeof(*core); | |
d41f3e75 | 526 | core->proximity = cpu_to_le32(cpu_list->cpus[i].props.node_id); |
2b302e1e SZ |
527 | core->acpi_processor_uid = cpu_to_le32(i); |
528 | core->flags = cpu_to_le32(1); | |
529 | } | |
2b302e1e | 530 | |
da4f09a7 | 531 | mem_base = vms->memmap[VIRT_MEM].base; |
aa570207 | 532 | for (i = 0; i < ms->numa_state->num_nodes; ++i) { |
7e721e7b | 533 | if (ms->numa_state->nodes[i].node_mem > 0) { |
66c353ce | 534 | numamem = acpi_data_push(table_data, sizeof(*numamem)); |
7e721e7b TX |
535 | build_srat_memory(numamem, mem_base, |
536 | ms->numa_state->nodes[i].node_mem, i, | |
66c353ce | 537 | MEM_AFFINITY_ENABLED); |
7e721e7b | 538 | mem_base += ms->numa_state->nodes[i].node_mem; |
66c353ce | 539 | } |
2b302e1e SZ |
540 | } |
541 | ||
c3b0cf6e VV |
542 | if (ms->nvdimms_state->is_enabled) { |
543 | nvdimm_build_srat(table_data); | |
544 | } | |
545 | ||
442da7dc SK |
546 | if (ms->device_memory) { |
547 | numamem = acpi_data_push(table_data, sizeof *numamem); | |
548 | build_srat_memory(numamem, ms->device_memory->base, | |
549 | memory_region_size(&ms->device_memory->mr), | |
550 | ms->numa_state->num_nodes - 1, | |
551 | MEM_AFFINITY_HOTPLUGGABLE | MEM_AFFINITY_ENABLED); | |
552 | } | |
553 | ||
4d027afe Z |
554 | build_header(linker, table_data, (void *)(table_data->data + srat_start), |
555 | "SRAT", table_data->len - srat_start, 3, NULL, NULL); | |
2b302e1e SZ |
556 | } |
557 | ||
ee246400 SZ |
558 | /* GTDT */ |
559 | static void | |
8dd845d3 | 560 | build_gtdt(GArray *table_data, BIOSLinker *linker, VirtMachineState *vms) |
ee246400 | 561 | { |
8dd845d3 | 562 | VirtMachineClass *vmc = VIRT_MACHINE_GET_CLASS(vms); |
ee246400 SZ |
563 | int gtdt_start = table_data->len; |
564 | AcpiGenericTimerTable *gtdt; | |
8dd845d3 AJ |
565 | uint32_t irqflags; |
566 | ||
567 | if (vmc->claim_edge_triggered_timers) { | |
568 | irqflags = ACPI_GTDT_INTERRUPT_MODE_EDGE; | |
569 | } else { | |
570 | irqflags = ACPI_GTDT_INTERRUPT_MODE_LEVEL; | |
571 | } | |
ee246400 SZ |
572 | |
573 | gtdt = acpi_data_push(table_data, sizeof *gtdt); | |
574 | /* The interrupt values are the same with the device tree when adding 16 */ | |
330afe05 | 575 | gtdt->secure_el1_interrupt = cpu_to_le32(ARCH_TIMER_S_EL1_IRQ + 16); |
8dd845d3 | 576 | gtdt->secure_el1_flags = cpu_to_le32(irqflags); |
ee246400 | 577 | |
330afe05 | 578 | gtdt->non_secure_el1_interrupt = cpu_to_le32(ARCH_TIMER_NS_EL1_IRQ + 16); |
8dd845d3 | 579 | gtdt->non_secure_el1_flags = cpu_to_le32(irqflags | |
aca4bbf4 | 580 | ACPI_GTDT_CAP_ALWAYS_ON); |
ee246400 | 581 | |
330afe05 | 582 | gtdt->virtual_timer_interrupt = cpu_to_le32(ARCH_TIMER_VIRT_IRQ + 16); |
8dd845d3 | 583 | gtdt->virtual_timer_flags = cpu_to_le32(irqflags); |
ee246400 | 584 | |
330afe05 | 585 | gtdt->non_secure_el2_interrupt = cpu_to_le32(ARCH_TIMER_NS_EL2_IRQ + 16); |
8dd845d3 | 586 | gtdt->non_secure_el2_flags = cpu_to_le32(irqflags); |
ee246400 SZ |
587 | |
588 | build_header(linker, table_data, | |
589 | (void *)(table_data->data + gtdt_start), "GTDT", | |
37ad223c | 590 | table_data->len - gtdt_start, 2, NULL, NULL); |
ee246400 SZ |
591 | } |
592 | ||
982d06c5 SZ |
593 | /* MADT */ |
594 | static void | |
da4f09a7 | 595 | build_madt(GArray *table_data, BIOSLinker *linker, VirtMachineState *vms) |
982d06c5 | 596 | { |
da4f09a7 | 597 | VirtMachineClass *vmc = VIRT_MACHINE_GET_CLASS(vms); |
982d06c5 | 598 | int madt_start = table_data->len; |
da4f09a7 AJ |
599 | const MemMapEntry *memmap = vms->memmap; |
600 | const int *irqmap = vms->irqmap; | |
982d06c5 SZ |
601 | AcpiMultipleApicTable *madt; |
602 | AcpiMadtGenericDistributor *gicd; | |
ca793736 | 603 | AcpiMadtGenericMsiFrame *gic_msi; |
982d06c5 SZ |
604 | int i; |
605 | ||
606 | madt = acpi_data_push(table_data, sizeof *madt); | |
607 | ||
982d06c5 SZ |
608 | gicd = acpi_data_push(table_data, sizeof *gicd); |
609 | gicd->type = ACPI_APIC_GENERIC_DISTRIBUTOR; | |
610 | gicd->length = sizeof(*gicd); | |
330afe05 | 611 | gicd->base_address = cpu_to_le64(memmap[VIRT_GIC_DIST].base); |
da4f09a7 | 612 | gicd->version = vms->gic_version; |
982d06c5 | 613 | |
da4f09a7 | 614 | for (i = 0; i < vms->smp_cpus; i++) { |
6e2ed65f AJ |
615 | AcpiMadtGenericCpuInterface *gicc = acpi_data_push(table_data, |
616 | sizeof(*gicc)); | |
5d9c1756 SZ |
617 | ARMCPU *armcpu = ARM_CPU(qemu_get_cpu(i)); |
618 | ||
6e2ed65f | 619 | gicc->type = ACPI_APIC_GENERIC_CPU_INTERFACE; |
f2fbface | 620 | gicc->length = sizeof(*gicc); |
da4f09a7 | 621 | if (vms->gic_version == 2) { |
330afe05 | 622 | gicc->base_address = cpu_to_le64(memmap[VIRT_GIC_CPU].base); |
55ef3233 LM |
623 | gicc->gich_base_address = cpu_to_le64(memmap[VIRT_GIC_HYP].base); |
624 | gicc->gicv_base_address = cpu_to_le64(memmap[VIRT_GIC_VCPU].base); | |
f2fbface | 625 | } |
330afe05 AJ |
626 | gicc->cpu_interface_number = cpu_to_le32(i); |
627 | gicc->arm_mpidr = cpu_to_le64(armcpu->mp_affinity); | |
628 | gicc->uid = cpu_to_le32(i); | |
6e2ed65f | 629 | gicc->flags = cpu_to_le32(ACPI_MADT_GICC_ENABLED); |
8433dee0 | 630 | |
929e754d | 631 | if (arm_feature(&armcpu->env, ARM_FEATURE_PMU)) { |
8433dee0 SZ |
632 | gicc->performance_interrupt = cpu_to_le32(PPI(VIRTUAL_PMU_IRQ)); |
633 | } | |
55ef3233 LM |
634 | if (vms->virt) { |
635 | gicc->vgic_interrupt = cpu_to_le32(PPI(ARCH_GIC_MAINT_IRQ)); | |
f29cacfb | 636 | } |
f2fbface SZ |
637 | } |
638 | ||
da4f09a7 | 639 | if (vms->gic_version == 3) { |
13e5c54d | 640 | AcpiMadtGenericTranslator *gic_its; |
a1de312f | 641 | int nb_redist_regions = virt_gicv3_redist_region_count(vms); |
b92ad394 PF |
642 | AcpiMadtGenericRedistributor *gicr = acpi_data_push(table_data, |
643 | sizeof *gicr); | |
644 | ||
645 | gicr->type = ACPI_APIC_GENERIC_REDISTRIBUTOR; | |
646 | gicr->length = sizeof(*gicr); | |
647 | gicr->base_address = cpu_to_le64(memmap[VIRT_GIC_REDIST].base); | |
648 | gicr->range_length = cpu_to_le32(memmap[VIRT_GIC_REDIST].size); | |
13e5c54d | 649 | |
a1de312f EA |
650 | if (nb_redist_regions == 2) { |
651 | gicr = acpi_data_push(table_data, sizeof(*gicr)); | |
652 | gicr->type = ACPI_APIC_GENERIC_REDISTRIBUTOR; | |
653 | gicr->length = sizeof(*gicr); | |
bf424a12 EA |
654 | gicr->base_address = |
655 | cpu_to_le64(memmap[VIRT_HIGH_GIC_REDIST2].base); | |
656 | gicr->range_length = | |
657 | cpu_to_le32(memmap[VIRT_HIGH_GIC_REDIST2].size); | |
a1de312f EA |
658 | } |
659 | ||
da4f09a7 | 660 | if (its_class_name() && !vmc->no_its) { |
13cda487 AJ |
661 | gic_its = acpi_data_push(table_data, sizeof *gic_its); |
662 | gic_its->type = ACPI_APIC_GENERIC_TRANSLATOR; | |
663 | gic_its->length = sizeof(*gic_its); | |
664 | gic_its->translation_id = 0; | |
665 | gic_its->base_address = cpu_to_le64(memmap[VIRT_GIC_ITS].base); | |
13e5c54d | 666 | } |
b92ad394 | 667 | } else { |
b92ad394 PF |
668 | gic_msi = acpi_data_push(table_data, sizeof *gic_msi); |
669 | gic_msi->type = ACPI_APIC_GENERIC_MSI_FRAME; | |
670 | gic_msi->length = sizeof(*gic_msi); | |
671 | gic_msi->gic_msi_frame_id = 0; | |
672 | gic_msi->base_address = cpu_to_le64(memmap[VIRT_GIC_V2M].base); | |
673 | gic_msi->flags = cpu_to_le32(1); | |
674 | gic_msi->spi_count = cpu_to_le16(NUM_GICV2M_SPIS); | |
675 | gic_msi->spi_base = cpu_to_le16(irqmap[VIRT_GIC_V2M] + ARM_SPI_BASE); | |
676 | } | |
ca793736 | 677 | |
982d06c5 SZ |
678 | build_header(linker, table_data, |
679 | (void *)(table_data->data + madt_start), "APIC", | |
37ad223c | 680 | table_data->len - madt_start, 3, NULL, NULL); |
982d06c5 SZ |
681 | } |
682 | ||
c2f7c0c3 | 683 | /* FADT */ |
8612f8bd IM |
684 | static void build_fadt_rev5(GArray *table_data, BIOSLinker *linker, |
685 | VirtMachineState *vms, unsigned dsdt_tbl_offset) | |
c2f7c0c3 | 686 | { |
dd1b2037 IM |
687 | /* ACPI v5.1 */ |
688 | AcpiFadtData fadt = { | |
689 | .rev = 5, | |
690 | .minor_ver = 1, | |
691 | .flags = 1 << ACPI_FADT_F_HW_REDUCED_ACPI, | |
692 | .xdsdt_tbl_offset = &dsdt_tbl_offset, | |
693 | }; | |
79e993a0 AJ |
694 | |
695 | switch (vms->psci_conduit) { | |
696 | case QEMU_PSCI_CONDUIT_DISABLED: | |
dd1b2037 | 697 | fadt.arm_boot_arch = 0; |
79e993a0 AJ |
698 | break; |
699 | case QEMU_PSCI_CONDUIT_HVC: | |
dd1b2037 IM |
700 | fadt.arm_boot_arch = ACPI_FADT_ARM_PSCI_COMPLIANT | |
701 | ACPI_FADT_ARM_PSCI_USE_HVC; | |
79e993a0 AJ |
702 | break; |
703 | case QEMU_PSCI_CONDUIT_SMC: | |
dd1b2037 | 704 | fadt.arm_boot_arch = ACPI_FADT_ARM_PSCI_COMPLIANT; |
79e993a0 AJ |
705 | break; |
706 | default: | |
707 | g_assert_not_reached(); | |
708 | } | |
c2f7c0c3 | 709 | |
dd1b2037 | 710 | build_fadt(table_data, linker, &fadt, NULL, NULL); |
c2f7c0c3 SZ |
711 | } |
712 | ||
dfccd8cf SZ |
713 | /* DSDT */ |
714 | static void | |
da4f09a7 | 715 | build_dsdt(GArray *table_data, BIOSLinker *linker, VirtMachineState *vms) |
dfccd8cf SZ |
716 | { |
717 | Aml *scope, *dsdt; | |
cff51ac9 | 718 | MachineState *ms = MACHINE(vms); |
da4f09a7 AJ |
719 | const MemMapEntry *memmap = vms->memmap; |
720 | const int *irqmap = vms->irqmap; | |
dfccd8cf SZ |
721 | |
722 | dsdt = init_aml_allocator(); | |
723 | /* Reserve space for header */ | |
724 | acpi_data_push(dsdt->buf, sizeof(AcpiTableHeader)); | |
725 | ||
67736a25 SZ |
726 | /* When booting the VM with UEFI, UEFI takes ownership of the RTC hardware. |
727 | * While UEFI can use libfdt to disable the RTC device node in the DTB that | |
728 | * it passes to the OS, it cannot modify AML. Therefore, we won't generate | |
729 | * the RTC ACPI device at all when using UEFI. | |
730 | */ | |
dfccd8cf | 731 | scope = aml_scope("\\_SB"); |
da4f09a7 | 732 | acpi_dsdt_add_cpus(scope, vms->smp_cpus); |
dfccd8cf SZ |
733 | acpi_dsdt_add_uart(scope, &memmap[VIRT_UART], |
734 | (irqmap[VIRT_UART] + ARM_SPI_BASE)); | |
dfccd8cf | 735 | acpi_dsdt_add_flash(scope, &memmap[VIRT_FLASH]); |
70bee80d | 736 | acpi_dsdt_add_fw_cfg(scope, &memmap[VIRT_FW_CFG]); |
dfccd8cf SZ |
737 | acpi_dsdt_add_virtio(scope, &memmap[VIRT_MMIO], |
738 | (irqmap[VIRT_MMIO] + ARM_SPI_BASE), NUM_VIRTIO_TRANSPORTS); | |
5125f9cd | 739 | acpi_dsdt_add_pci(scope, memmap, (irqmap[VIRT_PCIE] + ARM_SPI_BASE), |
601d626d | 740 | vms->highmem, vms->highmem_ecam); |
cff51ac9 SK |
741 | if (vms->acpi_dev) { |
742 | build_ged_aml(scope, "\\_SB."GED_DEVICE, | |
743 | HOTPLUG_HANDLER(vms->acpi_dev), | |
744 | irqmap[VIRT_ACPI_GED] + ARM_SPI_BASE, AML_SYSTEM_MEMORY, | |
745 | memmap[VIRT_ACPI_GED].base); | |
1962f31b SK |
746 | } else { |
747 | acpi_dsdt_add_gpio(scope, &memmap[VIRT_GPIO], | |
748 | (irqmap[VIRT_GPIO] + ARM_SPI_BASE)); | |
cff51ac9 SK |
749 | } |
750 | ||
751 | if (vms->acpi_dev) { | |
752 | uint32_t event = object_property_get_uint(OBJECT(vms->acpi_dev), | |
753 | "ged-event", &error_abort); | |
754 | ||
755 | if (event & ACPI_GED_MEM_HOTPLUG_EVT) { | |
756 | build_memory_hotplug_aml(scope, ms->ram_slots, "\\_SB", NULL, | |
757 | AML_SYSTEM_MEMORY, | |
758 | memmap[VIRT_PCDIMM_ACPI].base); | |
759 | } | |
760 | } | |
761 | ||
ac6aa59a | 762 | acpi_dsdt_add_power_button(scope); |
d4e5de1a | 763 | |
dfccd8cf SZ |
764 | aml_append(dsdt, scope); |
765 | ||
766 | /* copy AML table into ACPI tables blob and patch header there */ | |
767 | g_array_append_vals(table_data, dsdt->buf->data, dsdt->buf->len); | |
768 | build_header(linker, table_data, | |
769 | (void *)(table_data->data + table_data->len - dsdt->buf->len), | |
37ad223c | 770 | "DSDT", dsdt->buf->len, 2, NULL, NULL); |
dfccd8cf SZ |
771 | free_aml_allocator(); |
772 | } | |
773 | ||
f5d8c8cd SZ |
774 | typedef |
775 | struct AcpiBuildState { | |
776 | /* Copy of table in RAM (for patching). */ | |
777 | MemoryRegion *table_mr; | |
778 | MemoryRegion *rsdp_mr; | |
779 | MemoryRegion *linker_mr; | |
780 | /* Is table patched? */ | |
781 | bool patched; | |
f5d8c8cd SZ |
782 | } AcpiBuildState; |
783 | ||
784 | static | |
da4f09a7 | 785 | void virt_acpi_build(VirtMachineState *vms, AcpiBuildTables *tables) |
f5d8c8cd | 786 | { |
da4f09a7 | 787 | VirtMachineClass *vmc = VIRT_MACHINE_GET_CLASS(vms); |
f5d8c8cd | 788 | GArray *table_offsets; |
cb51ac2f | 789 | unsigned dsdt, xsdt; |
dfccd8cf | 790 | GArray *tables_blob = tables->table_data; |
aa570207 | 791 | MachineState *ms = MACHINE(vms); |
f5d8c8cd SZ |
792 | |
793 | table_offsets = g_array_new(false, true /* clear */, | |
794 | sizeof(uint32_t)); | |
795 | ||
ad9671b8 IM |
796 | bios_linker_loader_alloc(tables->linker, |
797 | ACPI_BUILD_TABLE_FILE, tables_blob, | |
f5d8c8cd SZ |
798 | 64, false /* high memory */); |
799 | ||
dfccd8cf | 800 | /* DSDT is pointed to by FADT */ |
c2f7c0c3 | 801 | dsdt = tables_blob->len; |
da4f09a7 | 802 | build_dsdt(tables_blob, tables->linker, vms); |
dfccd8cf | 803 | |
d0652b57 | 804 | /* FADT MADT GTDT MCFG SPCR pointed to by RSDT */ |
c2f7c0c3 | 805 | acpi_add_table(table_offsets, tables_blob); |
8612f8bd | 806 | build_fadt_rev5(tables_blob, tables->linker, vms, dsdt); |
c2f7c0c3 | 807 | |
982d06c5 | 808 | acpi_add_table(table_offsets, tables_blob); |
da4f09a7 | 809 | build_madt(tables_blob, tables->linker, vms); |
982d06c5 | 810 | |
ee246400 | 811 | acpi_add_table(table_offsets, tables_blob); |
8dd845d3 | 812 | build_gtdt(tables_blob, tables->linker, vms); |
ee246400 | 813 | |
84344884 | 814 | acpi_add_table(table_offsets, tables_blob); |
48cefd94 WY |
815 | { |
816 | AcpiMcfgInfo mcfg = { | |
817 | .base = vms->memmap[VIRT_ECAM_ID(vms->highmem_ecam)].base, | |
818 | .size = vms->memmap[VIRT_ECAM_ID(vms->highmem_ecam)].size, | |
819 | }; | |
820 | build_mcfg(tables_blob, tables->linker, &mcfg); | |
821 | } | |
84344884 | 822 | |
f264d51d | 823 | acpi_add_table(table_offsets, tables_blob); |
da4f09a7 | 824 | build_spcr(tables_blob, tables->linker, vms); |
f264d51d | 825 | |
aa16508f DG |
826 | if (vms->ras) { |
827 | build_ghes_error_table(tables->hardware_errors, tables->linker); | |
205cc75d DG |
828 | acpi_add_table(table_offsets, tables_blob); |
829 | acpi_build_hest(tables_blob, tables->linker); | |
aa16508f DG |
830 | } |
831 | ||
aa570207 | 832 | if (ms->numa_state->num_nodes > 0) { |
2b302e1e | 833 | acpi_add_table(table_offsets, tables_blob); |
da4f09a7 | 834 | build_srat(tables_blob, tables->linker, vms); |
118154b7 | 835 | if (ms->numa_state->have_numa_distance) { |
94a66456 | 836 | acpi_add_table(table_offsets, tables_blob); |
aa570207 | 837 | build_slit(tables_blob, tables->linker, ms); |
94a66456 | 838 | } |
2b302e1e SZ |
839 | } |
840 | ||
b5a60bee KL |
841 | if (ms->nvdimms_state->is_enabled) { |
842 | nvdimm_build_acpi(table_offsets, tables_blob, tables->linker, | |
843 | ms->nvdimms_state, ms->ram_slots); | |
844 | } | |
845 | ||
da4f09a7 | 846 | if (its_class_name() && !vmc->no_its) { |
e78f1222 | 847 | acpi_add_table(table_offsets, tables_blob); |
a703b4f6 | 848 | build_iort(tables_blob, tables->linker, vms); |
e78f1222 PM |
849 | } |
850 | ||
cb51ac2f AB |
851 | /* XSDT is pointed to by RSDP */ |
852 | xsdt = tables_blob->len; | |
853 | build_xsdt(tables_blob, tables->linker, table_offsets, NULL, NULL); | |
243bdb79 | 854 | |
d4bec5d8 | 855 | /* RSDP is in FSEG memory, so allocate it separately */ |
5c5fce1a SO |
856 | { |
857 | AcpiRsdpData rsdp_data = { | |
858 | .revision = 2, | |
859 | .oem_id = ACPI_BUILD_APPNAME6, | |
860 | .xsdt_tbl_offset = &xsdt, | |
861 | .rsdt_tbl_offset = NULL, | |
862 | }; | |
863 | build_rsdp(tables->rsdp, tables->linker, &rsdp_data); | |
864 | } | |
d4bec5d8 | 865 | |
f5d8c8cd SZ |
866 | /* Cleanup memory that's no longer used. */ |
867 | g_array_free(table_offsets, true); | |
868 | } | |
869 | ||
870 | static void acpi_ram_update(MemoryRegion *mr, GArray *data) | |
871 | { | |
872 | uint32_t size = acpi_data_len(data); | |
873 | ||
874 | /* Make sure RAM size is correct - in case it got changed | |
875 | * e.g. by migration */ | |
876 | memory_region_ram_resize(mr, size, &error_abort); | |
877 | ||
878 | memcpy(memory_region_get_ram_ptr(mr), data->data, size); | |
879 | memory_region_set_dirty(mr, 0, size); | |
880 | } | |
881 | ||
3f8752b4 | 882 | static void virt_acpi_build_update(void *build_opaque) |
f5d8c8cd SZ |
883 | { |
884 | AcpiBuildState *build_state = build_opaque; | |
885 | AcpiBuildTables tables; | |
886 | ||
887 | /* No state to update or already patched? Nothing to do. */ | |
888 | if (!build_state || build_state->patched) { | |
889 | return; | |
890 | } | |
891 | build_state->patched = true; | |
892 | ||
893 | acpi_build_tables_init(&tables); | |
894 | ||
4dad9e74 | 895 | virt_acpi_build(VIRT_MACHINE(qdev_get_machine()), &tables); |
f5d8c8cd SZ |
896 | |
897 | acpi_ram_update(build_state->table_mr, tables.table_data); | |
898 | acpi_ram_update(build_state->rsdp_mr, tables.rsdp); | |
0e9b9eda | 899 | acpi_ram_update(build_state->linker_mr, tables.linker->cmd_blob); |
f5d8c8cd | 900 | |
f5d8c8cd SZ |
901 | acpi_build_tables_cleanup(&tables, true); |
902 | } | |
903 | ||
904 | static void virt_acpi_build_reset(void *build_opaque) | |
905 | { | |
906 | AcpiBuildState *build_state = build_opaque; | |
907 | build_state->patched = false; | |
908 | } | |
909 | ||
f5d8c8cd SZ |
910 | static const VMStateDescription vmstate_virt_acpi_build = { |
911 | .name = "virt_acpi_build", | |
912 | .version_id = 1, | |
913 | .minimum_version_id = 1, | |
914 | .fields = (VMStateField[]) { | |
915 | VMSTATE_BOOL(patched, AcpiBuildState), | |
916 | VMSTATE_END_OF_LIST() | |
917 | }, | |
918 | }; | |
919 | ||
e9a8e474 | 920 | void virt_acpi_setup(VirtMachineState *vms) |
f5d8c8cd SZ |
921 | { |
922 | AcpiBuildTables tables; | |
923 | AcpiBuildState *build_state; | |
a08a6462 | 924 | AcpiGedState *acpi_ged_state; |
f5d8c8cd | 925 | |
af1f60a4 | 926 | if (!vms->fw_cfg) { |
f5d8c8cd SZ |
927 | trace_virt_acpi_setup(); |
928 | return; | |
929 | } | |
930 | ||
17e89077 | 931 | if (!virt_is_acpi_enabled(vms)) { |
f5d8c8cd SZ |
932 | trace_virt_acpi_setup(); |
933 | return; | |
934 | } | |
935 | ||
936 | build_state = g_malloc0(sizeof *build_state); | |
f5d8c8cd SZ |
937 | |
938 | acpi_build_tables_init(&tables); | |
da4f09a7 | 939 | virt_acpi_build(vms, &tables); |
f5d8c8cd SZ |
940 | |
941 | /* Now expose it all to Guest */ | |
82f76c67 WY |
942 | build_state->table_mr = acpi_add_rom_blob(virt_acpi_build_update, |
943 | build_state, tables.table_data, | |
944 | ACPI_BUILD_TABLE_FILE, | |
945 | ACPI_BUILD_TABLE_MAX_SIZE); | |
f5d8c8cd SZ |
946 | assert(build_state->table_mr != NULL); |
947 | ||
948 | build_state->linker_mr = | |
82f76c67 | 949 | acpi_add_rom_blob(virt_acpi_build_update, build_state, |
bac78f9c | 950 | tables.linker->cmd_blob, ACPI_BUILD_LOADER_FILE, 0); |
f5d8c8cd | 951 | |
af1f60a4 AJ |
952 | fw_cfg_add_file(vms->fw_cfg, ACPI_BUILD_TPMLOG_FILE, tables.tcpalog->data, |
953 | acpi_data_len(tables.tcpalog)); | |
f5d8c8cd | 954 | |
a08a6462 DG |
955 | if (vms->ras) { |
956 | assert(vms->acpi_dev); | |
957 | acpi_ged_state = ACPI_GED(vms->acpi_dev); | |
958 | acpi_ghes_add_fw_cfg(&acpi_ged_state->ghes_state, | |
959 | vms->fw_cfg, tables.hardware_errors); | |
960 | } | |
961 | ||
82f76c67 WY |
962 | build_state->rsdp_mr = acpi_add_rom_blob(virt_acpi_build_update, |
963 | build_state, tables.rsdp, | |
964 | ACPI_BUILD_RSDP_FILE, 0); | |
f5d8c8cd SZ |
965 | |
966 | qemu_register_reset(virt_acpi_build_reset, build_state); | |
967 | virt_acpi_build_reset(build_state); | |
968 | vmstate_register(NULL, 0, &vmstate_virt_acpi_build, build_state); | |
969 | ||
970 | /* Cleanup tables but don't free the memory: we track it | |
971 | * in build_state. | |
972 | */ | |
973 | acpi_build_tables_cleanup(&tables, false); | |
974 | } |