]>
Commit | Line | Data |
---|---|---|
093bc2cd AK |
1 | /* |
2 | * Physical memory management | |
3 | * | |
4 | * Copyright 2011 Red Hat, Inc. and/or its affiliates | |
5 | * | |
6 | * Authors: | |
7 | * Avi Kivity <avi@redhat.com> | |
8 | * | |
9 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
10 | * the COPYING file in the top-level directory. | |
11 | * | |
6b620ca3 PB |
12 | * Contributions after 2012-01-13 are licensed under the terms of the |
13 | * GNU GPL, version 2 or (at your option) any later version. | |
093bc2cd AK |
14 | */ |
15 | ||
022c62cb PB |
16 | #include "exec/memory.h" |
17 | #include "exec/address-spaces.h" | |
18 | #include "exec/ioport.h" | |
1de7afc9 | 19 | #include "qemu/bitops.h" |
2c9b15ca | 20 | #include "qom/object.h" |
9c17d615 | 21 | #include "sysemu/kvm.h" |
093bc2cd AK |
22 | #include <assert.h> |
23 | ||
022c62cb | 24 | #include "exec/memory-internal.h" |
67d95c15 | 25 | |
d197063f PB |
26 | //#define DEBUG_UNASSIGNED |
27 | ||
22bde714 JK |
28 | static unsigned memory_region_transaction_depth; |
29 | static bool memory_region_update_pending; | |
7664e80c AK |
30 | static bool global_dirty_log = false; |
31 | ||
856d7245 PB |
32 | /* flat_view_mutex is taken around reading as->current_map; the critical |
33 | * section is extremely short, so I'm using a single mutex for every AS. | |
34 | * We could also RCU for the read-side. | |
35 | * | |
36 | * The BQL is taken around transaction commits, hence both locks are taken | |
37 | * while writing to as->current_map (with the BQL taken outside). | |
38 | */ | |
39 | static QemuMutex flat_view_mutex; | |
40 | ||
72e22d2f AK |
41 | static QTAILQ_HEAD(memory_listeners, MemoryListener) memory_listeners |
42 | = QTAILQ_HEAD_INITIALIZER(memory_listeners); | |
4ef4db86 | 43 | |
0d673e36 AK |
44 | static QTAILQ_HEAD(, AddressSpace) address_spaces |
45 | = QTAILQ_HEAD_INITIALIZER(address_spaces); | |
46 | ||
856d7245 PB |
47 | static void memory_init(void) |
48 | { | |
49 | qemu_mutex_init(&flat_view_mutex); | |
50 | } | |
51 | ||
093bc2cd AK |
52 | typedef struct AddrRange AddrRange; |
53 | ||
8417cebf AK |
54 | /* |
55 | * Note using signed integers limits us to physical addresses at most | |
56 | * 63 bits wide. They are needed for negative offsetting in aliases | |
57 | * (large MemoryRegion::alias_offset). | |
58 | */ | |
093bc2cd | 59 | struct AddrRange { |
08dafab4 AK |
60 | Int128 start; |
61 | Int128 size; | |
093bc2cd AK |
62 | }; |
63 | ||
08dafab4 | 64 | static AddrRange addrrange_make(Int128 start, Int128 size) |
093bc2cd AK |
65 | { |
66 | return (AddrRange) { start, size }; | |
67 | } | |
68 | ||
69 | static bool addrrange_equal(AddrRange r1, AddrRange r2) | |
70 | { | |
08dafab4 | 71 | return int128_eq(r1.start, r2.start) && int128_eq(r1.size, r2.size); |
093bc2cd AK |
72 | } |
73 | ||
08dafab4 | 74 | static Int128 addrrange_end(AddrRange r) |
093bc2cd | 75 | { |
08dafab4 | 76 | return int128_add(r.start, r.size); |
093bc2cd AK |
77 | } |
78 | ||
08dafab4 | 79 | static AddrRange addrrange_shift(AddrRange range, Int128 delta) |
093bc2cd | 80 | { |
08dafab4 | 81 | int128_addto(&range.start, delta); |
093bc2cd AK |
82 | return range; |
83 | } | |
84 | ||
08dafab4 AK |
85 | static bool addrrange_contains(AddrRange range, Int128 addr) |
86 | { | |
87 | return int128_ge(addr, range.start) | |
88 | && int128_lt(addr, addrrange_end(range)); | |
89 | } | |
90 | ||
093bc2cd AK |
91 | static bool addrrange_intersects(AddrRange r1, AddrRange r2) |
92 | { | |
08dafab4 AK |
93 | return addrrange_contains(r1, r2.start) |
94 | || addrrange_contains(r2, r1.start); | |
093bc2cd AK |
95 | } |
96 | ||
97 | static AddrRange addrrange_intersection(AddrRange r1, AddrRange r2) | |
98 | { | |
08dafab4 AK |
99 | Int128 start = int128_max(r1.start, r2.start); |
100 | Int128 end = int128_min(addrrange_end(r1), addrrange_end(r2)); | |
101 | return addrrange_make(start, int128_sub(end, start)); | |
093bc2cd AK |
102 | } |
103 | ||
0e0d36b4 AK |
104 | enum ListenerDirection { Forward, Reverse }; |
105 | ||
7376e582 AK |
106 | static bool memory_listener_match(MemoryListener *listener, |
107 | MemoryRegionSection *section) | |
108 | { | |
109 | return !listener->address_space_filter | |
110 | || listener->address_space_filter == section->address_space; | |
111 | } | |
112 | ||
113 | #define MEMORY_LISTENER_CALL_GLOBAL(_callback, _direction, _args...) \ | |
0e0d36b4 AK |
114 | do { \ |
115 | MemoryListener *_listener; \ | |
116 | \ | |
117 | switch (_direction) { \ | |
118 | case Forward: \ | |
119 | QTAILQ_FOREACH(_listener, &memory_listeners, link) { \ | |
975aefe0 AK |
120 | if (_listener->_callback) { \ |
121 | _listener->_callback(_listener, ##_args); \ | |
122 | } \ | |
0e0d36b4 AK |
123 | } \ |
124 | break; \ | |
125 | case Reverse: \ | |
126 | QTAILQ_FOREACH_REVERSE(_listener, &memory_listeners, \ | |
127 | memory_listeners, link) { \ | |
975aefe0 AK |
128 | if (_listener->_callback) { \ |
129 | _listener->_callback(_listener, ##_args); \ | |
130 | } \ | |
0e0d36b4 AK |
131 | } \ |
132 | break; \ | |
133 | default: \ | |
134 | abort(); \ | |
135 | } \ | |
136 | } while (0) | |
137 | ||
7376e582 AK |
138 | #define MEMORY_LISTENER_CALL(_callback, _direction, _section, _args...) \ |
139 | do { \ | |
140 | MemoryListener *_listener; \ | |
141 | \ | |
142 | switch (_direction) { \ | |
143 | case Forward: \ | |
144 | QTAILQ_FOREACH(_listener, &memory_listeners, link) { \ | |
975aefe0 AK |
145 | if (_listener->_callback \ |
146 | && memory_listener_match(_listener, _section)) { \ | |
7376e582 AK |
147 | _listener->_callback(_listener, _section, ##_args); \ |
148 | } \ | |
149 | } \ | |
150 | break; \ | |
151 | case Reverse: \ | |
152 | QTAILQ_FOREACH_REVERSE(_listener, &memory_listeners, \ | |
153 | memory_listeners, link) { \ | |
975aefe0 AK |
154 | if (_listener->_callback \ |
155 | && memory_listener_match(_listener, _section)) { \ | |
7376e582 AK |
156 | _listener->_callback(_listener, _section, ##_args); \ |
157 | } \ | |
158 | } \ | |
159 | break; \ | |
160 | default: \ | |
161 | abort(); \ | |
162 | } \ | |
163 | } while (0) | |
164 | ||
dfde4e6e | 165 | /* No need to ref/unref .mr, the FlatRange keeps it alive. */ |
0e0d36b4 | 166 | #define MEMORY_LISTENER_UPDATE_REGION(fr, as, dir, callback) \ |
7376e582 | 167 | MEMORY_LISTENER_CALL(callback, dir, (&(MemoryRegionSection) { \ |
0e0d36b4 | 168 | .mr = (fr)->mr, \ |
f6790af6 | 169 | .address_space = (as), \ |
0e0d36b4 | 170 | .offset_within_region = (fr)->offset_in_region, \ |
052e87b0 | 171 | .size = (fr)->addr.size, \ |
0e0d36b4 | 172 | .offset_within_address_space = int128_get64((fr)->addr.start), \ |
7a8499e8 | 173 | .readonly = (fr)->readonly, \ |
7376e582 | 174 | })) |
0e0d36b4 | 175 | |
093bc2cd AK |
176 | struct CoalescedMemoryRange { |
177 | AddrRange addr; | |
178 | QTAILQ_ENTRY(CoalescedMemoryRange) link; | |
179 | }; | |
180 | ||
3e9d69e7 AK |
181 | struct MemoryRegionIoeventfd { |
182 | AddrRange addr; | |
183 | bool match_data; | |
184 | uint64_t data; | |
753d5e14 | 185 | EventNotifier *e; |
3e9d69e7 AK |
186 | }; |
187 | ||
188 | static bool memory_region_ioeventfd_before(MemoryRegionIoeventfd a, | |
189 | MemoryRegionIoeventfd b) | |
190 | { | |
08dafab4 | 191 | if (int128_lt(a.addr.start, b.addr.start)) { |
3e9d69e7 | 192 | return true; |
08dafab4 | 193 | } else if (int128_gt(a.addr.start, b.addr.start)) { |
3e9d69e7 | 194 | return false; |
08dafab4 | 195 | } else if (int128_lt(a.addr.size, b.addr.size)) { |
3e9d69e7 | 196 | return true; |
08dafab4 | 197 | } else if (int128_gt(a.addr.size, b.addr.size)) { |
3e9d69e7 AK |
198 | return false; |
199 | } else if (a.match_data < b.match_data) { | |
200 | return true; | |
201 | } else if (a.match_data > b.match_data) { | |
202 | return false; | |
203 | } else if (a.match_data) { | |
204 | if (a.data < b.data) { | |
205 | return true; | |
206 | } else if (a.data > b.data) { | |
207 | return false; | |
208 | } | |
209 | } | |
753d5e14 | 210 | if (a.e < b.e) { |
3e9d69e7 | 211 | return true; |
753d5e14 | 212 | } else if (a.e > b.e) { |
3e9d69e7 AK |
213 | return false; |
214 | } | |
215 | return false; | |
216 | } | |
217 | ||
218 | static bool memory_region_ioeventfd_equal(MemoryRegionIoeventfd a, | |
219 | MemoryRegionIoeventfd b) | |
220 | { | |
221 | return !memory_region_ioeventfd_before(a, b) | |
222 | && !memory_region_ioeventfd_before(b, a); | |
223 | } | |
224 | ||
093bc2cd AK |
225 | typedef struct FlatRange FlatRange; |
226 | typedef struct FlatView FlatView; | |
227 | ||
228 | /* Range of memory in the global map. Addresses are absolute. */ | |
229 | struct FlatRange { | |
230 | MemoryRegion *mr; | |
a8170e5e | 231 | hwaddr offset_in_region; |
093bc2cd | 232 | AddrRange addr; |
5a583347 | 233 | uint8_t dirty_log_mask; |
5f9a5ea1 | 234 | bool romd_mode; |
fb1cd6f9 | 235 | bool readonly; |
093bc2cd AK |
236 | }; |
237 | ||
238 | /* Flattened global view of current active memory hierarchy. Kept in sorted | |
239 | * order. | |
240 | */ | |
241 | struct FlatView { | |
856d7245 | 242 | unsigned ref; |
093bc2cd AK |
243 | FlatRange *ranges; |
244 | unsigned nr; | |
245 | unsigned nr_allocated; | |
246 | }; | |
247 | ||
cc31e6e7 AK |
248 | typedef struct AddressSpaceOps AddressSpaceOps; |
249 | ||
093bc2cd AK |
250 | #define FOR_EACH_FLAT_RANGE(var, view) \ |
251 | for (var = (view)->ranges; var < (view)->ranges + (view)->nr; ++var) | |
252 | ||
093bc2cd AK |
253 | static bool flatrange_equal(FlatRange *a, FlatRange *b) |
254 | { | |
255 | return a->mr == b->mr | |
256 | && addrrange_equal(a->addr, b->addr) | |
d0a9b5bc | 257 | && a->offset_in_region == b->offset_in_region |
5f9a5ea1 | 258 | && a->romd_mode == b->romd_mode |
fb1cd6f9 | 259 | && a->readonly == b->readonly; |
093bc2cd AK |
260 | } |
261 | ||
262 | static void flatview_init(FlatView *view) | |
263 | { | |
856d7245 | 264 | view->ref = 1; |
093bc2cd AK |
265 | view->ranges = NULL; |
266 | view->nr = 0; | |
267 | view->nr_allocated = 0; | |
268 | } | |
269 | ||
270 | /* Insert a range into a given position. Caller is responsible for maintaining | |
271 | * sorting order. | |
272 | */ | |
273 | static void flatview_insert(FlatView *view, unsigned pos, FlatRange *range) | |
274 | { | |
275 | if (view->nr == view->nr_allocated) { | |
276 | view->nr_allocated = MAX(2 * view->nr, 10); | |
7267c094 | 277 | view->ranges = g_realloc(view->ranges, |
093bc2cd AK |
278 | view->nr_allocated * sizeof(*view->ranges)); |
279 | } | |
280 | memmove(view->ranges + pos + 1, view->ranges + pos, | |
281 | (view->nr - pos) * sizeof(FlatRange)); | |
282 | view->ranges[pos] = *range; | |
dfde4e6e | 283 | memory_region_ref(range->mr); |
093bc2cd AK |
284 | ++view->nr; |
285 | } | |
286 | ||
287 | static void flatview_destroy(FlatView *view) | |
288 | { | |
dfde4e6e PB |
289 | int i; |
290 | ||
291 | for (i = 0; i < view->nr; i++) { | |
292 | memory_region_unref(view->ranges[i].mr); | |
293 | } | |
7267c094 | 294 | g_free(view->ranges); |
a9a0c06d | 295 | g_free(view); |
093bc2cd AK |
296 | } |
297 | ||
856d7245 PB |
298 | static void flatview_ref(FlatView *view) |
299 | { | |
300 | atomic_inc(&view->ref); | |
301 | } | |
302 | ||
303 | static void flatview_unref(FlatView *view) | |
304 | { | |
305 | if (atomic_fetch_dec(&view->ref) == 1) { | |
306 | flatview_destroy(view); | |
307 | } | |
308 | } | |
309 | ||
3d8e6bf9 AK |
310 | static bool can_merge(FlatRange *r1, FlatRange *r2) |
311 | { | |
08dafab4 | 312 | return int128_eq(addrrange_end(r1->addr), r2->addr.start) |
3d8e6bf9 | 313 | && r1->mr == r2->mr |
08dafab4 AK |
314 | && int128_eq(int128_add(int128_make64(r1->offset_in_region), |
315 | r1->addr.size), | |
316 | int128_make64(r2->offset_in_region)) | |
d0a9b5bc | 317 | && r1->dirty_log_mask == r2->dirty_log_mask |
5f9a5ea1 | 318 | && r1->romd_mode == r2->romd_mode |
fb1cd6f9 | 319 | && r1->readonly == r2->readonly; |
3d8e6bf9 AK |
320 | } |
321 | ||
8508e024 | 322 | /* Attempt to simplify a view by merging adjacent ranges */ |
3d8e6bf9 AK |
323 | static void flatview_simplify(FlatView *view) |
324 | { | |
325 | unsigned i, j; | |
326 | ||
327 | i = 0; | |
328 | while (i < view->nr) { | |
329 | j = i + 1; | |
330 | while (j < view->nr | |
331 | && can_merge(&view->ranges[j-1], &view->ranges[j])) { | |
08dafab4 | 332 | int128_addto(&view->ranges[i].addr.size, view->ranges[j].addr.size); |
3d8e6bf9 AK |
333 | ++j; |
334 | } | |
335 | ++i; | |
336 | memmove(&view->ranges[i], &view->ranges[j], | |
337 | (view->nr - j) * sizeof(view->ranges[j])); | |
338 | view->nr -= j - i; | |
339 | } | |
340 | } | |
341 | ||
ce5d2f33 PB |
342 | static void memory_region_oldmmio_read_accessor(void *opaque, |
343 | hwaddr addr, | |
344 | uint64_t *value, | |
345 | unsigned size, | |
346 | unsigned shift, | |
347 | uint64_t mask) | |
348 | { | |
349 | MemoryRegion *mr = opaque; | |
350 | uint64_t tmp; | |
351 | ||
352 | tmp = mr->ops->old_mmio.read[ctz32(size)](mr->opaque, addr); | |
353 | *value |= (tmp & mask) << shift; | |
354 | } | |
355 | ||
164a4dcd | 356 | static void memory_region_read_accessor(void *opaque, |
a8170e5e | 357 | hwaddr addr, |
164a4dcd AK |
358 | uint64_t *value, |
359 | unsigned size, | |
360 | unsigned shift, | |
361 | uint64_t mask) | |
362 | { | |
363 | MemoryRegion *mr = opaque; | |
364 | uint64_t tmp; | |
365 | ||
d410515e JK |
366 | if (mr->flush_coalesced_mmio) { |
367 | qemu_flush_coalesced_mmio_buffer(); | |
368 | } | |
164a4dcd AK |
369 | tmp = mr->ops->read(mr->opaque, addr, size); |
370 | *value |= (tmp & mask) << shift; | |
371 | } | |
372 | ||
ce5d2f33 PB |
373 | static void memory_region_oldmmio_write_accessor(void *opaque, |
374 | hwaddr addr, | |
375 | uint64_t *value, | |
376 | unsigned size, | |
377 | unsigned shift, | |
378 | uint64_t mask) | |
379 | { | |
380 | MemoryRegion *mr = opaque; | |
381 | uint64_t tmp; | |
382 | ||
383 | tmp = (*value >> shift) & mask; | |
384 | mr->ops->old_mmio.write[ctz32(size)](mr->opaque, addr, tmp); | |
385 | } | |
386 | ||
164a4dcd | 387 | static void memory_region_write_accessor(void *opaque, |
a8170e5e | 388 | hwaddr addr, |
164a4dcd AK |
389 | uint64_t *value, |
390 | unsigned size, | |
391 | unsigned shift, | |
392 | uint64_t mask) | |
393 | { | |
394 | MemoryRegion *mr = opaque; | |
395 | uint64_t tmp; | |
396 | ||
d410515e JK |
397 | if (mr->flush_coalesced_mmio) { |
398 | qemu_flush_coalesced_mmio_buffer(); | |
399 | } | |
164a4dcd AK |
400 | tmp = (*value >> shift) & mask; |
401 | mr->ops->write(mr->opaque, addr, tmp, size); | |
402 | } | |
403 | ||
a8170e5e | 404 | static void access_with_adjusted_size(hwaddr addr, |
164a4dcd AK |
405 | uint64_t *value, |
406 | unsigned size, | |
407 | unsigned access_size_min, | |
408 | unsigned access_size_max, | |
409 | void (*access)(void *opaque, | |
a8170e5e | 410 | hwaddr addr, |
164a4dcd AK |
411 | uint64_t *value, |
412 | unsigned size, | |
413 | unsigned shift, | |
414 | uint64_t mask), | |
415 | void *opaque) | |
416 | { | |
417 | uint64_t access_mask; | |
418 | unsigned access_size; | |
419 | unsigned i; | |
420 | ||
421 | if (!access_size_min) { | |
422 | access_size_min = 1; | |
423 | } | |
424 | if (!access_size_max) { | |
425 | access_size_max = 4; | |
426 | } | |
ce5d2f33 PB |
427 | |
428 | /* FIXME: support unaligned access? */ | |
164a4dcd AK |
429 | access_size = MAX(MIN(size, access_size_max), access_size_min); |
430 | access_mask = -1ULL >> (64 - access_size * 8); | |
431 | for (i = 0; i < size; i += access_size) { | |
08521e28 PB |
432 | #ifdef TARGET_WORDS_BIGENDIAN |
433 | access(opaque, addr + i, value, access_size, | |
434 | (size - access_size - i) * 8, access_mask); | |
435 | #else | |
164a4dcd | 436 | access(opaque, addr + i, value, access_size, i * 8, access_mask); |
08521e28 | 437 | #endif |
164a4dcd AK |
438 | } |
439 | } | |
440 | ||
e2177955 AK |
441 | static AddressSpace *memory_region_to_address_space(MemoryRegion *mr) |
442 | { | |
0d673e36 AK |
443 | AddressSpace *as; |
444 | ||
e2177955 AK |
445 | while (mr->parent) { |
446 | mr = mr->parent; | |
447 | } | |
0d673e36 AK |
448 | QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) { |
449 | if (mr == as->root) { | |
450 | return as; | |
451 | } | |
e2177955 AK |
452 | } |
453 | abort(); | |
454 | } | |
455 | ||
093bc2cd AK |
456 | /* Render a memory region into the global view. Ranges in @view obscure |
457 | * ranges in @mr. | |
458 | */ | |
459 | static void render_memory_region(FlatView *view, | |
460 | MemoryRegion *mr, | |
08dafab4 | 461 | Int128 base, |
fb1cd6f9 AK |
462 | AddrRange clip, |
463 | bool readonly) | |
093bc2cd AK |
464 | { |
465 | MemoryRegion *subregion; | |
466 | unsigned i; | |
a8170e5e | 467 | hwaddr offset_in_region; |
08dafab4 AK |
468 | Int128 remain; |
469 | Int128 now; | |
093bc2cd AK |
470 | FlatRange fr; |
471 | AddrRange tmp; | |
472 | ||
6bba19ba AK |
473 | if (!mr->enabled) { |
474 | return; | |
475 | } | |
476 | ||
08dafab4 | 477 | int128_addto(&base, int128_make64(mr->addr)); |
fb1cd6f9 | 478 | readonly |= mr->readonly; |
093bc2cd AK |
479 | |
480 | tmp = addrrange_make(base, mr->size); | |
481 | ||
482 | if (!addrrange_intersects(tmp, clip)) { | |
483 | return; | |
484 | } | |
485 | ||
486 | clip = addrrange_intersection(tmp, clip); | |
487 | ||
488 | if (mr->alias) { | |
08dafab4 AK |
489 | int128_subfrom(&base, int128_make64(mr->alias->addr)); |
490 | int128_subfrom(&base, int128_make64(mr->alias_offset)); | |
fb1cd6f9 | 491 | render_memory_region(view, mr->alias, base, clip, readonly); |
093bc2cd AK |
492 | return; |
493 | } | |
494 | ||
495 | /* Render subregions in priority order. */ | |
496 | QTAILQ_FOREACH(subregion, &mr->subregions, subregions_link) { | |
fb1cd6f9 | 497 | render_memory_region(view, subregion, base, clip, readonly); |
093bc2cd AK |
498 | } |
499 | ||
14a3c10a | 500 | if (!mr->terminates) { |
093bc2cd AK |
501 | return; |
502 | } | |
503 | ||
08dafab4 | 504 | offset_in_region = int128_get64(int128_sub(clip.start, base)); |
093bc2cd AK |
505 | base = clip.start; |
506 | remain = clip.size; | |
507 | ||
2eb74e1a PC |
508 | fr.mr = mr; |
509 | fr.dirty_log_mask = mr->dirty_log_mask; | |
510 | fr.romd_mode = mr->romd_mode; | |
511 | fr.readonly = readonly; | |
512 | ||
093bc2cd | 513 | /* Render the region itself into any gaps left by the current view. */ |
08dafab4 AK |
514 | for (i = 0; i < view->nr && int128_nz(remain); ++i) { |
515 | if (int128_ge(base, addrrange_end(view->ranges[i].addr))) { | |
093bc2cd AK |
516 | continue; |
517 | } | |
08dafab4 AK |
518 | if (int128_lt(base, view->ranges[i].addr.start)) { |
519 | now = int128_min(remain, | |
520 | int128_sub(view->ranges[i].addr.start, base)); | |
093bc2cd AK |
521 | fr.offset_in_region = offset_in_region; |
522 | fr.addr = addrrange_make(base, now); | |
523 | flatview_insert(view, i, &fr); | |
524 | ++i; | |
08dafab4 AK |
525 | int128_addto(&base, now); |
526 | offset_in_region += int128_get64(now); | |
527 | int128_subfrom(&remain, now); | |
093bc2cd | 528 | } |
d26a8cae AK |
529 | now = int128_sub(int128_min(int128_add(base, remain), |
530 | addrrange_end(view->ranges[i].addr)), | |
531 | base); | |
532 | int128_addto(&base, now); | |
533 | offset_in_region += int128_get64(now); | |
534 | int128_subfrom(&remain, now); | |
093bc2cd | 535 | } |
08dafab4 | 536 | if (int128_nz(remain)) { |
093bc2cd AK |
537 | fr.offset_in_region = offset_in_region; |
538 | fr.addr = addrrange_make(base, remain); | |
539 | flatview_insert(view, i, &fr); | |
540 | } | |
541 | } | |
542 | ||
543 | /* Render a memory topology into a list of disjoint absolute ranges. */ | |
a9a0c06d | 544 | static FlatView *generate_memory_topology(MemoryRegion *mr) |
093bc2cd | 545 | { |
a9a0c06d | 546 | FlatView *view; |
093bc2cd | 547 | |
a9a0c06d PB |
548 | view = g_new(FlatView, 1); |
549 | flatview_init(view); | |
093bc2cd | 550 | |
83f3c251 | 551 | if (mr) { |
a9a0c06d | 552 | render_memory_region(view, mr, int128_zero(), |
83f3c251 AK |
553 | addrrange_make(int128_zero(), int128_2_64()), false); |
554 | } | |
a9a0c06d | 555 | flatview_simplify(view); |
093bc2cd AK |
556 | |
557 | return view; | |
558 | } | |
559 | ||
3e9d69e7 AK |
560 | static void address_space_add_del_ioeventfds(AddressSpace *as, |
561 | MemoryRegionIoeventfd *fds_new, | |
562 | unsigned fds_new_nb, | |
563 | MemoryRegionIoeventfd *fds_old, | |
564 | unsigned fds_old_nb) | |
565 | { | |
566 | unsigned iold, inew; | |
80a1ea37 AK |
567 | MemoryRegionIoeventfd *fd; |
568 | MemoryRegionSection section; | |
3e9d69e7 AK |
569 | |
570 | /* Generate a symmetric difference of the old and new fd sets, adding | |
571 | * and deleting as necessary. | |
572 | */ | |
573 | ||
574 | iold = inew = 0; | |
575 | while (iold < fds_old_nb || inew < fds_new_nb) { | |
576 | if (iold < fds_old_nb | |
577 | && (inew == fds_new_nb | |
578 | || memory_region_ioeventfd_before(fds_old[iold], | |
579 | fds_new[inew]))) { | |
80a1ea37 AK |
580 | fd = &fds_old[iold]; |
581 | section = (MemoryRegionSection) { | |
f6790af6 | 582 | .address_space = as, |
80a1ea37 | 583 | .offset_within_address_space = int128_get64(fd->addr.start), |
052e87b0 | 584 | .size = fd->addr.size, |
80a1ea37 AK |
585 | }; |
586 | MEMORY_LISTENER_CALL(eventfd_del, Forward, §ion, | |
753d5e14 | 587 | fd->match_data, fd->data, fd->e); |
3e9d69e7 AK |
588 | ++iold; |
589 | } else if (inew < fds_new_nb | |
590 | && (iold == fds_old_nb | |
591 | || memory_region_ioeventfd_before(fds_new[inew], | |
592 | fds_old[iold]))) { | |
80a1ea37 AK |
593 | fd = &fds_new[inew]; |
594 | section = (MemoryRegionSection) { | |
f6790af6 | 595 | .address_space = as, |
80a1ea37 | 596 | .offset_within_address_space = int128_get64(fd->addr.start), |
052e87b0 | 597 | .size = fd->addr.size, |
80a1ea37 AK |
598 | }; |
599 | MEMORY_LISTENER_CALL(eventfd_add, Reverse, §ion, | |
753d5e14 | 600 | fd->match_data, fd->data, fd->e); |
3e9d69e7 AK |
601 | ++inew; |
602 | } else { | |
603 | ++iold; | |
604 | ++inew; | |
605 | } | |
606 | } | |
607 | } | |
608 | ||
856d7245 PB |
609 | static FlatView *address_space_get_flatview(AddressSpace *as) |
610 | { | |
611 | FlatView *view; | |
612 | ||
613 | qemu_mutex_lock(&flat_view_mutex); | |
614 | view = as->current_map; | |
615 | flatview_ref(view); | |
616 | qemu_mutex_unlock(&flat_view_mutex); | |
617 | return view; | |
618 | } | |
619 | ||
3e9d69e7 AK |
620 | static void address_space_update_ioeventfds(AddressSpace *as) |
621 | { | |
99e86347 | 622 | FlatView *view; |
3e9d69e7 AK |
623 | FlatRange *fr; |
624 | unsigned ioeventfd_nb = 0; | |
625 | MemoryRegionIoeventfd *ioeventfds = NULL; | |
626 | AddrRange tmp; | |
627 | unsigned i; | |
628 | ||
856d7245 | 629 | view = address_space_get_flatview(as); |
99e86347 | 630 | FOR_EACH_FLAT_RANGE(fr, view) { |
3e9d69e7 AK |
631 | for (i = 0; i < fr->mr->ioeventfd_nb; ++i) { |
632 | tmp = addrrange_shift(fr->mr->ioeventfds[i].addr, | |
08dafab4 AK |
633 | int128_sub(fr->addr.start, |
634 | int128_make64(fr->offset_in_region))); | |
3e9d69e7 AK |
635 | if (addrrange_intersects(fr->addr, tmp)) { |
636 | ++ioeventfd_nb; | |
7267c094 | 637 | ioeventfds = g_realloc(ioeventfds, |
3e9d69e7 AK |
638 | ioeventfd_nb * sizeof(*ioeventfds)); |
639 | ioeventfds[ioeventfd_nb-1] = fr->mr->ioeventfds[i]; | |
640 | ioeventfds[ioeventfd_nb-1].addr = tmp; | |
641 | } | |
642 | } | |
643 | } | |
644 | ||
645 | address_space_add_del_ioeventfds(as, ioeventfds, ioeventfd_nb, | |
646 | as->ioeventfds, as->ioeventfd_nb); | |
647 | ||
7267c094 | 648 | g_free(as->ioeventfds); |
3e9d69e7 AK |
649 | as->ioeventfds = ioeventfds; |
650 | as->ioeventfd_nb = ioeventfd_nb; | |
856d7245 | 651 | flatview_unref(view); |
3e9d69e7 AK |
652 | } |
653 | ||
b8af1afb | 654 | static void address_space_update_topology_pass(AddressSpace *as, |
a9a0c06d PB |
655 | const FlatView *old_view, |
656 | const FlatView *new_view, | |
b8af1afb | 657 | bool adding) |
093bc2cd | 658 | { |
093bc2cd AK |
659 | unsigned iold, inew; |
660 | FlatRange *frold, *frnew; | |
093bc2cd AK |
661 | |
662 | /* Generate a symmetric difference of the old and new memory maps. | |
663 | * Kill ranges in the old map, and instantiate ranges in the new map. | |
664 | */ | |
665 | iold = inew = 0; | |
a9a0c06d PB |
666 | while (iold < old_view->nr || inew < new_view->nr) { |
667 | if (iold < old_view->nr) { | |
668 | frold = &old_view->ranges[iold]; | |
093bc2cd AK |
669 | } else { |
670 | frold = NULL; | |
671 | } | |
a9a0c06d PB |
672 | if (inew < new_view->nr) { |
673 | frnew = &new_view->ranges[inew]; | |
093bc2cd AK |
674 | } else { |
675 | frnew = NULL; | |
676 | } | |
677 | ||
678 | if (frold | |
679 | && (!frnew | |
08dafab4 AK |
680 | || int128_lt(frold->addr.start, frnew->addr.start) |
681 | || (int128_eq(frold->addr.start, frnew->addr.start) | |
093bc2cd | 682 | && !flatrange_equal(frold, frnew)))) { |
41a6e477 | 683 | /* In old but not in new, or in both but attributes changed. */ |
093bc2cd | 684 | |
b8af1afb | 685 | if (!adding) { |
72e22d2f | 686 | MEMORY_LISTENER_UPDATE_REGION(frold, as, Reverse, region_del); |
b8af1afb AK |
687 | } |
688 | ||
093bc2cd AK |
689 | ++iold; |
690 | } else if (frold && frnew && flatrange_equal(frold, frnew)) { | |
41a6e477 | 691 | /* In both and unchanged (except logging may have changed) */ |
093bc2cd | 692 | |
b8af1afb | 693 | if (adding) { |
50c1e149 | 694 | MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_nop); |
b8af1afb | 695 | if (frold->dirty_log_mask && !frnew->dirty_log_mask) { |
72e22d2f | 696 | MEMORY_LISTENER_UPDATE_REGION(frnew, as, Reverse, log_stop); |
b8af1afb | 697 | } else if (frnew->dirty_log_mask && !frold->dirty_log_mask) { |
72e22d2f | 698 | MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, log_start); |
b8af1afb | 699 | } |
5a583347 AK |
700 | } |
701 | ||
093bc2cd AK |
702 | ++iold; |
703 | ++inew; | |
093bc2cd AK |
704 | } else { |
705 | /* In new */ | |
706 | ||
b8af1afb | 707 | if (adding) { |
72e22d2f | 708 | MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_add); |
b8af1afb AK |
709 | } |
710 | ||
093bc2cd AK |
711 | ++inew; |
712 | } | |
713 | } | |
b8af1afb AK |
714 | } |
715 | ||
716 | ||
717 | static void address_space_update_topology(AddressSpace *as) | |
718 | { | |
856d7245 | 719 | FlatView *old_view = address_space_get_flatview(as); |
a9a0c06d | 720 | FlatView *new_view = generate_memory_topology(as->root); |
b8af1afb AK |
721 | |
722 | address_space_update_topology_pass(as, old_view, new_view, false); | |
723 | address_space_update_topology_pass(as, old_view, new_view, true); | |
724 | ||
856d7245 PB |
725 | qemu_mutex_lock(&flat_view_mutex); |
726 | flatview_unref(as->current_map); | |
a9a0c06d | 727 | as->current_map = new_view; |
856d7245 PB |
728 | qemu_mutex_unlock(&flat_view_mutex); |
729 | ||
730 | /* Note that all the old MemoryRegions are still alive up to this | |
731 | * point. This relieves most MemoryListeners from the need to | |
732 | * ref/unref the MemoryRegions they get---unless they use them | |
733 | * outside the iothread mutex, in which case precise reference | |
734 | * counting is necessary. | |
735 | */ | |
736 | flatview_unref(old_view); | |
737 | ||
3e9d69e7 | 738 | address_space_update_ioeventfds(as); |
093bc2cd AK |
739 | } |
740 | ||
4ef4db86 AK |
741 | void memory_region_transaction_begin(void) |
742 | { | |
bb880ded | 743 | qemu_flush_coalesced_mmio_buffer(); |
4ef4db86 AK |
744 | ++memory_region_transaction_depth; |
745 | } | |
746 | ||
747 | void memory_region_transaction_commit(void) | |
748 | { | |
0d673e36 AK |
749 | AddressSpace *as; |
750 | ||
4ef4db86 AK |
751 | assert(memory_region_transaction_depth); |
752 | --memory_region_transaction_depth; | |
22bde714 JK |
753 | if (!memory_region_transaction_depth && memory_region_update_pending) { |
754 | memory_region_update_pending = false; | |
02e2b95f JK |
755 | MEMORY_LISTENER_CALL_GLOBAL(begin, Forward); |
756 | ||
0d673e36 AK |
757 | QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) { |
758 | address_space_update_topology(as); | |
02e2b95f JK |
759 | } |
760 | ||
761 | MEMORY_LISTENER_CALL_GLOBAL(commit, Forward); | |
e87c099f | 762 | } |
4ef4db86 AK |
763 | } |
764 | ||
545e92e0 AK |
765 | static void memory_region_destructor_none(MemoryRegion *mr) |
766 | { | |
767 | } | |
768 | ||
769 | static void memory_region_destructor_ram(MemoryRegion *mr) | |
770 | { | |
771 | qemu_ram_free(mr->ram_addr); | |
772 | } | |
773 | ||
dfde4e6e PB |
774 | static void memory_region_destructor_alias(MemoryRegion *mr) |
775 | { | |
776 | memory_region_unref(mr->alias); | |
777 | } | |
778 | ||
545e92e0 AK |
779 | static void memory_region_destructor_ram_from_ptr(MemoryRegion *mr) |
780 | { | |
781 | qemu_ram_free_from_ptr(mr->ram_addr); | |
782 | } | |
783 | ||
d0a9b5bc AK |
784 | static void memory_region_destructor_rom_device(MemoryRegion *mr) |
785 | { | |
786 | qemu_ram_free(mr->ram_addr & TARGET_PAGE_MASK); | |
d0a9b5bc AK |
787 | } |
788 | ||
be675c97 AK |
789 | static bool memory_region_wrong_endianness(MemoryRegion *mr) |
790 | { | |
2c3579ab | 791 | #ifdef TARGET_WORDS_BIGENDIAN |
be675c97 AK |
792 | return mr->ops->endianness == DEVICE_LITTLE_ENDIAN; |
793 | #else | |
794 | return mr->ops->endianness == DEVICE_BIG_ENDIAN; | |
795 | #endif | |
796 | } | |
797 | ||
093bc2cd | 798 | void memory_region_init(MemoryRegion *mr, |
2c9b15ca | 799 | Object *owner, |
093bc2cd AK |
800 | const char *name, |
801 | uint64_t size) | |
802 | { | |
2cdfcf27 PB |
803 | mr->ops = &unassigned_mem_ops; |
804 | mr->opaque = NULL; | |
2c9b15ca | 805 | mr->owner = owner; |
30951157 | 806 | mr->iommu_ops = NULL; |
093bc2cd | 807 | mr->parent = NULL; |
08dafab4 AK |
808 | mr->size = int128_make64(size); |
809 | if (size == UINT64_MAX) { | |
810 | mr->size = int128_2_64(); | |
811 | } | |
093bc2cd | 812 | mr->addr = 0; |
b3b00c78 | 813 | mr->subpage = false; |
6bba19ba | 814 | mr->enabled = true; |
14a3c10a | 815 | mr->terminates = false; |
8ea9252a | 816 | mr->ram = false; |
5f9a5ea1 | 817 | mr->romd_mode = true; |
fb1cd6f9 | 818 | mr->readonly = false; |
75c578dc | 819 | mr->rom_device = false; |
545e92e0 | 820 | mr->destructor = memory_region_destructor_none; |
093bc2cd AK |
821 | mr->priority = 0; |
822 | mr->may_overlap = false; | |
823 | mr->alias = NULL; | |
824 | QTAILQ_INIT(&mr->subregions); | |
825 | memset(&mr->subregions_link, 0, sizeof mr->subregions_link); | |
826 | QTAILQ_INIT(&mr->coalesced); | |
7267c094 | 827 | mr->name = g_strdup(name); |
5a583347 | 828 | mr->dirty_log_mask = 0; |
3e9d69e7 AK |
829 | mr->ioeventfd_nb = 0; |
830 | mr->ioeventfds = NULL; | |
d410515e | 831 | mr->flush_coalesced_mmio = false; |
093bc2cd AK |
832 | } |
833 | ||
b018ddf6 PB |
834 | static uint64_t unassigned_mem_read(void *opaque, hwaddr addr, |
835 | unsigned size) | |
836 | { | |
837 | #ifdef DEBUG_UNASSIGNED | |
838 | printf("Unassigned mem read " TARGET_FMT_plx "\n", addr); | |
839 | #endif | |
4917cf44 AF |
840 | if (current_cpu != NULL) { |
841 | cpu_unassigned_access(current_cpu, addr, false, false, 0, size); | |
c658b94f | 842 | } |
9b8c6924 | 843 | return -1ULL; |
b018ddf6 PB |
844 | } |
845 | ||
846 | static void unassigned_mem_write(void *opaque, hwaddr addr, | |
847 | uint64_t val, unsigned size) | |
848 | { | |
849 | #ifdef DEBUG_UNASSIGNED | |
850 | printf("Unassigned mem write " TARGET_FMT_plx " = 0x%"PRIx64"\n", addr, val); | |
851 | #endif | |
4917cf44 AF |
852 | if (current_cpu != NULL) { |
853 | cpu_unassigned_access(current_cpu, addr, true, false, 0, size); | |
c658b94f | 854 | } |
b018ddf6 PB |
855 | } |
856 | ||
d197063f PB |
857 | static bool unassigned_mem_accepts(void *opaque, hwaddr addr, |
858 | unsigned size, bool is_write) | |
859 | { | |
860 | return false; | |
861 | } | |
862 | ||
863 | const MemoryRegionOps unassigned_mem_ops = { | |
864 | .valid.accepts = unassigned_mem_accepts, | |
865 | .endianness = DEVICE_NATIVE_ENDIAN, | |
866 | }; | |
867 | ||
d2702032 PB |
868 | bool memory_region_access_valid(MemoryRegion *mr, |
869 | hwaddr addr, | |
870 | unsigned size, | |
871 | bool is_write) | |
093bc2cd | 872 | { |
a014ed07 PB |
873 | int access_size_min, access_size_max; |
874 | int access_size, i; | |
897fa7cf | 875 | |
093bc2cd AK |
876 | if (!mr->ops->valid.unaligned && (addr & (size - 1))) { |
877 | return false; | |
878 | } | |
879 | ||
a014ed07 | 880 | if (!mr->ops->valid.accepts) { |
093bc2cd AK |
881 | return true; |
882 | } | |
883 | ||
a014ed07 PB |
884 | access_size_min = mr->ops->valid.min_access_size; |
885 | if (!mr->ops->valid.min_access_size) { | |
886 | access_size_min = 1; | |
887 | } | |
888 | ||
889 | access_size_max = mr->ops->valid.max_access_size; | |
890 | if (!mr->ops->valid.max_access_size) { | |
891 | access_size_max = 4; | |
892 | } | |
893 | ||
894 | access_size = MAX(MIN(size, access_size_max), access_size_min); | |
895 | for (i = 0; i < size; i += access_size) { | |
896 | if (!mr->ops->valid.accepts(mr->opaque, addr + i, access_size, | |
897 | is_write)) { | |
898 | return false; | |
899 | } | |
093bc2cd | 900 | } |
a014ed07 | 901 | |
093bc2cd AK |
902 | return true; |
903 | } | |
904 | ||
a621f38d | 905 | static uint64_t memory_region_dispatch_read1(MemoryRegion *mr, |
a8170e5e | 906 | hwaddr addr, |
a621f38d | 907 | unsigned size) |
093bc2cd | 908 | { |
164a4dcd | 909 | uint64_t data = 0; |
093bc2cd | 910 | |
ce5d2f33 PB |
911 | if (mr->ops->read) { |
912 | access_with_adjusted_size(addr, &data, size, | |
913 | mr->ops->impl.min_access_size, | |
914 | mr->ops->impl.max_access_size, | |
915 | memory_region_read_accessor, mr); | |
916 | } else { | |
917 | access_with_adjusted_size(addr, &data, size, 1, 4, | |
918 | memory_region_oldmmio_read_accessor, mr); | |
74901c3b AK |
919 | } |
920 | ||
093bc2cd AK |
921 | return data; |
922 | } | |
923 | ||
a621f38d | 924 | static void adjust_endianness(MemoryRegion *mr, uint64_t *data, unsigned size) |
093bc2cd | 925 | { |
a621f38d AK |
926 | if (memory_region_wrong_endianness(mr)) { |
927 | switch (size) { | |
928 | case 1: | |
929 | break; | |
930 | case 2: | |
931 | *data = bswap16(*data); | |
932 | break; | |
933 | case 4: | |
934 | *data = bswap32(*data); | |
1470a0cd | 935 | break; |
968a5627 PB |
936 | case 8: |
937 | *data = bswap64(*data); | |
938 | break; | |
a621f38d AK |
939 | default: |
940 | abort(); | |
941 | } | |
942 | } | |
943 | } | |
944 | ||
791af8c8 PB |
945 | static bool memory_region_dispatch_read(MemoryRegion *mr, |
946 | hwaddr addr, | |
947 | uint64_t *pval, | |
948 | unsigned size) | |
a621f38d | 949 | { |
791af8c8 PB |
950 | if (!memory_region_access_valid(mr, addr, size, false)) { |
951 | *pval = unassigned_mem_read(mr, addr, size); | |
952 | return true; | |
953 | } | |
a621f38d | 954 | |
791af8c8 PB |
955 | *pval = memory_region_dispatch_read1(mr, addr, size); |
956 | adjust_endianness(mr, pval, size); | |
957 | return false; | |
a621f38d | 958 | } |
093bc2cd | 959 | |
791af8c8 | 960 | static bool memory_region_dispatch_write(MemoryRegion *mr, |
a8170e5e | 961 | hwaddr addr, |
a621f38d AK |
962 | uint64_t data, |
963 | unsigned size) | |
964 | { | |
897fa7cf | 965 | if (!memory_region_access_valid(mr, addr, size, true)) { |
b018ddf6 | 966 | unassigned_mem_write(mr, addr, data, size); |
791af8c8 | 967 | return true; |
093bc2cd AK |
968 | } |
969 | ||
a621f38d AK |
970 | adjust_endianness(mr, &data, size); |
971 | ||
ce5d2f33 PB |
972 | if (mr->ops->write) { |
973 | access_with_adjusted_size(addr, &data, size, | |
974 | mr->ops->impl.min_access_size, | |
975 | mr->ops->impl.max_access_size, | |
976 | memory_region_write_accessor, mr); | |
977 | } else { | |
978 | access_with_adjusted_size(addr, &data, size, 1, 4, | |
979 | memory_region_oldmmio_write_accessor, mr); | |
74901c3b | 980 | } |
791af8c8 | 981 | return false; |
093bc2cd AK |
982 | } |
983 | ||
093bc2cd | 984 | void memory_region_init_io(MemoryRegion *mr, |
2c9b15ca | 985 | Object *owner, |
093bc2cd AK |
986 | const MemoryRegionOps *ops, |
987 | void *opaque, | |
988 | const char *name, | |
989 | uint64_t size) | |
990 | { | |
2c9b15ca | 991 | memory_region_init(mr, owner, name, size); |
093bc2cd AK |
992 | mr->ops = ops; |
993 | mr->opaque = opaque; | |
14a3c10a | 994 | mr->terminates = true; |
97161e17 | 995 | mr->ram_addr = ~(ram_addr_t)0; |
093bc2cd AK |
996 | } |
997 | ||
998 | void memory_region_init_ram(MemoryRegion *mr, | |
2c9b15ca | 999 | Object *owner, |
093bc2cd AK |
1000 | const char *name, |
1001 | uint64_t size) | |
1002 | { | |
2c9b15ca | 1003 | memory_region_init(mr, owner, name, size); |
8ea9252a | 1004 | mr->ram = true; |
14a3c10a | 1005 | mr->terminates = true; |
545e92e0 | 1006 | mr->destructor = memory_region_destructor_ram; |
c5705a77 | 1007 | mr->ram_addr = qemu_ram_alloc(size, mr); |
093bc2cd AK |
1008 | } |
1009 | ||
1010 | void memory_region_init_ram_ptr(MemoryRegion *mr, | |
2c9b15ca | 1011 | Object *owner, |
093bc2cd AK |
1012 | const char *name, |
1013 | uint64_t size, | |
1014 | void *ptr) | |
1015 | { | |
2c9b15ca | 1016 | memory_region_init(mr, owner, name, size); |
8ea9252a | 1017 | mr->ram = true; |
14a3c10a | 1018 | mr->terminates = true; |
545e92e0 | 1019 | mr->destructor = memory_region_destructor_ram_from_ptr; |
c5705a77 | 1020 | mr->ram_addr = qemu_ram_alloc_from_ptr(size, ptr, mr); |
093bc2cd AK |
1021 | } |
1022 | ||
1023 | void memory_region_init_alias(MemoryRegion *mr, | |
2c9b15ca | 1024 | Object *owner, |
093bc2cd AK |
1025 | const char *name, |
1026 | MemoryRegion *orig, | |
a8170e5e | 1027 | hwaddr offset, |
093bc2cd AK |
1028 | uint64_t size) |
1029 | { | |
2c9b15ca | 1030 | memory_region_init(mr, owner, name, size); |
dfde4e6e PB |
1031 | memory_region_ref(orig); |
1032 | mr->destructor = memory_region_destructor_alias; | |
093bc2cd AK |
1033 | mr->alias = orig; |
1034 | mr->alias_offset = offset; | |
1035 | } | |
1036 | ||
d0a9b5bc | 1037 | void memory_region_init_rom_device(MemoryRegion *mr, |
2c9b15ca | 1038 | Object *owner, |
d0a9b5bc | 1039 | const MemoryRegionOps *ops, |
75f5941c | 1040 | void *opaque, |
d0a9b5bc AK |
1041 | const char *name, |
1042 | uint64_t size) | |
1043 | { | |
2c9b15ca | 1044 | memory_region_init(mr, owner, name, size); |
7bc2b9cd | 1045 | mr->ops = ops; |
75f5941c | 1046 | mr->opaque = opaque; |
d0a9b5bc | 1047 | mr->terminates = true; |
75c578dc | 1048 | mr->rom_device = true; |
d0a9b5bc | 1049 | mr->destructor = memory_region_destructor_rom_device; |
c5705a77 | 1050 | mr->ram_addr = qemu_ram_alloc(size, mr); |
d0a9b5bc AK |
1051 | } |
1052 | ||
30951157 | 1053 | void memory_region_init_iommu(MemoryRegion *mr, |
2c9b15ca | 1054 | Object *owner, |
30951157 AK |
1055 | const MemoryRegionIOMMUOps *ops, |
1056 | const char *name, | |
1057 | uint64_t size) | |
1058 | { | |
2c9b15ca | 1059 | memory_region_init(mr, owner, name, size); |
30951157 AK |
1060 | mr->iommu_ops = ops, |
1061 | mr->terminates = true; /* then re-forwards */ | |
06866575 | 1062 | notifier_list_init(&mr->iommu_notify); |
30951157 AK |
1063 | } |
1064 | ||
1660e72d | 1065 | void memory_region_init_reservation(MemoryRegion *mr, |
2c9b15ca | 1066 | Object *owner, |
1660e72d JK |
1067 | const char *name, |
1068 | uint64_t size) | |
1069 | { | |
2c9b15ca | 1070 | memory_region_init_io(mr, owner, &unassigned_mem_ops, mr, name, size); |
1660e72d JK |
1071 | } |
1072 | ||
093bc2cd AK |
1073 | void memory_region_destroy(MemoryRegion *mr) |
1074 | { | |
1075 | assert(QTAILQ_EMPTY(&mr->subregions)); | |
2be0e25f | 1076 | assert(memory_region_transaction_depth == 0); |
545e92e0 | 1077 | mr->destructor(mr); |
093bc2cd | 1078 | memory_region_clear_coalescing(mr); |
7267c094 AL |
1079 | g_free((char *)mr->name); |
1080 | g_free(mr->ioeventfds); | |
093bc2cd AK |
1081 | } |
1082 | ||
803c0816 PB |
1083 | Object *memory_region_owner(MemoryRegion *mr) |
1084 | { | |
1085 | return mr->owner; | |
1086 | } | |
1087 | ||
46637be2 PB |
1088 | void memory_region_ref(MemoryRegion *mr) |
1089 | { | |
1090 | if (mr && mr->owner) { | |
1091 | object_ref(mr->owner); | |
1092 | } | |
1093 | } | |
1094 | ||
1095 | void memory_region_unref(MemoryRegion *mr) | |
1096 | { | |
1097 | if (mr && mr->owner) { | |
1098 | object_unref(mr->owner); | |
1099 | } | |
1100 | } | |
1101 | ||
093bc2cd AK |
1102 | uint64_t memory_region_size(MemoryRegion *mr) |
1103 | { | |
08dafab4 AK |
1104 | if (int128_eq(mr->size, int128_2_64())) { |
1105 | return UINT64_MAX; | |
1106 | } | |
1107 | return int128_get64(mr->size); | |
093bc2cd AK |
1108 | } |
1109 | ||
8991c79b AK |
1110 | const char *memory_region_name(MemoryRegion *mr) |
1111 | { | |
1112 | return mr->name; | |
1113 | } | |
1114 | ||
8ea9252a AK |
1115 | bool memory_region_is_ram(MemoryRegion *mr) |
1116 | { | |
1117 | return mr->ram; | |
1118 | } | |
1119 | ||
55043ba3 AK |
1120 | bool memory_region_is_logging(MemoryRegion *mr) |
1121 | { | |
1122 | return mr->dirty_log_mask; | |
1123 | } | |
1124 | ||
ce7923da AK |
1125 | bool memory_region_is_rom(MemoryRegion *mr) |
1126 | { | |
1127 | return mr->ram && mr->readonly; | |
1128 | } | |
1129 | ||
30951157 AK |
1130 | bool memory_region_is_iommu(MemoryRegion *mr) |
1131 | { | |
1132 | return mr->iommu_ops; | |
1133 | } | |
1134 | ||
06866575 DG |
1135 | void memory_region_register_iommu_notifier(MemoryRegion *mr, Notifier *n) |
1136 | { | |
1137 | notifier_list_add(&mr->iommu_notify, n); | |
1138 | } | |
1139 | ||
1140 | void memory_region_unregister_iommu_notifier(Notifier *n) | |
1141 | { | |
1142 | notifier_remove(n); | |
1143 | } | |
1144 | ||
1145 | void memory_region_notify_iommu(MemoryRegion *mr, | |
1146 | IOMMUTLBEntry entry) | |
1147 | { | |
1148 | assert(memory_region_is_iommu(mr)); | |
1149 | notifier_list_notify(&mr->iommu_notify, &entry); | |
1150 | } | |
1151 | ||
093bc2cd AK |
1152 | void memory_region_set_log(MemoryRegion *mr, bool log, unsigned client) |
1153 | { | |
5a583347 AK |
1154 | uint8_t mask = 1 << client; |
1155 | ||
59023ef4 | 1156 | memory_region_transaction_begin(); |
5a583347 | 1157 | mr->dirty_log_mask = (mr->dirty_log_mask & ~mask) | (log * mask); |
22bde714 | 1158 | memory_region_update_pending |= mr->enabled; |
59023ef4 | 1159 | memory_region_transaction_commit(); |
093bc2cd AK |
1160 | } |
1161 | ||
a8170e5e AK |
1162 | bool memory_region_get_dirty(MemoryRegion *mr, hwaddr addr, |
1163 | hwaddr size, unsigned client) | |
093bc2cd | 1164 | { |
14a3c10a | 1165 | assert(mr->terminates); |
cd7a45c9 BS |
1166 | return cpu_physical_memory_get_dirty(mr->ram_addr + addr, size, |
1167 | 1 << client); | |
093bc2cd AK |
1168 | } |
1169 | ||
a8170e5e AK |
1170 | void memory_region_set_dirty(MemoryRegion *mr, hwaddr addr, |
1171 | hwaddr size) | |
093bc2cd | 1172 | { |
14a3c10a | 1173 | assert(mr->terminates); |
fd4aa979 | 1174 | return cpu_physical_memory_set_dirty_range(mr->ram_addr + addr, size, -1); |
093bc2cd AK |
1175 | } |
1176 | ||
6c279db8 JQ |
1177 | bool memory_region_test_and_clear_dirty(MemoryRegion *mr, hwaddr addr, |
1178 | hwaddr size, unsigned client) | |
1179 | { | |
1180 | bool ret; | |
1181 | assert(mr->terminates); | |
1182 | ret = cpu_physical_memory_get_dirty(mr->ram_addr + addr, size, | |
1183 | 1 << client); | |
1184 | if (ret) { | |
1185 | cpu_physical_memory_reset_dirty(mr->ram_addr + addr, | |
1186 | mr->ram_addr + addr + size, | |
1187 | 1 << client); | |
1188 | } | |
1189 | return ret; | |
1190 | } | |
1191 | ||
1192 | ||
093bc2cd AK |
1193 | void memory_region_sync_dirty_bitmap(MemoryRegion *mr) |
1194 | { | |
0d673e36 | 1195 | AddressSpace *as; |
5a583347 AK |
1196 | FlatRange *fr; |
1197 | ||
0d673e36 | 1198 | QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) { |
856d7245 | 1199 | FlatView *view = address_space_get_flatview(as); |
99e86347 | 1200 | FOR_EACH_FLAT_RANGE(fr, view) { |
0d673e36 AK |
1201 | if (fr->mr == mr) { |
1202 | MEMORY_LISTENER_UPDATE_REGION(fr, as, Forward, log_sync); | |
1203 | } | |
5a583347 | 1204 | } |
856d7245 | 1205 | flatview_unref(view); |
5a583347 | 1206 | } |
093bc2cd AK |
1207 | } |
1208 | ||
1209 | void memory_region_set_readonly(MemoryRegion *mr, bool readonly) | |
1210 | { | |
fb1cd6f9 | 1211 | if (mr->readonly != readonly) { |
59023ef4 | 1212 | memory_region_transaction_begin(); |
fb1cd6f9 | 1213 | mr->readonly = readonly; |
22bde714 | 1214 | memory_region_update_pending |= mr->enabled; |
59023ef4 | 1215 | memory_region_transaction_commit(); |
fb1cd6f9 | 1216 | } |
093bc2cd AK |
1217 | } |
1218 | ||
5f9a5ea1 | 1219 | void memory_region_rom_device_set_romd(MemoryRegion *mr, bool romd_mode) |
d0a9b5bc | 1220 | { |
5f9a5ea1 | 1221 | if (mr->romd_mode != romd_mode) { |
59023ef4 | 1222 | memory_region_transaction_begin(); |
5f9a5ea1 | 1223 | mr->romd_mode = romd_mode; |
22bde714 | 1224 | memory_region_update_pending |= mr->enabled; |
59023ef4 | 1225 | memory_region_transaction_commit(); |
d0a9b5bc AK |
1226 | } |
1227 | } | |
1228 | ||
a8170e5e AK |
1229 | void memory_region_reset_dirty(MemoryRegion *mr, hwaddr addr, |
1230 | hwaddr size, unsigned client) | |
093bc2cd | 1231 | { |
14a3c10a | 1232 | assert(mr->terminates); |
5a583347 AK |
1233 | cpu_physical_memory_reset_dirty(mr->ram_addr + addr, |
1234 | mr->ram_addr + addr + size, | |
1235 | 1 << client); | |
093bc2cd AK |
1236 | } |
1237 | ||
1238 | void *memory_region_get_ram_ptr(MemoryRegion *mr) | |
1239 | { | |
1240 | if (mr->alias) { | |
1241 | return memory_region_get_ram_ptr(mr->alias) + mr->alias_offset; | |
1242 | } | |
1243 | ||
14a3c10a | 1244 | assert(mr->terminates); |
093bc2cd | 1245 | |
021d26d1 | 1246 | return qemu_get_ram_ptr(mr->ram_addr & TARGET_PAGE_MASK); |
093bc2cd AK |
1247 | } |
1248 | ||
0d673e36 | 1249 | static void memory_region_update_coalesced_range_as(MemoryRegion *mr, AddressSpace *as) |
093bc2cd | 1250 | { |
99e86347 | 1251 | FlatView *view; |
093bc2cd AK |
1252 | FlatRange *fr; |
1253 | CoalescedMemoryRange *cmr; | |
1254 | AddrRange tmp; | |
95d2994a | 1255 | MemoryRegionSection section; |
093bc2cd | 1256 | |
856d7245 | 1257 | view = address_space_get_flatview(as); |
99e86347 | 1258 | FOR_EACH_FLAT_RANGE(fr, view) { |
093bc2cd | 1259 | if (fr->mr == mr) { |
95d2994a | 1260 | section = (MemoryRegionSection) { |
f6790af6 | 1261 | .address_space = as, |
95d2994a | 1262 | .offset_within_address_space = int128_get64(fr->addr.start), |
052e87b0 | 1263 | .size = fr->addr.size, |
95d2994a AK |
1264 | }; |
1265 | ||
1266 | MEMORY_LISTENER_CALL(coalesced_mmio_del, Reverse, §ion, | |
1267 | int128_get64(fr->addr.start), | |
1268 | int128_get64(fr->addr.size)); | |
093bc2cd AK |
1269 | QTAILQ_FOREACH(cmr, &mr->coalesced, link) { |
1270 | tmp = addrrange_shift(cmr->addr, | |
08dafab4 AK |
1271 | int128_sub(fr->addr.start, |
1272 | int128_make64(fr->offset_in_region))); | |
093bc2cd AK |
1273 | if (!addrrange_intersects(tmp, fr->addr)) { |
1274 | continue; | |
1275 | } | |
1276 | tmp = addrrange_intersection(tmp, fr->addr); | |
95d2994a AK |
1277 | MEMORY_LISTENER_CALL(coalesced_mmio_add, Forward, §ion, |
1278 | int128_get64(tmp.start), | |
1279 | int128_get64(tmp.size)); | |
093bc2cd AK |
1280 | } |
1281 | } | |
1282 | } | |
856d7245 | 1283 | flatview_unref(view); |
093bc2cd AK |
1284 | } |
1285 | ||
0d673e36 AK |
1286 | static void memory_region_update_coalesced_range(MemoryRegion *mr) |
1287 | { | |
1288 | AddressSpace *as; | |
1289 | ||
1290 | QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) { | |
1291 | memory_region_update_coalesced_range_as(mr, as); | |
1292 | } | |
1293 | } | |
1294 | ||
093bc2cd AK |
1295 | void memory_region_set_coalescing(MemoryRegion *mr) |
1296 | { | |
1297 | memory_region_clear_coalescing(mr); | |
08dafab4 | 1298 | memory_region_add_coalescing(mr, 0, int128_get64(mr->size)); |
093bc2cd AK |
1299 | } |
1300 | ||
1301 | void memory_region_add_coalescing(MemoryRegion *mr, | |
a8170e5e | 1302 | hwaddr offset, |
093bc2cd AK |
1303 | uint64_t size) |
1304 | { | |
7267c094 | 1305 | CoalescedMemoryRange *cmr = g_malloc(sizeof(*cmr)); |
093bc2cd | 1306 | |
08dafab4 | 1307 | cmr->addr = addrrange_make(int128_make64(offset), int128_make64(size)); |
093bc2cd AK |
1308 | QTAILQ_INSERT_TAIL(&mr->coalesced, cmr, link); |
1309 | memory_region_update_coalesced_range(mr); | |
d410515e | 1310 | memory_region_set_flush_coalesced(mr); |
093bc2cd AK |
1311 | } |
1312 | ||
1313 | void memory_region_clear_coalescing(MemoryRegion *mr) | |
1314 | { | |
1315 | CoalescedMemoryRange *cmr; | |
1316 | ||
d410515e JK |
1317 | qemu_flush_coalesced_mmio_buffer(); |
1318 | mr->flush_coalesced_mmio = false; | |
1319 | ||
093bc2cd AK |
1320 | while (!QTAILQ_EMPTY(&mr->coalesced)) { |
1321 | cmr = QTAILQ_FIRST(&mr->coalesced); | |
1322 | QTAILQ_REMOVE(&mr->coalesced, cmr, link); | |
7267c094 | 1323 | g_free(cmr); |
093bc2cd AK |
1324 | } |
1325 | memory_region_update_coalesced_range(mr); | |
1326 | } | |
1327 | ||
d410515e JK |
1328 | void memory_region_set_flush_coalesced(MemoryRegion *mr) |
1329 | { | |
1330 | mr->flush_coalesced_mmio = true; | |
1331 | } | |
1332 | ||
1333 | void memory_region_clear_flush_coalesced(MemoryRegion *mr) | |
1334 | { | |
1335 | qemu_flush_coalesced_mmio_buffer(); | |
1336 | if (QTAILQ_EMPTY(&mr->coalesced)) { | |
1337 | mr->flush_coalesced_mmio = false; | |
1338 | } | |
1339 | } | |
1340 | ||
3e9d69e7 | 1341 | void memory_region_add_eventfd(MemoryRegion *mr, |
a8170e5e | 1342 | hwaddr addr, |
3e9d69e7 AK |
1343 | unsigned size, |
1344 | bool match_data, | |
1345 | uint64_t data, | |
753d5e14 | 1346 | EventNotifier *e) |
3e9d69e7 AK |
1347 | { |
1348 | MemoryRegionIoeventfd mrfd = { | |
08dafab4 AK |
1349 | .addr.start = int128_make64(addr), |
1350 | .addr.size = int128_make64(size), | |
3e9d69e7 AK |
1351 | .match_data = match_data, |
1352 | .data = data, | |
753d5e14 | 1353 | .e = e, |
3e9d69e7 AK |
1354 | }; |
1355 | unsigned i; | |
1356 | ||
28f362be | 1357 | adjust_endianness(mr, &mrfd.data, size); |
59023ef4 | 1358 | memory_region_transaction_begin(); |
3e9d69e7 AK |
1359 | for (i = 0; i < mr->ioeventfd_nb; ++i) { |
1360 | if (memory_region_ioeventfd_before(mrfd, mr->ioeventfds[i])) { | |
1361 | break; | |
1362 | } | |
1363 | } | |
1364 | ++mr->ioeventfd_nb; | |
7267c094 | 1365 | mr->ioeventfds = g_realloc(mr->ioeventfds, |
3e9d69e7 AK |
1366 | sizeof(*mr->ioeventfds) * mr->ioeventfd_nb); |
1367 | memmove(&mr->ioeventfds[i+1], &mr->ioeventfds[i], | |
1368 | sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb-1 - i)); | |
1369 | mr->ioeventfds[i] = mrfd; | |
22bde714 | 1370 | memory_region_update_pending |= mr->enabled; |
59023ef4 | 1371 | memory_region_transaction_commit(); |
3e9d69e7 AK |
1372 | } |
1373 | ||
1374 | void memory_region_del_eventfd(MemoryRegion *mr, | |
a8170e5e | 1375 | hwaddr addr, |
3e9d69e7 AK |
1376 | unsigned size, |
1377 | bool match_data, | |
1378 | uint64_t data, | |
753d5e14 | 1379 | EventNotifier *e) |
3e9d69e7 AK |
1380 | { |
1381 | MemoryRegionIoeventfd mrfd = { | |
08dafab4 AK |
1382 | .addr.start = int128_make64(addr), |
1383 | .addr.size = int128_make64(size), | |
3e9d69e7 AK |
1384 | .match_data = match_data, |
1385 | .data = data, | |
753d5e14 | 1386 | .e = e, |
3e9d69e7 AK |
1387 | }; |
1388 | unsigned i; | |
1389 | ||
28f362be | 1390 | adjust_endianness(mr, &mrfd.data, size); |
59023ef4 | 1391 | memory_region_transaction_begin(); |
3e9d69e7 AK |
1392 | for (i = 0; i < mr->ioeventfd_nb; ++i) { |
1393 | if (memory_region_ioeventfd_equal(mrfd, mr->ioeventfds[i])) { | |
1394 | break; | |
1395 | } | |
1396 | } | |
1397 | assert(i != mr->ioeventfd_nb); | |
1398 | memmove(&mr->ioeventfds[i], &mr->ioeventfds[i+1], | |
1399 | sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb - (i+1))); | |
1400 | --mr->ioeventfd_nb; | |
7267c094 | 1401 | mr->ioeventfds = g_realloc(mr->ioeventfds, |
3e9d69e7 | 1402 | sizeof(*mr->ioeventfds)*mr->ioeventfd_nb + 1); |
22bde714 | 1403 | memory_region_update_pending |= mr->enabled; |
59023ef4 | 1404 | memory_region_transaction_commit(); |
3e9d69e7 AK |
1405 | } |
1406 | ||
093bc2cd | 1407 | static void memory_region_add_subregion_common(MemoryRegion *mr, |
a8170e5e | 1408 | hwaddr offset, |
093bc2cd AK |
1409 | MemoryRegion *subregion) |
1410 | { | |
1411 | MemoryRegion *other; | |
1412 | ||
59023ef4 JK |
1413 | memory_region_transaction_begin(); |
1414 | ||
093bc2cd | 1415 | assert(!subregion->parent); |
dfde4e6e | 1416 | memory_region_ref(subregion); |
093bc2cd AK |
1417 | subregion->parent = mr; |
1418 | subregion->addr = offset; | |
1419 | QTAILQ_FOREACH(other, &mr->subregions, subregions_link) { | |
1420 | if (subregion->may_overlap || other->may_overlap) { | |
1421 | continue; | |
1422 | } | |
2c7cfd65 | 1423 | if (int128_ge(int128_make64(offset), |
08dafab4 AK |
1424 | int128_add(int128_make64(other->addr), other->size)) |
1425 | || int128_le(int128_add(int128_make64(offset), subregion->size), | |
1426 | int128_make64(other->addr))) { | |
093bc2cd AK |
1427 | continue; |
1428 | } | |
a5e1cbc8 | 1429 | #if 0 |
860329b2 MW |
1430 | printf("warning: subregion collision %llx/%llx (%s) " |
1431 | "vs %llx/%llx (%s)\n", | |
093bc2cd | 1432 | (unsigned long long)offset, |
08dafab4 | 1433 | (unsigned long long)int128_get64(subregion->size), |
860329b2 MW |
1434 | subregion->name, |
1435 | (unsigned long long)other->addr, | |
08dafab4 | 1436 | (unsigned long long)int128_get64(other->size), |
860329b2 | 1437 | other->name); |
a5e1cbc8 | 1438 | #endif |
093bc2cd AK |
1439 | } |
1440 | QTAILQ_FOREACH(other, &mr->subregions, subregions_link) { | |
1441 | if (subregion->priority >= other->priority) { | |
1442 | QTAILQ_INSERT_BEFORE(other, subregion, subregions_link); | |
1443 | goto done; | |
1444 | } | |
1445 | } | |
1446 | QTAILQ_INSERT_TAIL(&mr->subregions, subregion, subregions_link); | |
1447 | done: | |
22bde714 | 1448 | memory_region_update_pending |= mr->enabled && subregion->enabled; |
59023ef4 | 1449 | memory_region_transaction_commit(); |
093bc2cd AK |
1450 | } |
1451 | ||
1452 | ||
1453 | void memory_region_add_subregion(MemoryRegion *mr, | |
a8170e5e | 1454 | hwaddr offset, |
093bc2cd AK |
1455 | MemoryRegion *subregion) |
1456 | { | |
1457 | subregion->may_overlap = false; | |
1458 | subregion->priority = 0; | |
1459 | memory_region_add_subregion_common(mr, offset, subregion); | |
1460 | } | |
1461 | ||
1462 | void memory_region_add_subregion_overlap(MemoryRegion *mr, | |
a8170e5e | 1463 | hwaddr offset, |
093bc2cd AK |
1464 | MemoryRegion *subregion, |
1465 | unsigned priority) | |
1466 | { | |
1467 | subregion->may_overlap = true; | |
1468 | subregion->priority = priority; | |
1469 | memory_region_add_subregion_common(mr, offset, subregion); | |
1470 | } | |
1471 | ||
1472 | void memory_region_del_subregion(MemoryRegion *mr, | |
1473 | MemoryRegion *subregion) | |
1474 | { | |
59023ef4 | 1475 | memory_region_transaction_begin(); |
093bc2cd AK |
1476 | assert(subregion->parent == mr); |
1477 | subregion->parent = NULL; | |
1478 | QTAILQ_REMOVE(&mr->subregions, subregion, subregions_link); | |
dfde4e6e | 1479 | memory_region_unref(subregion); |
22bde714 | 1480 | memory_region_update_pending |= mr->enabled && subregion->enabled; |
59023ef4 | 1481 | memory_region_transaction_commit(); |
6bba19ba AK |
1482 | } |
1483 | ||
1484 | void memory_region_set_enabled(MemoryRegion *mr, bool enabled) | |
1485 | { | |
1486 | if (enabled == mr->enabled) { | |
1487 | return; | |
1488 | } | |
59023ef4 | 1489 | memory_region_transaction_begin(); |
6bba19ba | 1490 | mr->enabled = enabled; |
22bde714 | 1491 | memory_region_update_pending = true; |
59023ef4 | 1492 | memory_region_transaction_commit(); |
093bc2cd | 1493 | } |
1c0ffa58 | 1494 | |
a8170e5e | 1495 | void memory_region_set_address(MemoryRegion *mr, hwaddr addr) |
2282e1af AK |
1496 | { |
1497 | MemoryRegion *parent = mr->parent; | |
1498 | unsigned priority = mr->priority; | |
1499 | bool may_overlap = mr->may_overlap; | |
1500 | ||
1501 | if (addr == mr->addr || !parent) { | |
1502 | mr->addr = addr; | |
1503 | return; | |
1504 | } | |
1505 | ||
1506 | memory_region_transaction_begin(); | |
dfde4e6e | 1507 | memory_region_ref(mr); |
2282e1af AK |
1508 | memory_region_del_subregion(parent, mr); |
1509 | if (may_overlap) { | |
1510 | memory_region_add_subregion_overlap(parent, addr, mr, priority); | |
1511 | } else { | |
1512 | memory_region_add_subregion(parent, addr, mr); | |
1513 | } | |
dfde4e6e | 1514 | memory_region_unref(mr); |
2282e1af AK |
1515 | memory_region_transaction_commit(); |
1516 | } | |
1517 | ||
a8170e5e | 1518 | void memory_region_set_alias_offset(MemoryRegion *mr, hwaddr offset) |
4703359e | 1519 | { |
4703359e | 1520 | assert(mr->alias); |
4703359e | 1521 | |
59023ef4 | 1522 | if (offset == mr->alias_offset) { |
4703359e AK |
1523 | return; |
1524 | } | |
1525 | ||
59023ef4 JK |
1526 | memory_region_transaction_begin(); |
1527 | mr->alias_offset = offset; | |
22bde714 | 1528 | memory_region_update_pending |= mr->enabled; |
59023ef4 | 1529 | memory_region_transaction_commit(); |
4703359e AK |
1530 | } |
1531 | ||
e34911c4 AK |
1532 | ram_addr_t memory_region_get_ram_addr(MemoryRegion *mr) |
1533 | { | |
e34911c4 AK |
1534 | return mr->ram_addr; |
1535 | } | |
1536 | ||
e2177955 AK |
1537 | static int cmp_flatrange_addr(const void *addr_, const void *fr_) |
1538 | { | |
1539 | const AddrRange *addr = addr_; | |
1540 | const FlatRange *fr = fr_; | |
1541 | ||
1542 | if (int128_le(addrrange_end(*addr), fr->addr.start)) { | |
1543 | return -1; | |
1544 | } else if (int128_ge(addr->start, addrrange_end(fr->addr))) { | |
1545 | return 1; | |
1546 | } | |
1547 | return 0; | |
1548 | } | |
1549 | ||
99e86347 | 1550 | static FlatRange *flatview_lookup(FlatView *view, AddrRange addr) |
e2177955 | 1551 | { |
99e86347 | 1552 | return bsearch(&addr, view->ranges, view->nr, |
e2177955 AK |
1553 | sizeof(FlatRange), cmp_flatrange_addr); |
1554 | } | |
1555 | ||
3ce10901 PB |
1556 | bool memory_region_present(MemoryRegion *parent, hwaddr addr) |
1557 | { | |
1558 | MemoryRegion *mr = memory_region_find(parent, addr, 1).mr; | |
1559 | if (!mr) { | |
1560 | return false; | |
1561 | } | |
dfde4e6e | 1562 | memory_region_unref(mr); |
3ce10901 PB |
1563 | return true; |
1564 | } | |
1565 | ||
73034e9e | 1566 | MemoryRegionSection memory_region_find(MemoryRegion *mr, |
a8170e5e | 1567 | hwaddr addr, uint64_t size) |
e2177955 | 1568 | { |
052e87b0 | 1569 | MemoryRegionSection ret = { .mr = NULL }; |
73034e9e PB |
1570 | MemoryRegion *root; |
1571 | AddressSpace *as; | |
1572 | AddrRange range; | |
99e86347 | 1573 | FlatView *view; |
73034e9e PB |
1574 | FlatRange *fr; |
1575 | ||
1576 | addr += mr->addr; | |
1577 | for (root = mr; root->parent; ) { | |
1578 | root = root->parent; | |
1579 | addr += root->addr; | |
1580 | } | |
e2177955 | 1581 | |
73034e9e PB |
1582 | as = memory_region_to_address_space(root); |
1583 | range = addrrange_make(int128_make64(addr), int128_make64(size)); | |
99e86347 | 1584 | |
856d7245 | 1585 | view = address_space_get_flatview(as); |
99e86347 | 1586 | fr = flatview_lookup(view, range); |
e2177955 AK |
1587 | if (!fr) { |
1588 | return ret; | |
1589 | } | |
1590 | ||
99e86347 | 1591 | while (fr > view->ranges && addrrange_intersects(fr[-1].addr, range)) { |
e2177955 AK |
1592 | --fr; |
1593 | } | |
1594 | ||
1595 | ret.mr = fr->mr; | |
73034e9e | 1596 | ret.address_space = as; |
e2177955 AK |
1597 | range = addrrange_intersection(range, fr->addr); |
1598 | ret.offset_within_region = fr->offset_in_region; | |
1599 | ret.offset_within_region += int128_get64(int128_sub(range.start, | |
1600 | fr->addr.start)); | |
052e87b0 | 1601 | ret.size = range.size; |
e2177955 | 1602 | ret.offset_within_address_space = int128_get64(range.start); |
7a8499e8 | 1603 | ret.readonly = fr->readonly; |
dfde4e6e PB |
1604 | memory_region_ref(ret.mr); |
1605 | ||
856d7245 | 1606 | flatview_unref(view); |
e2177955 AK |
1607 | return ret; |
1608 | } | |
1609 | ||
1d671369 | 1610 | void address_space_sync_dirty_bitmap(AddressSpace *as) |
86e775c6 | 1611 | { |
99e86347 | 1612 | FlatView *view; |
7664e80c AK |
1613 | FlatRange *fr; |
1614 | ||
856d7245 | 1615 | view = address_space_get_flatview(as); |
99e86347 | 1616 | FOR_EACH_FLAT_RANGE(fr, view) { |
72e22d2f | 1617 | MEMORY_LISTENER_UPDATE_REGION(fr, as, Forward, log_sync); |
7664e80c | 1618 | } |
856d7245 | 1619 | flatview_unref(view); |
7664e80c AK |
1620 | } |
1621 | ||
1622 | void memory_global_dirty_log_start(void) | |
1623 | { | |
7664e80c | 1624 | global_dirty_log = true; |
7376e582 | 1625 | MEMORY_LISTENER_CALL_GLOBAL(log_global_start, Forward); |
7664e80c AK |
1626 | } |
1627 | ||
1628 | void memory_global_dirty_log_stop(void) | |
1629 | { | |
7664e80c | 1630 | global_dirty_log = false; |
7376e582 | 1631 | MEMORY_LISTENER_CALL_GLOBAL(log_global_stop, Reverse); |
7664e80c AK |
1632 | } |
1633 | ||
1634 | static void listener_add_address_space(MemoryListener *listener, | |
1635 | AddressSpace *as) | |
1636 | { | |
99e86347 | 1637 | FlatView *view; |
7664e80c AK |
1638 | FlatRange *fr; |
1639 | ||
221b3a3f | 1640 | if (listener->address_space_filter |
f6790af6 | 1641 | && listener->address_space_filter != as) { |
221b3a3f JG |
1642 | return; |
1643 | } | |
1644 | ||
7664e80c | 1645 | if (global_dirty_log) { |
975aefe0 AK |
1646 | if (listener->log_global_start) { |
1647 | listener->log_global_start(listener); | |
1648 | } | |
7664e80c | 1649 | } |
975aefe0 | 1650 | |
856d7245 | 1651 | view = address_space_get_flatview(as); |
99e86347 | 1652 | FOR_EACH_FLAT_RANGE(fr, view) { |
7664e80c AK |
1653 | MemoryRegionSection section = { |
1654 | .mr = fr->mr, | |
f6790af6 | 1655 | .address_space = as, |
7664e80c | 1656 | .offset_within_region = fr->offset_in_region, |
052e87b0 | 1657 | .size = fr->addr.size, |
7664e80c | 1658 | .offset_within_address_space = int128_get64(fr->addr.start), |
7a8499e8 | 1659 | .readonly = fr->readonly, |
7664e80c | 1660 | }; |
975aefe0 AK |
1661 | if (listener->region_add) { |
1662 | listener->region_add(listener, §ion); | |
1663 | } | |
7664e80c | 1664 | } |
856d7245 | 1665 | flatview_unref(view); |
7664e80c AK |
1666 | } |
1667 | ||
f6790af6 | 1668 | void memory_listener_register(MemoryListener *listener, AddressSpace *filter) |
7664e80c | 1669 | { |
72e22d2f | 1670 | MemoryListener *other = NULL; |
0d673e36 | 1671 | AddressSpace *as; |
72e22d2f | 1672 | |
7376e582 | 1673 | listener->address_space_filter = filter; |
72e22d2f AK |
1674 | if (QTAILQ_EMPTY(&memory_listeners) |
1675 | || listener->priority >= QTAILQ_LAST(&memory_listeners, | |
1676 | memory_listeners)->priority) { | |
1677 | QTAILQ_INSERT_TAIL(&memory_listeners, listener, link); | |
1678 | } else { | |
1679 | QTAILQ_FOREACH(other, &memory_listeners, link) { | |
1680 | if (listener->priority < other->priority) { | |
1681 | break; | |
1682 | } | |
1683 | } | |
1684 | QTAILQ_INSERT_BEFORE(other, listener, link); | |
1685 | } | |
0d673e36 AK |
1686 | |
1687 | QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) { | |
1688 | listener_add_address_space(listener, as); | |
1689 | } | |
7664e80c AK |
1690 | } |
1691 | ||
1692 | void memory_listener_unregister(MemoryListener *listener) | |
1693 | { | |
72e22d2f | 1694 | QTAILQ_REMOVE(&memory_listeners, listener, link); |
86e775c6 | 1695 | } |
e2177955 | 1696 | |
7dca8043 | 1697 | void address_space_init(AddressSpace *as, MemoryRegion *root, const char *name) |
1c0ffa58 | 1698 | { |
856d7245 PB |
1699 | if (QTAILQ_EMPTY(&address_spaces)) { |
1700 | memory_init(); | |
1701 | } | |
1702 | ||
59023ef4 | 1703 | memory_region_transaction_begin(); |
8786db7c AK |
1704 | as->root = root; |
1705 | as->current_map = g_new(FlatView, 1); | |
1706 | flatview_init(as->current_map); | |
4c19eb72 AK |
1707 | as->ioeventfd_nb = 0; |
1708 | as->ioeventfds = NULL; | |
0d673e36 | 1709 | QTAILQ_INSERT_TAIL(&address_spaces, as, address_spaces_link); |
7dca8043 | 1710 | as->name = g_strdup(name ? name : "anonymous"); |
ac1970fb | 1711 | address_space_init_dispatch(as); |
f43793c7 PB |
1712 | memory_region_update_pending |= root->enabled; |
1713 | memory_region_transaction_commit(); | |
1c0ffa58 | 1714 | } |
658b2224 | 1715 | |
83f3c251 AK |
1716 | void address_space_destroy(AddressSpace *as) |
1717 | { | |
1718 | /* Flush out anything from MemoryListeners listening in on this */ | |
1719 | memory_region_transaction_begin(); | |
1720 | as->root = NULL; | |
1721 | memory_region_transaction_commit(); | |
1722 | QTAILQ_REMOVE(&address_spaces, as, address_spaces_link); | |
1723 | address_space_destroy_dispatch(as); | |
856d7245 | 1724 | flatview_unref(as->current_map); |
7dca8043 | 1725 | g_free(as->name); |
4c19eb72 | 1726 | g_free(as->ioeventfds); |
83f3c251 AK |
1727 | } |
1728 | ||
791af8c8 | 1729 | bool io_mem_read(MemoryRegion *mr, hwaddr addr, uint64_t *pval, unsigned size) |
acbbec5d | 1730 | { |
791af8c8 | 1731 | return memory_region_dispatch_read(mr, addr, pval, size); |
acbbec5d AK |
1732 | } |
1733 | ||
791af8c8 | 1734 | bool io_mem_write(MemoryRegion *mr, hwaddr addr, |
acbbec5d AK |
1735 | uint64_t val, unsigned size) |
1736 | { | |
791af8c8 | 1737 | return memory_region_dispatch_write(mr, addr, val, size); |
acbbec5d AK |
1738 | } |
1739 | ||
314e2987 BS |
1740 | typedef struct MemoryRegionList MemoryRegionList; |
1741 | ||
1742 | struct MemoryRegionList { | |
1743 | const MemoryRegion *mr; | |
1744 | bool printed; | |
1745 | QTAILQ_ENTRY(MemoryRegionList) queue; | |
1746 | }; | |
1747 | ||
1748 | typedef QTAILQ_HEAD(queue, MemoryRegionList) MemoryRegionListHead; | |
1749 | ||
1750 | static void mtree_print_mr(fprintf_function mon_printf, void *f, | |
1751 | const MemoryRegion *mr, unsigned int level, | |
a8170e5e | 1752 | hwaddr base, |
9479c57a | 1753 | MemoryRegionListHead *alias_print_queue) |
314e2987 | 1754 | { |
9479c57a JK |
1755 | MemoryRegionList *new_ml, *ml, *next_ml; |
1756 | MemoryRegionListHead submr_print_queue; | |
314e2987 BS |
1757 | const MemoryRegion *submr; |
1758 | unsigned int i; | |
1759 | ||
7ea692b2 | 1760 | if (!mr || !mr->enabled) { |
314e2987 BS |
1761 | return; |
1762 | } | |
1763 | ||
1764 | for (i = 0; i < level; i++) { | |
1765 | mon_printf(f, " "); | |
1766 | } | |
1767 | ||
1768 | if (mr->alias) { | |
1769 | MemoryRegionList *ml; | |
1770 | bool found = false; | |
1771 | ||
1772 | /* check if the alias is already in the queue */ | |
9479c57a | 1773 | QTAILQ_FOREACH(ml, alias_print_queue, queue) { |
314e2987 BS |
1774 | if (ml->mr == mr->alias && !ml->printed) { |
1775 | found = true; | |
1776 | } | |
1777 | } | |
1778 | ||
1779 | if (!found) { | |
1780 | ml = g_new(MemoryRegionList, 1); | |
1781 | ml->mr = mr->alias; | |
1782 | ml->printed = false; | |
9479c57a | 1783 | QTAILQ_INSERT_TAIL(alias_print_queue, ml, queue); |
314e2987 | 1784 | } |
4896d74b JK |
1785 | mon_printf(f, TARGET_FMT_plx "-" TARGET_FMT_plx |
1786 | " (prio %d, %c%c): alias %s @%s " TARGET_FMT_plx | |
1787 | "-" TARGET_FMT_plx "\n", | |
314e2987 | 1788 | base + mr->addr, |
08dafab4 | 1789 | base + mr->addr |
052e87b0 | 1790 | + (hwaddr)int128_get64(int128_sub(mr->size, int128_make64(1))), |
4b474ba7 | 1791 | mr->priority, |
5f9a5ea1 JK |
1792 | mr->romd_mode ? 'R' : '-', |
1793 | !mr->readonly && !(mr->rom_device && mr->romd_mode) ? 'W' | |
1794 | : '-', | |
314e2987 BS |
1795 | mr->name, |
1796 | mr->alias->name, | |
1797 | mr->alias_offset, | |
08dafab4 | 1798 | mr->alias_offset |
a8170e5e | 1799 | + (hwaddr)int128_get64(mr->size) - 1); |
314e2987 | 1800 | } else { |
4896d74b JK |
1801 | mon_printf(f, |
1802 | TARGET_FMT_plx "-" TARGET_FMT_plx " (prio %d, %c%c): %s\n", | |
314e2987 | 1803 | base + mr->addr, |
08dafab4 | 1804 | base + mr->addr |
052e87b0 | 1805 | + (hwaddr)int128_get64(int128_sub(mr->size, int128_make64(1))), |
4b474ba7 | 1806 | mr->priority, |
5f9a5ea1 JK |
1807 | mr->romd_mode ? 'R' : '-', |
1808 | !mr->readonly && !(mr->rom_device && mr->romd_mode) ? 'W' | |
1809 | : '-', | |
314e2987 BS |
1810 | mr->name); |
1811 | } | |
9479c57a JK |
1812 | |
1813 | QTAILQ_INIT(&submr_print_queue); | |
1814 | ||
314e2987 | 1815 | QTAILQ_FOREACH(submr, &mr->subregions, subregions_link) { |
9479c57a JK |
1816 | new_ml = g_new(MemoryRegionList, 1); |
1817 | new_ml->mr = submr; | |
1818 | QTAILQ_FOREACH(ml, &submr_print_queue, queue) { | |
1819 | if (new_ml->mr->addr < ml->mr->addr || | |
1820 | (new_ml->mr->addr == ml->mr->addr && | |
1821 | new_ml->mr->priority > ml->mr->priority)) { | |
1822 | QTAILQ_INSERT_BEFORE(ml, new_ml, queue); | |
1823 | new_ml = NULL; | |
1824 | break; | |
1825 | } | |
1826 | } | |
1827 | if (new_ml) { | |
1828 | QTAILQ_INSERT_TAIL(&submr_print_queue, new_ml, queue); | |
1829 | } | |
1830 | } | |
1831 | ||
1832 | QTAILQ_FOREACH(ml, &submr_print_queue, queue) { | |
1833 | mtree_print_mr(mon_printf, f, ml->mr, level + 1, base + mr->addr, | |
1834 | alias_print_queue); | |
1835 | } | |
1836 | ||
88365e47 | 1837 | QTAILQ_FOREACH_SAFE(ml, &submr_print_queue, queue, next_ml) { |
9479c57a | 1838 | g_free(ml); |
314e2987 BS |
1839 | } |
1840 | } | |
1841 | ||
1842 | void mtree_info(fprintf_function mon_printf, void *f) | |
1843 | { | |
1844 | MemoryRegionListHead ml_head; | |
1845 | MemoryRegionList *ml, *ml2; | |
0d673e36 | 1846 | AddressSpace *as; |
314e2987 BS |
1847 | |
1848 | QTAILQ_INIT(&ml_head); | |
1849 | ||
0d673e36 | 1850 | QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) { |
0d673e36 AK |
1851 | mon_printf(f, "%s\n", as->name); |
1852 | mtree_print_mr(mon_printf, f, as->root, 0, 0, &ml_head); | |
b9f9be88 BS |
1853 | } |
1854 | ||
1855 | mon_printf(f, "aliases\n"); | |
314e2987 BS |
1856 | /* print aliased regions */ |
1857 | QTAILQ_FOREACH(ml, &ml_head, queue) { | |
1858 | if (!ml->printed) { | |
1859 | mon_printf(f, "%s\n", ml->mr->name); | |
1860 | mtree_print_mr(mon_printf, f, ml->mr, 0, 0, &ml_head); | |
1861 | } | |
1862 | } | |
1863 | ||
1864 | QTAILQ_FOREACH_SAFE(ml, &ml_head, queue, ml2) { | |
88365e47 | 1865 | g_free(ml); |
314e2987 | 1866 | } |
314e2987 | 1867 | } |