]>
Commit | Line | Data |
---|---|---|
2c0262af FB |
1 | /* |
2 | * i386 virtual CPU header | |
5fafdf24 | 3 | * |
2c0262af FB |
4 | * Copyright (c) 2003 Fabrice Bellard |
5 | * | |
6 | * This library is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU Lesser General Public | |
8 | * License as published by the Free Software Foundation; either | |
d9ff33ad | 9 | * version 2.1 of the License, or (at your option) any later version. |
2c0262af FB |
10 | * |
11 | * This library is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
14 | * Lesser General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU Lesser General Public | |
8167ee88 | 17 | * License along with this library; if not, see <http://www.gnu.org/licenses/>. |
2c0262af | 18 | */ |
07f5a258 MA |
19 | |
20 | #ifndef I386_CPU_H | |
21 | #define I386_CPU_H | |
2c0262af | 22 | |
14a48c1d | 23 | #include "sysemu/tcg.h" |
4da6f8d9 | 24 | #include "cpu-qom.h" |
a9dc68d9 | 25 | #include "kvm/hyperv-proto.h" |
c97d6d2c | 26 | #include "exec/cpu-defs.h" |
30d6ff66 | 27 | #include "qapi/qapi-types-common.h" |
69242e7e | 28 | #include "qemu/cpu-float.h" |
b746a779 | 29 | #include "qemu/timer.h" |
c97d6d2c | 30 | |
c723d4c1 DW |
31 | #define XEN_NR_VIRQS 24 |
32 | ||
72c1701f AB |
33 | /* The x86 has a strong memory model with some store-after-load re-ordering */ |
34 | #define TCG_GUEST_DEFAULT_MO (TCG_MO_ALL & ~TCG_MO_ST_LD) | |
35 | ||
e24fd076 DG |
36 | #define KVM_HAVE_MCE_INJECTION 1 |
37 | ||
d720b93d FB |
38 | /* support for self modifying code even if the modified instruction is |
39 | close to the modifying instruction */ | |
40 | #define TARGET_HAS_PRECISE_SMC | |
41 | ||
9042c0e2 | 42 | #ifdef TARGET_X86_64 |
a5e8788f | 43 | #define I386_ELF_MACHINE EM_X86_64 |
4ab23a91 | 44 | #define ELF_MACHINE_UNAME "x86_64" |
9042c0e2 | 45 | #else |
a5e8788f | 46 | #define I386_ELF_MACHINE EM_386 |
4ab23a91 | 47 | #define ELF_MACHINE_UNAME "i686" |
9042c0e2 TS |
48 | #endif |
49 | ||
6701d81d PB |
50 | enum { |
51 | R_EAX = 0, | |
52 | R_ECX = 1, | |
53 | R_EDX = 2, | |
54 | R_EBX = 3, | |
55 | R_ESP = 4, | |
56 | R_EBP = 5, | |
57 | R_ESI = 6, | |
58 | R_EDI = 7, | |
59 | R_R8 = 8, | |
60 | R_R9 = 9, | |
61 | R_R10 = 10, | |
62 | R_R11 = 11, | |
63 | R_R12 = 12, | |
64 | R_R13 = 13, | |
65 | R_R14 = 14, | |
66 | R_R15 = 15, | |
2c0262af | 67 | |
6701d81d PB |
68 | R_AL = 0, |
69 | R_CL = 1, | |
70 | R_DL = 2, | |
71 | R_BL = 3, | |
72 | R_AH = 4, | |
73 | R_CH = 5, | |
74 | R_DH = 6, | |
75 | R_BH = 7, | |
76 | }; | |
2c0262af | 77 | |
6701d81d PB |
78 | typedef enum X86Seg { |
79 | R_ES = 0, | |
80 | R_CS = 1, | |
81 | R_SS = 2, | |
82 | R_DS = 3, | |
83 | R_FS = 4, | |
84 | R_GS = 5, | |
85 | R_LDTR = 6, | |
86 | R_TR = 7, | |
87 | } X86Seg; | |
2c0262af FB |
88 | |
89 | /* segment descriptor fields */ | |
c97d6d2c SAGDR |
90 | #define DESC_G_SHIFT 23 |
91 | #define DESC_G_MASK (1 << DESC_G_SHIFT) | |
2c0262af FB |
92 | #define DESC_B_SHIFT 22 |
93 | #define DESC_B_MASK (1 << DESC_B_SHIFT) | |
14ce26e7 FB |
94 | #define DESC_L_SHIFT 21 /* x86_64 only : 64 bit code segment */ |
95 | #define DESC_L_MASK (1 << DESC_L_SHIFT) | |
c97d6d2c SAGDR |
96 | #define DESC_AVL_SHIFT 20 |
97 | #define DESC_AVL_MASK (1 << DESC_AVL_SHIFT) | |
98 | #define DESC_P_SHIFT 15 | |
99 | #define DESC_P_MASK (1 << DESC_P_SHIFT) | |
2c0262af | 100 | #define DESC_DPL_SHIFT 13 |
a3867ed2 | 101 | #define DESC_DPL_MASK (3 << DESC_DPL_SHIFT) |
c97d6d2c SAGDR |
102 | #define DESC_S_SHIFT 12 |
103 | #define DESC_S_MASK (1 << DESC_S_SHIFT) | |
2c0262af | 104 | #define DESC_TYPE_SHIFT 8 |
a3867ed2 | 105 | #define DESC_TYPE_MASK (15 << DESC_TYPE_SHIFT) |
2c0262af FB |
106 | #define DESC_A_MASK (1 << 8) |
107 | ||
e670b89e FB |
108 | #define DESC_CS_MASK (1 << 11) /* 1=code segment 0=data segment */ |
109 | #define DESC_C_MASK (1 << 10) /* code: conforming */ | |
110 | #define DESC_R_MASK (1 << 9) /* code: readable */ | |
2c0262af | 111 | |
e670b89e FB |
112 | #define DESC_E_MASK (1 << 10) /* data: expansion direction */ |
113 | #define DESC_W_MASK (1 << 9) /* data: writable */ | |
114 | ||
115 | #define DESC_TSS_BUSY_MASK (1 << 9) | |
2c0262af FB |
116 | |
117 | /* eflags masks */ | |
e4a09c96 PB |
118 | #define CC_C 0x0001 |
119 | #define CC_P 0x0004 | |
120 | #define CC_A 0x0010 | |
121 | #define CC_Z 0x0040 | |
2c0262af FB |
122 | #define CC_S 0x0080 |
123 | #define CC_O 0x0800 | |
124 | ||
125 | #define TF_SHIFT 8 | |
126 | #define IOPL_SHIFT 12 | |
127 | #define VM_SHIFT 17 | |
128 | ||
e4a09c96 PB |
129 | #define TF_MASK 0x00000100 |
130 | #define IF_MASK 0x00000200 | |
131 | #define DF_MASK 0x00000400 | |
132 | #define IOPL_MASK 0x00003000 | |
133 | #define NT_MASK 0x00004000 | |
134 | #define RF_MASK 0x00010000 | |
135 | #define VM_MASK 0x00020000 | |
136 | #define AC_MASK 0x00040000 | |
2c0262af FB |
137 | #define VIF_MASK 0x00080000 |
138 | #define VIP_MASK 0x00100000 | |
139 | #define ID_MASK 0x00200000 | |
140 | ||
aa1f17c1 | 141 | /* hidden flags - used internally by qemu to represent additional cpu |
7848c8d1 KC |
142 | states. Only the INHIBIT_IRQ, SMM and SVMI are not redundant. We |
143 | avoid using the IOPL_MASK, TF_MASK, VM_MASK and AC_MASK bit | |
144 | positions to ease oring with eflags. */ | |
2c0262af FB |
145 | /* current cpl */ |
146 | #define HF_CPL_SHIFT 0 | |
2c0262af FB |
147 | /* true if hardware interrupts must be disabled for next instruction */ |
148 | #define HF_INHIBIT_IRQ_SHIFT 3 | |
149 | /* 16 or 32 segments */ | |
150 | #define HF_CS32_SHIFT 4 | |
151 | #define HF_SS32_SHIFT 5 | |
dc196a57 | 152 | /* zero base for DS, ES and SS : can be '0' only in 32 bit CS segment */ |
2c0262af | 153 | #define HF_ADDSEG_SHIFT 6 |
65262d57 FB |
154 | /* copy of CR0.PE (protected mode) */ |
155 | #define HF_PE_SHIFT 7 | |
156 | #define HF_TF_SHIFT 8 /* must be same as eflags */ | |
7eee2a50 FB |
157 | #define HF_MP_SHIFT 9 /* the order must be MP, EM, TS */ |
158 | #define HF_EM_SHIFT 10 | |
159 | #define HF_TS_SHIFT 11 | |
65262d57 | 160 | #define HF_IOPL_SHIFT 12 /* must be same as eflags */ |
14ce26e7 FB |
161 | #define HF_LMA_SHIFT 14 /* only used on x86_64: long mode active */ |
162 | #define HF_CS64_SHIFT 15 /* only used on x86_64: 64 bit code segment */ | |
a2397807 | 163 | #define HF_RF_SHIFT 16 /* must be same as eflags */ |
65262d57 | 164 | #define HF_VM_SHIFT 17 /* must be same as eflags */ |
a9321a4d | 165 | #define HF_AC_SHIFT 18 /* must be same as eflags */ |
3b21e03e | 166 | #define HF_SMM_SHIFT 19 /* CPU in SMM mode */ |
db620f46 | 167 | #define HF_SVME_SHIFT 20 /* SVME enabled (copy of EFER.SVME) */ |
f8dc4c64 | 168 | #define HF_GUEST_SHIFT 21 /* SVM intercepts are active */ |
a2397807 | 169 | #define HF_OSFXSR_SHIFT 22 /* CR4.OSFXSR */ |
a9321a4d | 170 | #define HF_SMAP_SHIFT 23 /* CR4.SMAP */ |
5223a942 | 171 | #define HF_IOBPT_SHIFT 24 /* an io breakpoint enabled */ |
f4f1110e RH |
172 | #define HF_MPX_EN_SHIFT 25 /* MPX Enabled (CR4+XCR0+BNDCFGx) */ |
173 | #define HF_MPX_IU_SHIFT 26 /* BND registers in-use */ | |
637f1ee3 | 174 | #define HF_UMIP_SHIFT 27 /* CR4.UMIP */ |
608db8db | 175 | #define HF_AVX_EN_SHIFT 28 /* AVX Enabled (CR4+XCR0) */ |
2c0262af FB |
176 | |
177 | #define HF_CPL_MASK (3 << HF_CPL_SHIFT) | |
2c0262af FB |
178 | #define HF_INHIBIT_IRQ_MASK (1 << HF_INHIBIT_IRQ_SHIFT) |
179 | #define HF_CS32_MASK (1 << HF_CS32_SHIFT) | |
180 | #define HF_SS32_MASK (1 << HF_SS32_SHIFT) | |
181 | #define HF_ADDSEG_MASK (1 << HF_ADDSEG_SHIFT) | |
65262d57 | 182 | #define HF_PE_MASK (1 << HF_PE_SHIFT) |
58fe2f10 | 183 | #define HF_TF_MASK (1 << HF_TF_SHIFT) |
7eee2a50 FB |
184 | #define HF_MP_MASK (1 << HF_MP_SHIFT) |
185 | #define HF_EM_MASK (1 << HF_EM_SHIFT) | |
186 | #define HF_TS_MASK (1 << HF_TS_SHIFT) | |
0650f1ab | 187 | #define HF_IOPL_MASK (3 << HF_IOPL_SHIFT) |
14ce26e7 FB |
188 | #define HF_LMA_MASK (1 << HF_LMA_SHIFT) |
189 | #define HF_CS64_MASK (1 << HF_CS64_SHIFT) | |
a2397807 | 190 | #define HF_RF_MASK (1 << HF_RF_SHIFT) |
0650f1ab | 191 | #define HF_VM_MASK (1 << HF_VM_SHIFT) |
a9321a4d | 192 | #define HF_AC_MASK (1 << HF_AC_SHIFT) |
3b21e03e | 193 | #define HF_SMM_MASK (1 << HF_SMM_SHIFT) |
872929aa | 194 | #define HF_SVME_MASK (1 << HF_SVME_SHIFT) |
f8dc4c64 | 195 | #define HF_GUEST_MASK (1 << HF_GUEST_SHIFT) |
a2397807 | 196 | #define HF_OSFXSR_MASK (1 << HF_OSFXSR_SHIFT) |
a9321a4d | 197 | #define HF_SMAP_MASK (1 << HF_SMAP_SHIFT) |
5223a942 | 198 | #define HF_IOBPT_MASK (1 << HF_IOBPT_SHIFT) |
f4f1110e RH |
199 | #define HF_MPX_EN_MASK (1 << HF_MPX_EN_SHIFT) |
200 | #define HF_MPX_IU_MASK (1 << HF_MPX_IU_SHIFT) | |
637f1ee3 | 201 | #define HF_UMIP_MASK (1 << HF_UMIP_SHIFT) |
608db8db | 202 | #define HF_AVX_EN_MASK (1 << HF_AVX_EN_SHIFT) |
2c0262af | 203 | |
db620f46 FB |
204 | /* hflags2 */ |
205 | ||
9982f74b PB |
206 | #define HF2_GIF_SHIFT 0 /* if set CPU takes interrupts */ |
207 | #define HF2_HIF_SHIFT 1 /* value of IF_MASK when entering SVM */ | |
208 | #define HF2_NMI_SHIFT 2 /* CPU serving NMI */ | |
209 | #define HF2_VINTR_SHIFT 3 /* value of V_INTR_MASKING bit */ | |
210 | #define HF2_SMM_INSIDE_NMI_SHIFT 4 /* CPU serving SMI nested inside NMI */ | |
f4f1110e | 211 | #define HF2_MPX_PR_SHIFT 5 /* BNDCFGx.BNDPRESERVE */ |
fe441054 | 212 | #define HF2_NPT_SHIFT 6 /* Nested Paging enabled */ |
bf13bfab | 213 | #define HF2_IGNNE_SHIFT 7 /* Ignore CR0.NE=0 */ |
b67e2796 | 214 | #define HF2_VGIF_SHIFT 8 /* Can take VIRQ*/ |
9982f74b PB |
215 | |
216 | #define HF2_GIF_MASK (1 << HF2_GIF_SHIFT) | |
217 | #define HF2_HIF_MASK (1 << HF2_HIF_SHIFT) | |
218 | #define HF2_NMI_MASK (1 << HF2_NMI_SHIFT) | |
219 | #define HF2_VINTR_MASK (1 << HF2_VINTR_SHIFT) | |
220 | #define HF2_SMM_INSIDE_NMI_MASK (1 << HF2_SMM_INSIDE_NMI_SHIFT) | |
f4f1110e | 221 | #define HF2_MPX_PR_MASK (1 << HF2_MPX_PR_SHIFT) |
fe441054 | 222 | #define HF2_NPT_MASK (1 << HF2_NPT_SHIFT) |
bf13bfab | 223 | #define HF2_IGNNE_MASK (1 << HF2_IGNNE_SHIFT) |
b67e2796 | 224 | #define HF2_VGIF_MASK (1 << HF2_VGIF_SHIFT) |
db620f46 | 225 | |
0650f1ab AL |
226 | #define CR0_PE_SHIFT 0 |
227 | #define CR0_MP_SHIFT 1 | |
228 | ||
2cd49cbf PM |
229 | #define CR0_PE_MASK (1U << 0) |
230 | #define CR0_MP_MASK (1U << 1) | |
231 | #define CR0_EM_MASK (1U << 2) | |
232 | #define CR0_TS_MASK (1U << 3) | |
233 | #define CR0_ET_MASK (1U << 4) | |
234 | #define CR0_NE_MASK (1U << 5) | |
235 | #define CR0_WP_MASK (1U << 16) | |
236 | #define CR0_AM_MASK (1U << 18) | |
498df2a7 LL |
237 | #define CR0_NW_MASK (1U << 29) |
238 | #define CR0_CD_MASK (1U << 30) | |
2cd49cbf PM |
239 | #define CR0_PG_MASK (1U << 31) |
240 | ||
241 | #define CR4_VME_MASK (1U << 0) | |
242 | #define CR4_PVI_MASK (1U << 1) | |
243 | #define CR4_TSD_MASK (1U << 2) | |
244 | #define CR4_DE_MASK (1U << 3) | |
245 | #define CR4_PSE_MASK (1U << 4) | |
246 | #define CR4_PAE_MASK (1U << 5) | |
247 | #define CR4_MCE_MASK (1U << 6) | |
248 | #define CR4_PGE_MASK (1U << 7) | |
249 | #define CR4_PCE_MASK (1U << 8) | |
0650f1ab | 250 | #define CR4_OSFXSR_SHIFT 9 |
2cd49cbf PM |
251 | #define CR4_OSFXSR_MASK (1U << CR4_OSFXSR_SHIFT) |
252 | #define CR4_OSXMMEXCPT_MASK (1U << 10) | |
213ff024 | 253 | #define CR4_UMIP_MASK (1U << 11) |
6c7c3c21 | 254 | #define CR4_LA57_MASK (1U << 12) |
2cd49cbf PM |
255 | #define CR4_VMXE_MASK (1U << 13) |
256 | #define CR4_SMXE_MASK (1U << 14) | |
257 | #define CR4_FSGSBASE_MASK (1U << 16) | |
258 | #define CR4_PCIDE_MASK (1U << 17) | |
259 | #define CR4_OSXSAVE_MASK (1U << 18) | |
260 | #define CR4_SMEP_MASK (1U << 20) | |
261 | #define CR4_SMAP_MASK (1U << 21) | |
0f70ed47 | 262 | #define CR4_PKE_MASK (1U << 22) |
e7e7bdab | 263 | #define CR4_PKS_MASK (1U << 24) |
2c0262af | 264 | |
213ff024 LL |
265 | #define CR4_RESERVED_MASK \ |
266 | (~(target_ulong)(CR4_VME_MASK | CR4_PVI_MASK | CR4_TSD_MASK \ | |
267 | | CR4_DE_MASK | CR4_PSE_MASK | CR4_PAE_MASK \ | |
268 | | CR4_MCE_MASK | CR4_PGE_MASK | CR4_PCE_MASK \ | |
637f1ee3 | 269 | | CR4_OSFXSR_MASK | CR4_OSXMMEXCPT_MASK | CR4_UMIP_MASK \ |
69e3895f | 270 | | CR4_LA57_MASK \ |
213ff024 LL |
271 | | CR4_FSGSBASE_MASK | CR4_PCIDE_MASK | CR4_OSXSAVE_MASK \ |
272 | | CR4_SMEP_MASK | CR4_SMAP_MASK | CR4_PKE_MASK | CR4_PKS_MASK)) | |
273 | ||
01df040b AL |
274 | #define DR6_BD (1 << 13) |
275 | #define DR6_BS (1 << 14) | |
276 | #define DR6_BT (1 << 15) | |
277 | #define DR6_FIXED_1 0xffff0ff0 | |
278 | ||
279 | #define DR7_GD (1 << 13) | |
280 | #define DR7_TYPE_SHIFT 16 | |
281 | #define DR7_LEN_SHIFT 18 | |
282 | #define DR7_FIXED_1 0x00000400 | |
93d00d0f | 283 | #define DR7_GLOBAL_BP_MASK 0xaa |
428065ce LG |
284 | #define DR7_LOCAL_BP_MASK 0x55 |
285 | #define DR7_MAX_BP 4 | |
286 | #define DR7_TYPE_BP_INST 0x0 | |
287 | #define DR7_TYPE_DATA_WR 0x1 | |
288 | #define DR7_TYPE_IO_RW 0x2 | |
289 | #define DR7_TYPE_DATA_RW 0x3 | |
01df040b | 290 | |
533883fd PB |
291 | #define DR_RESERVED_MASK 0xffffffff00000000ULL |
292 | ||
e4a09c96 PB |
293 | #define PG_PRESENT_BIT 0 |
294 | #define PG_RW_BIT 1 | |
295 | #define PG_USER_BIT 2 | |
296 | #define PG_PWT_BIT 3 | |
297 | #define PG_PCD_BIT 4 | |
298 | #define PG_ACCESSED_BIT 5 | |
299 | #define PG_DIRTY_BIT 6 | |
300 | #define PG_PSE_BIT 7 | |
301 | #define PG_GLOBAL_BIT 8 | |
eaad03e4 | 302 | #define PG_PSE_PAT_BIT 12 |
0f70ed47 | 303 | #define PG_PKRU_BIT 59 |
e4a09c96 | 304 | #define PG_NX_BIT 63 |
2c0262af FB |
305 | |
306 | #define PG_PRESENT_MASK (1 << PG_PRESENT_BIT) | |
e4a09c96 PB |
307 | #define PG_RW_MASK (1 << PG_RW_BIT) |
308 | #define PG_USER_MASK (1 << PG_USER_BIT) | |
309 | #define PG_PWT_MASK (1 << PG_PWT_BIT) | |
310 | #define PG_PCD_MASK (1 << PG_PCD_BIT) | |
2c0262af | 311 | #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT) |
e4a09c96 PB |
312 | #define PG_DIRTY_MASK (1 << PG_DIRTY_BIT) |
313 | #define PG_PSE_MASK (1 << PG_PSE_BIT) | |
314 | #define PG_GLOBAL_MASK (1 << PG_GLOBAL_BIT) | |
eaad03e4 | 315 | #define PG_PSE_PAT_MASK (1 << PG_PSE_PAT_BIT) |
e8f6d00c | 316 | #define PG_ADDRESS_MASK 0x000ffffffffff000LL |
3f2cbf0d | 317 | #define PG_HI_USER_MASK 0x7ff0000000000000LL |
0f70ed47 PB |
318 | #define PG_PKRU_MASK (15ULL << PG_PKRU_BIT) |
319 | #define PG_NX_MASK (1ULL << PG_NX_BIT) | |
2c0262af FB |
320 | |
321 | #define PG_ERROR_W_BIT 1 | |
322 | ||
323 | #define PG_ERROR_P_MASK 0x01 | |
324 | #define PG_ERROR_W_MASK (1 << PG_ERROR_W_BIT) | |
325 | #define PG_ERROR_U_MASK 0x04 | |
326 | #define PG_ERROR_RSVD_MASK 0x08 | |
5cf38396 | 327 | #define PG_ERROR_I_D_MASK 0x10 |
0f70ed47 | 328 | #define PG_ERROR_PK_MASK 0x20 |
2c0262af | 329 | |
616a89ea PB |
330 | #define PG_MODE_PAE (1 << 0) |
331 | #define PG_MODE_LMA (1 << 1) | |
332 | #define PG_MODE_NXE (1 << 2) | |
333 | #define PG_MODE_PSE (1 << 3) | |
31dd35eb PB |
334 | #define PG_MODE_LA57 (1 << 4) |
335 | #define PG_MODE_SVM_MASK MAKE_64BIT_MASK(0, 15) | |
336 | ||
337 | /* Bits of CR4 that do not affect the NPT page format. */ | |
338 | #define PG_MODE_WP (1 << 16) | |
339 | #define PG_MODE_PKE (1 << 17) | |
340 | #define PG_MODE_PKS (1 << 18) | |
341 | #define PG_MODE_SMEP (1 << 19) | |
616a89ea | 342 | |
e4a09c96 PB |
343 | #define MCG_CTL_P (1ULL<<8) /* MCG_CAP register available */ |
344 | #define MCG_SER_P (1ULL<<24) /* MCA recovery/new status bits */ | |
87f8b626 | 345 | #define MCG_LMCE_P (1ULL<<27) /* Local Machine Check Supported */ |
79c4f6b0 | 346 | |
e4a09c96 PB |
347 | #define MCE_CAP_DEF (MCG_CTL_P|MCG_SER_P) |
348 | #define MCE_BANKS_DEF 10 | |
79c4f6b0 | 349 | |
2590f15b EH |
350 | #define MCG_CAP_BANKS_MASK 0xff |
351 | ||
e4a09c96 PB |
352 | #define MCG_STATUS_RIPV (1ULL<<0) /* restart ip valid */ |
353 | #define MCG_STATUS_EIPV (1ULL<<1) /* ip points to correct instruction */ | |
354 | #define MCG_STATUS_MCIP (1ULL<<2) /* machine check in progress */ | |
87f8b626 AR |
355 | #define MCG_STATUS_LMCE (1ULL<<3) /* Local MCE signaled */ |
356 | ||
357 | #define MCG_EXT_CTL_LMCE_EN (1ULL<<0) /* Local MCE enabled */ | |
79c4f6b0 | 358 | |
e4a09c96 PB |
359 | #define MCI_STATUS_VAL (1ULL<<63) /* valid error */ |
360 | #define MCI_STATUS_OVER (1ULL<<62) /* previous errors lost */ | |
361 | #define MCI_STATUS_UC (1ULL<<61) /* uncorrected error */ | |
362 | #define MCI_STATUS_EN (1ULL<<60) /* error enabled */ | |
363 | #define MCI_STATUS_MISCV (1ULL<<59) /* misc error reg. valid */ | |
364 | #define MCI_STATUS_ADDRV (1ULL<<58) /* addr reg. valid */ | |
365 | #define MCI_STATUS_PCC (1ULL<<57) /* processor context corrupt */ | |
366 | #define MCI_STATUS_S (1ULL<<56) /* Signaled machine check */ | |
367 | #define MCI_STATUS_AR (1ULL<<55) /* Action required */ | |
c0532a76 MT |
368 | |
369 | /* MISC register defines */ | |
e4a09c96 PB |
370 | #define MCM_ADDR_SEGOFF 0 /* segment offset */ |
371 | #define MCM_ADDR_LINEAR 1 /* linear address */ | |
372 | #define MCM_ADDR_PHYS 2 /* physical address */ | |
373 | #define MCM_ADDR_MEM 3 /* memory address */ | |
374 | #define MCM_ADDR_GENERIC 7 /* generic */ | |
79c4f6b0 | 375 | |
0650f1ab | 376 | #define MSR_IA32_TSC 0x10 |
2c0262af FB |
377 | #define MSR_IA32_APICBASE 0x1b |
378 | #define MSR_IA32_APICBASE_BSP (1<<8) | |
379 | #define MSR_IA32_APICBASE_ENABLE (1<<11) | |
33d7a288 | 380 | #define MSR_IA32_APICBASE_EXTD (1 << 10) |
458cf469 | 381 | #define MSR_IA32_APICBASE_BASE (0xfffffU<<12) |
774204cf BQM |
382 | #define MSR_IA32_APICBASE_RESERVED \ |
383 | (~(uint64_t)(MSR_IA32_APICBASE_BSP | MSR_IA32_APICBASE_ENABLE \ | |
384 | | MSR_IA32_APICBASE_EXTD | MSR_IA32_APICBASE_BASE)) | |
385 | ||
0779caeb | 386 | #define MSR_IA32_FEATURE_CONTROL 0x0000003a |
f28558d3 | 387 | #define MSR_TSC_ADJUST 0x0000003b |
a33a2cfe | 388 | #define MSR_IA32_SPEC_CTRL 0x48 |
cfeea0c0 | 389 | #define MSR_VIRT_SSBD 0xc001011f |
8c80c99f | 390 | #define MSR_IA32_PRED_CMD 0x49 |
4e45aff3 | 391 | #define MSR_IA32_UCODE_REV 0x8b |
597360c0 | 392 | #define MSR_IA32_CORE_CAPABILITY 0xcf |
2a9758c5 | 393 | |
8c80c99f | 394 | #define MSR_IA32_ARCH_CAPABILITIES 0x10a |
2a9758c5 PB |
395 | #define ARCH_CAP_TSX_CTRL_MSR (1<<7) |
396 | ||
ea39f9b6 | 397 | #define MSR_IA32_PERF_CAPABILITIES 0x345 |
f06d8a18 | 398 | #define PERF_CAP_LBR_FMT 0x3f |
ea39f9b6 | 399 | |
2a9758c5 | 400 | #define MSR_IA32_TSX_CTRL 0x122 |
aa82ba54 | 401 | #define MSR_IA32_TSCDEADLINE 0x6e0 |
e7e7bdab | 402 | #define MSR_IA32_PKRS 0x6e1 |
12703d4e YW |
403 | #define MSR_ARCH_LBR_CTL 0x000014ce |
404 | #define MSR_ARCH_LBR_DEPTH 0x000014cf | |
405 | #define MSR_ARCH_LBR_FROM_0 0x00001500 | |
406 | #define MSR_ARCH_LBR_TO_0 0x00001600 | |
407 | #define MSR_ARCH_LBR_INFO_0 0x00001200 | |
2c0262af | 408 | |
217f1b4a | 409 | #define FEATURE_CONTROL_LOCKED (1<<0) |
5c76b651 | 410 | #define FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX (1ULL << 1) |
217f1b4a | 411 | #define FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX (1<<2) |
5c76b651 SC |
412 | #define FEATURE_CONTROL_SGX_LC (1ULL << 17) |
413 | #define FEATURE_CONTROL_SGX (1ULL << 18) | |
217f1b4a HZ |
414 | #define FEATURE_CONTROL_LMCE (1<<20) |
415 | ||
5c76b651 SC |
416 | #define MSR_IA32_SGXLEPUBKEYHASH0 0x8c |
417 | #define MSR_IA32_SGXLEPUBKEYHASH1 0x8d | |
418 | #define MSR_IA32_SGXLEPUBKEYHASH2 0x8e | |
419 | #define MSR_IA32_SGXLEPUBKEYHASH3 0x8f | |
420 | ||
0d894367 PB |
421 | #define MSR_P6_PERFCTR0 0xc1 |
422 | ||
fc12d72e | 423 | #define MSR_IA32_SMBASE 0x9e |
e13713db | 424 | #define MSR_SMI_COUNT 0x34 |
027ac0cb | 425 | #define MSR_CORE_THREAD_COUNT 0x35 |
e4a09c96 PB |
426 | #define MSR_MTRRcap 0xfe |
427 | #define MSR_MTRRcap_VCNT 8 | |
428 | #define MSR_MTRRcap_FIXRANGE_SUPPORT (1 << 8) | |
429 | #define MSR_MTRRcap_WC_SUPPORTED (1 << 10) | |
dd5e3b17 | 430 | |
2c0262af FB |
431 | #define MSR_IA32_SYSENTER_CS 0x174 |
432 | #define MSR_IA32_SYSENTER_ESP 0x175 | |
433 | #define MSR_IA32_SYSENTER_EIP 0x176 | |
434 | ||
8f091a59 FB |
435 | #define MSR_MCG_CAP 0x179 |
436 | #define MSR_MCG_STATUS 0x17a | |
437 | #define MSR_MCG_CTL 0x17b | |
87f8b626 | 438 | #define MSR_MCG_EXT_CTL 0x4d0 |
8f091a59 | 439 | |
0d894367 PB |
440 | #define MSR_P6_EVNTSEL0 0x186 |
441 | ||
e737b32a AZ |
442 | #define MSR_IA32_PERF_STATUS 0x198 |
443 | ||
e4a09c96 | 444 | #define MSR_IA32_MISC_ENABLE 0x1a0 |
21e87c46 AK |
445 | /* Indicates good rep/movs microcode on some processors: */ |
446 | #define MSR_IA32_MISC_ENABLE_DEFAULT 1 | |
4cfd7bab | 447 | #define MSR_IA32_MISC_ENABLE_MWAIT (1ULL << 18) |
21e87c46 | 448 | |
e4a09c96 PB |
449 | #define MSR_MTRRphysBase(reg) (0x200 + 2 * (reg)) |
450 | #define MSR_MTRRphysMask(reg) (0x200 + 2 * (reg) + 1) | |
451 | ||
d1ae67f6 AW |
452 | #define MSR_MTRRphysIndex(addr) ((((addr) & ~1u) - 0x200) / 2) |
453 | ||
e4a09c96 PB |
454 | #define MSR_MTRRfix64K_00000 0x250 |
455 | #define MSR_MTRRfix16K_80000 0x258 | |
456 | #define MSR_MTRRfix16K_A0000 0x259 | |
457 | #define MSR_MTRRfix4K_C0000 0x268 | |
458 | #define MSR_MTRRfix4K_C8000 0x269 | |
459 | #define MSR_MTRRfix4K_D0000 0x26a | |
460 | #define MSR_MTRRfix4K_D8000 0x26b | |
461 | #define MSR_MTRRfix4K_E0000 0x26c | |
462 | #define MSR_MTRRfix4K_E8000 0x26d | |
463 | #define MSR_MTRRfix4K_F0000 0x26e | |
464 | #define MSR_MTRRfix4K_F8000 0x26f | |
165d9b82 | 465 | |
8f091a59 FB |
466 | #define MSR_PAT 0x277 |
467 | ||
e4a09c96 | 468 | #define MSR_MTRRdefType 0x2ff |
165d9b82 | 469 | |
0d894367 PB |
470 | #define MSR_CORE_PERF_FIXED_CTR0 0x309 |
471 | #define MSR_CORE_PERF_FIXED_CTR1 0x30a | |
472 | #define MSR_CORE_PERF_FIXED_CTR2 0x30b | |
473 | #define MSR_CORE_PERF_FIXED_CTR_CTRL 0x38d | |
474 | #define MSR_CORE_PERF_GLOBAL_STATUS 0x38e | |
475 | #define MSR_CORE_PERF_GLOBAL_CTRL 0x38f | |
476 | #define MSR_CORE_PERF_GLOBAL_OVF_CTRL 0x390 | |
165d9b82 | 477 | |
e4a09c96 PB |
478 | #define MSR_MC0_CTL 0x400 |
479 | #define MSR_MC0_STATUS 0x401 | |
480 | #define MSR_MC0_ADDR 0x402 | |
481 | #define MSR_MC0_MISC 0x403 | |
79c4f6b0 | 482 | |
b77146e9 CP |
483 | #define MSR_IA32_RTIT_OUTPUT_BASE 0x560 |
484 | #define MSR_IA32_RTIT_OUTPUT_MASK 0x561 | |
485 | #define MSR_IA32_RTIT_CTL 0x570 | |
486 | #define MSR_IA32_RTIT_STATUS 0x571 | |
487 | #define MSR_IA32_RTIT_CR3_MATCH 0x572 | |
488 | #define MSR_IA32_RTIT_ADDR0_A 0x580 | |
489 | #define MSR_IA32_RTIT_ADDR0_B 0x581 | |
490 | #define MSR_IA32_RTIT_ADDR1_A 0x582 | |
491 | #define MSR_IA32_RTIT_ADDR1_B 0x583 | |
492 | #define MSR_IA32_RTIT_ADDR2_A 0x584 | |
493 | #define MSR_IA32_RTIT_ADDR2_B 0x585 | |
494 | #define MSR_IA32_RTIT_ADDR3_A 0x586 | |
495 | #define MSR_IA32_RTIT_ADDR3_B 0x587 | |
496 | #define MAX_RTIT_ADDRS 8 | |
497 | ||
14ce26e7 FB |
498 | #define MSR_EFER 0xc0000080 |
499 | ||
500 | #define MSR_EFER_SCE (1 << 0) | |
501 | #define MSR_EFER_LME (1 << 8) | |
502 | #define MSR_EFER_LMA (1 << 10) | |
503 | #define MSR_EFER_NXE (1 << 11) | |
872929aa | 504 | #define MSR_EFER_SVME (1 << 12) |
14ce26e7 FB |
505 | #define MSR_EFER_FFXSR (1 << 14) |
506 | ||
d499f196 LL |
507 | #define MSR_EFER_RESERVED\ |
508 | (~(target_ulong)(MSR_EFER_SCE | MSR_EFER_LME\ | |
509 | | MSR_EFER_LMA | MSR_EFER_NXE | MSR_EFER_SVME\ | |
510 | | MSR_EFER_FFXSR)) | |
511 | ||
14ce26e7 FB |
512 | #define MSR_STAR 0xc0000081 |
513 | #define MSR_LSTAR 0xc0000082 | |
514 | #define MSR_CSTAR 0xc0000083 | |
515 | #define MSR_FMASK 0xc0000084 | |
516 | #define MSR_FSBASE 0xc0000100 | |
517 | #define MSR_GSBASE 0xc0000101 | |
518 | #define MSR_KERNELGSBASE 0xc0000102 | |
1b050077 | 519 | #define MSR_TSC_AUX 0xc0000103 |
cabf9862 ML |
520 | #define MSR_AMD64_TSC_RATIO 0xc0000104 |
521 | ||
522 | #define MSR_AMD64_TSC_RATIO_DEFAULT 0x100000000ULL | |
14ce26e7 | 523 | |
0573fbfc TS |
524 | #define MSR_VM_HSAVE_PA 0xc0010117 |
525 | ||
cdec2b75 ZG |
526 | #define MSR_IA32_XFD 0x000001c4 |
527 | #define MSR_IA32_XFD_ERR 0x000001c5 | |
528 | ||
79e9ebeb | 529 | #define MSR_IA32_BNDCFGS 0x00000d90 |
18cd2c17 | 530 | #define MSR_IA32_XSS 0x00000da0 |
65087997 | 531 | #define MSR_IA32_UMWAIT_CONTROL 0xe1 |
79e9ebeb | 532 | |
704798ad PB |
533 | #define MSR_IA32_VMX_BASIC 0x00000480 |
534 | #define MSR_IA32_VMX_PINBASED_CTLS 0x00000481 | |
535 | #define MSR_IA32_VMX_PROCBASED_CTLS 0x00000482 | |
536 | #define MSR_IA32_VMX_EXIT_CTLS 0x00000483 | |
537 | #define MSR_IA32_VMX_ENTRY_CTLS 0x00000484 | |
538 | #define MSR_IA32_VMX_MISC 0x00000485 | |
539 | #define MSR_IA32_VMX_CR0_FIXED0 0x00000486 | |
540 | #define MSR_IA32_VMX_CR0_FIXED1 0x00000487 | |
541 | #define MSR_IA32_VMX_CR4_FIXED0 0x00000488 | |
542 | #define MSR_IA32_VMX_CR4_FIXED1 0x00000489 | |
543 | #define MSR_IA32_VMX_VMCS_ENUM 0x0000048a | |
544 | #define MSR_IA32_VMX_PROCBASED_CTLS2 0x0000048b | |
545 | #define MSR_IA32_VMX_EPT_VPID_CAP 0x0000048c | |
546 | #define MSR_IA32_VMX_TRUE_PINBASED_CTLS 0x0000048d | |
547 | #define MSR_IA32_VMX_TRUE_PROCBASED_CTLS 0x0000048e | |
548 | #define MSR_IA32_VMX_TRUE_EXIT_CTLS 0x0000048f | |
549 | #define MSR_IA32_VMX_TRUE_ENTRY_CTLS 0x00000490 | |
550 | #define MSR_IA32_VMX_VMFUNC 0x00000491 | |
551 | ||
b2101358 BQM |
552 | #define MSR_APIC_START 0x00000800 |
553 | #define MSR_APIC_END 0x000008ff | |
554 | ||
cfc3b074 PB |
555 | #define XSTATE_FP_BIT 0 |
556 | #define XSTATE_SSE_BIT 1 | |
557 | #define XSTATE_YMM_BIT 2 | |
558 | #define XSTATE_BNDREGS_BIT 3 | |
559 | #define XSTATE_BNDCSR_BIT 4 | |
560 | #define XSTATE_OPMASK_BIT 5 | |
561 | #define XSTATE_ZMM_Hi256_BIT 6 | |
562 | #define XSTATE_Hi16_ZMM_BIT 7 | |
563 | #define XSTATE_PKRU_BIT 9 | |
10f0abcb | 564 | #define XSTATE_ARCH_LBR_BIT 15 |
1f16764f JL |
565 | #define XSTATE_XTILE_CFG_BIT 17 |
566 | #define XSTATE_XTILE_DATA_BIT 18 | |
cfc3b074 PB |
567 | |
568 | #define XSTATE_FP_MASK (1ULL << XSTATE_FP_BIT) | |
569 | #define XSTATE_SSE_MASK (1ULL << XSTATE_SSE_BIT) | |
570 | #define XSTATE_YMM_MASK (1ULL << XSTATE_YMM_BIT) | |
571 | #define XSTATE_BNDREGS_MASK (1ULL << XSTATE_BNDREGS_BIT) | |
572 | #define XSTATE_BNDCSR_MASK (1ULL << XSTATE_BNDCSR_BIT) | |
573 | #define XSTATE_OPMASK_MASK (1ULL << XSTATE_OPMASK_BIT) | |
574 | #define XSTATE_ZMM_Hi256_MASK (1ULL << XSTATE_ZMM_Hi256_BIT) | |
575 | #define XSTATE_Hi16_ZMM_MASK (1ULL << XSTATE_Hi16_ZMM_BIT) | |
576 | #define XSTATE_PKRU_MASK (1ULL << XSTATE_PKRU_BIT) | |
10f0abcb | 577 | #define XSTATE_ARCH_LBR_MASK (1ULL << XSTATE_ARCH_LBR_BIT) |
19db68ca YZ |
578 | #define XSTATE_XTILE_CFG_MASK (1ULL << XSTATE_XTILE_CFG_BIT) |
579 | #define XSTATE_XTILE_DATA_MASK (1ULL << XSTATE_XTILE_DATA_BIT) | |
580 | ||
581 | #define XSTATE_DYNAMIC_MASK (XSTATE_XTILE_DATA_MASK) | |
c74f41bb | 582 | |
131266b7 | 583 | #define ESA_FEATURE_ALIGN64_BIT 1 |
0f17f6b3 | 584 | #define ESA_FEATURE_XFD_BIT 2 |
131266b7 JL |
585 | |
586 | #define ESA_FEATURE_ALIGN64_MASK (1U << ESA_FEATURE_ALIGN64_BIT) | |
0f17f6b3 | 587 | #define ESA_FEATURE_XFD_MASK (1U << ESA_FEATURE_XFD_BIT) |
131266b7 JL |
588 | |
589 | ||
301e9067 YW |
590 | /* CPUID feature bits available in XCR0 */ |
591 | #define CPUID_XSTATE_XCR0_MASK (XSTATE_FP_MASK | XSTATE_SSE_MASK | \ | |
592 | XSTATE_YMM_MASK | XSTATE_BNDREGS_MASK | \ | |
593 | XSTATE_BNDCSR_MASK | XSTATE_OPMASK_MASK | \ | |
594 | XSTATE_ZMM_Hi256_MASK | \ | |
595 | XSTATE_Hi16_ZMM_MASK | XSTATE_PKRU_MASK | \ | |
596 | XSTATE_XTILE_CFG_MASK | XSTATE_XTILE_DATA_MASK) | |
597 | ||
5ef57876 EH |
598 | /* CPUID feature words */ |
599 | typedef enum FeatureWord { | |
600 | FEAT_1_EDX, /* CPUID[1].EDX */ | |
601 | FEAT_1_ECX, /* CPUID[1].ECX */ | |
602 | FEAT_7_0_EBX, /* CPUID[EAX=7,ECX=0].EBX */ | |
f74eefe0 | 603 | FEAT_7_0_ECX, /* CPUID[EAX=7,ECX=0].ECX */ |
95ea69fb | 604 | FEAT_7_0_EDX, /* CPUID[EAX=7,ECX=0].EDX */ |
80db491d | 605 | FEAT_7_1_EAX, /* CPUID[EAX=7,ECX=1].EAX */ |
5ef57876 EH |
606 | FEAT_8000_0001_EDX, /* CPUID[8000_0001].EDX */ |
607 | FEAT_8000_0001_ECX, /* CPUID[8000_0001].ECX */ | |
303752a9 | 608 | FEAT_8000_0007_EDX, /* CPUID[8000_0007].EDX */ |
1b3420e1 | 609 | FEAT_8000_0008_EBX, /* CPUID[8000_0008].EBX */ |
b70eec31 | 610 | FEAT_8000_0021_EAX, /* CPUID[8000_0021].EAX */ |
5ef57876 EH |
611 | FEAT_C000_0001_EDX, /* CPUID[C000_0001].EDX */ |
612 | FEAT_KVM, /* CPUID[4000_0001].EAX (KVM_CPUID_FEATURES) */ | |
be777326 | 613 | FEAT_KVM_HINTS, /* CPUID[4000_0001].EDX */ |
5ef57876 | 614 | FEAT_SVM, /* CPUID[8000_000A].EDX */ |
0bb0b2d2 | 615 | FEAT_XSAVE, /* CPUID[EAX=0xd,ECX=1].EAX */ |
28b8e4d0 | 616 | FEAT_6_EAX, /* CPUID[6].EAX */ |
301e9067 YW |
617 | FEAT_XSAVE_XCR0_LO, /* CPUID[EAX=0xd,ECX=0].EAX */ |
618 | FEAT_XSAVE_XCR0_HI, /* CPUID[EAX=0xd,ECX=0].EDX */ | |
d86f9636 | 619 | FEAT_ARCH_CAPABILITIES, |
597360c0 | 620 | FEAT_CORE_CAPABILITY, |
ea39f9b6 | 621 | FEAT_PERF_CAPABILITIES, |
20a78b02 PB |
622 | FEAT_VMX_PROCBASED_CTLS, |
623 | FEAT_VMX_SECONDARY_CTLS, | |
624 | FEAT_VMX_PINBASED_CTLS, | |
625 | FEAT_VMX_EXIT_CTLS, | |
626 | FEAT_VMX_ENTRY_CTLS, | |
627 | FEAT_VMX_MISC, | |
628 | FEAT_VMX_EPT_VPID_CAPS, | |
629 | FEAT_VMX_BASIC, | |
630 | FEAT_VMX_VMFUNC, | |
d1615ea5 | 631 | FEAT_14_0_ECX, |
4b841a79 | 632 | FEAT_SGX_12_0_EAX, /* CPUID[EAX=0x12,ECX=0].EAX (SGX) */ |
120ca112 | 633 | FEAT_SGX_12_0_EBX, /* CPUID[EAX=0x12,ECX=0].EBX (SGX MISCSELECT[31:0]) */ |
165981a5 | 634 | FEAT_SGX_12_1_EAX, /* CPUID[EAX=0x12,ECX=1].EAX (SGX ATTRIBUTES[31:0]) */ |
301e9067 YW |
635 | FEAT_XSAVE_XSS_LO, /* CPUID[EAX=0xd,ECX=1].ECX */ |
636 | FEAT_XSAVE_XSS_HI, /* CPUID[EAX=0xd,ECX=1].EDX */ | |
eaaa197d | 637 | FEAT_7_1_EDX, /* CPUID[EAX=7,ECX=1].EDX */ |
9dd8b710 | 638 | FEAT_7_2_EDX, /* CPUID[EAX=7,ECX=2].EDX */ |
5ef57876 EH |
639 | FEATURE_WORDS, |
640 | } FeatureWord; | |
641 | ||
ede146c2 | 642 | typedef uint64_t FeatureWordArray[FEATURE_WORDS]; |
58f7db26 PB |
643 | uint64_t x86_cpu_get_supported_feature_word(FeatureWord w, |
644 | bool migratable_only); | |
5ef57876 | 645 | |
14ce26e7 | 646 | /* cpuid_features bits */ |
2cd49cbf PM |
647 | #define CPUID_FP87 (1U << 0) |
648 | #define CPUID_VME (1U << 1) | |
649 | #define CPUID_DE (1U << 2) | |
650 | #define CPUID_PSE (1U << 3) | |
651 | #define CPUID_TSC (1U << 4) | |
652 | #define CPUID_MSR (1U << 5) | |
653 | #define CPUID_PAE (1U << 6) | |
654 | #define CPUID_MCE (1U << 7) | |
655 | #define CPUID_CX8 (1U << 8) | |
656 | #define CPUID_APIC (1U << 9) | |
657 | #define CPUID_SEP (1U << 11) /* sysenter/sysexit */ | |
658 | #define CPUID_MTRR (1U << 12) | |
659 | #define CPUID_PGE (1U << 13) | |
660 | #define CPUID_MCA (1U << 14) | |
661 | #define CPUID_CMOV (1U << 15) | |
662 | #define CPUID_PAT (1U << 16) | |
663 | #define CPUID_PSE36 (1U << 17) | |
664 | #define CPUID_PN (1U << 18) | |
665 | #define CPUID_CLFLUSH (1U << 19) | |
666 | #define CPUID_DTS (1U << 21) | |
667 | #define CPUID_ACPI (1U << 22) | |
668 | #define CPUID_MMX (1U << 23) | |
669 | #define CPUID_FXSR (1U << 24) | |
670 | #define CPUID_SSE (1U << 25) | |
671 | #define CPUID_SSE2 (1U << 26) | |
672 | #define CPUID_SS (1U << 27) | |
673 | #define CPUID_HT (1U << 28) | |
674 | #define CPUID_TM (1U << 29) | |
675 | #define CPUID_IA64 (1U << 30) | |
676 | #define CPUID_PBE (1U << 31) | |
677 | ||
678 | #define CPUID_EXT_SSE3 (1U << 0) | |
679 | #define CPUID_EXT_PCLMULQDQ (1U << 1) | |
680 | #define CPUID_EXT_DTES64 (1U << 2) | |
681 | #define CPUID_EXT_MONITOR (1U << 3) | |
682 | #define CPUID_EXT_DSCPL (1U << 4) | |
683 | #define CPUID_EXT_VMX (1U << 5) | |
684 | #define CPUID_EXT_SMX (1U << 6) | |
685 | #define CPUID_EXT_EST (1U << 7) | |
686 | #define CPUID_EXT_TM2 (1U << 8) | |
687 | #define CPUID_EXT_SSSE3 (1U << 9) | |
688 | #define CPUID_EXT_CID (1U << 10) | |
689 | #define CPUID_EXT_FMA (1U << 12) | |
690 | #define CPUID_EXT_CX16 (1U << 13) | |
691 | #define CPUID_EXT_XTPR (1U << 14) | |
692 | #define CPUID_EXT_PDCM (1U << 15) | |
693 | #define CPUID_EXT_PCID (1U << 17) | |
694 | #define CPUID_EXT_DCA (1U << 18) | |
695 | #define CPUID_EXT_SSE41 (1U << 19) | |
696 | #define CPUID_EXT_SSE42 (1U << 20) | |
697 | #define CPUID_EXT_X2APIC (1U << 21) | |
698 | #define CPUID_EXT_MOVBE (1U << 22) | |
699 | #define CPUID_EXT_POPCNT (1U << 23) | |
700 | #define CPUID_EXT_TSC_DEADLINE_TIMER (1U << 24) | |
701 | #define CPUID_EXT_AES (1U << 25) | |
702 | #define CPUID_EXT_XSAVE (1U << 26) | |
703 | #define CPUID_EXT_OSXSAVE (1U << 27) | |
704 | #define CPUID_EXT_AVX (1U << 28) | |
705 | #define CPUID_EXT_F16C (1U << 29) | |
706 | #define CPUID_EXT_RDRAND (1U << 30) | |
707 | #define CPUID_EXT_HYPERVISOR (1U << 31) | |
708 | ||
709 | #define CPUID_EXT2_FPU (1U << 0) | |
710 | #define CPUID_EXT2_VME (1U << 1) | |
711 | #define CPUID_EXT2_DE (1U << 2) | |
712 | #define CPUID_EXT2_PSE (1U << 3) | |
713 | #define CPUID_EXT2_TSC (1U << 4) | |
714 | #define CPUID_EXT2_MSR (1U << 5) | |
715 | #define CPUID_EXT2_PAE (1U << 6) | |
716 | #define CPUID_EXT2_MCE (1U << 7) | |
717 | #define CPUID_EXT2_CX8 (1U << 8) | |
718 | #define CPUID_EXT2_APIC (1U << 9) | |
719 | #define CPUID_EXT2_SYSCALL (1U << 11) | |
720 | #define CPUID_EXT2_MTRR (1U << 12) | |
721 | #define CPUID_EXT2_PGE (1U << 13) | |
722 | #define CPUID_EXT2_MCA (1U << 14) | |
723 | #define CPUID_EXT2_CMOV (1U << 15) | |
724 | #define CPUID_EXT2_PAT (1U << 16) | |
725 | #define CPUID_EXT2_PSE36 (1U << 17) | |
726 | #define CPUID_EXT2_MP (1U << 19) | |
727 | #define CPUID_EXT2_NX (1U << 20) | |
728 | #define CPUID_EXT2_MMXEXT (1U << 22) | |
729 | #define CPUID_EXT2_MMX (1U << 23) | |
730 | #define CPUID_EXT2_FXSR (1U << 24) | |
731 | #define CPUID_EXT2_FFXSR (1U << 25) | |
732 | #define CPUID_EXT2_PDPE1GB (1U << 26) | |
733 | #define CPUID_EXT2_RDTSCP (1U << 27) | |
734 | #define CPUID_EXT2_LM (1U << 29) | |
735 | #define CPUID_EXT2_3DNOWEXT (1U << 30) | |
736 | #define CPUID_EXT2_3DNOW (1U << 31) | |
9df217a3 | 737 | |
bad5cfcd | 738 | /* CPUID[8000_0001].EDX bits that are aliases of CPUID[1].EDX bits on AMD CPUs */ |
8fad4b44 EH |
739 | #define CPUID_EXT2_AMD_ALIASES (CPUID_EXT2_FPU | CPUID_EXT2_VME | \ |
740 | CPUID_EXT2_DE | CPUID_EXT2_PSE | \ | |
741 | CPUID_EXT2_TSC | CPUID_EXT2_MSR | \ | |
742 | CPUID_EXT2_PAE | CPUID_EXT2_MCE | \ | |
743 | CPUID_EXT2_CX8 | CPUID_EXT2_APIC | \ | |
744 | CPUID_EXT2_MTRR | CPUID_EXT2_PGE | \ | |
745 | CPUID_EXT2_MCA | CPUID_EXT2_CMOV | \ | |
746 | CPUID_EXT2_PAT | CPUID_EXT2_PSE36 | \ | |
747 | CPUID_EXT2_MMX | CPUID_EXT2_FXSR) | |
748 | ||
2cd49cbf PM |
749 | #define CPUID_EXT3_LAHF_LM (1U << 0) |
750 | #define CPUID_EXT3_CMP_LEG (1U << 1) | |
751 | #define CPUID_EXT3_SVM (1U << 2) | |
752 | #define CPUID_EXT3_EXTAPIC (1U << 3) | |
753 | #define CPUID_EXT3_CR8LEG (1U << 4) | |
754 | #define CPUID_EXT3_ABM (1U << 5) | |
755 | #define CPUID_EXT3_SSE4A (1U << 6) | |
756 | #define CPUID_EXT3_MISALIGNSSE (1U << 7) | |
757 | #define CPUID_EXT3_3DNOWPREFETCH (1U << 8) | |
758 | #define CPUID_EXT3_OSVW (1U << 9) | |
759 | #define CPUID_EXT3_IBS (1U << 10) | |
760 | #define CPUID_EXT3_XOP (1U << 11) | |
761 | #define CPUID_EXT3_SKINIT (1U << 12) | |
762 | #define CPUID_EXT3_WDT (1U << 13) | |
763 | #define CPUID_EXT3_LWP (1U << 15) | |
764 | #define CPUID_EXT3_FMA4 (1U << 16) | |
765 | #define CPUID_EXT3_TCE (1U << 17) | |
766 | #define CPUID_EXT3_NODEID (1U << 19) | |
767 | #define CPUID_EXT3_TBM (1U << 21) | |
768 | #define CPUID_EXT3_TOPOEXT (1U << 22) | |
769 | #define CPUID_EXT3_PERFCORE (1U << 23) | |
770 | #define CPUID_EXT3_PERFNB (1U << 24) | |
771 | ||
5447089c WH |
772 | #define CPUID_SVM_NPT (1U << 0) |
773 | #define CPUID_SVM_LBRV (1U << 1) | |
774 | #define CPUID_SVM_SVMLOCK (1U << 2) | |
775 | #define CPUID_SVM_NRIPSAVE (1U << 3) | |
776 | #define CPUID_SVM_TSCSCALE (1U << 4) | |
777 | #define CPUID_SVM_VMCBCLEAN (1U << 5) | |
778 | #define CPUID_SVM_FLUSHASID (1U << 6) | |
779 | #define CPUID_SVM_DECODEASSIST (1U << 7) | |
780 | #define CPUID_SVM_PAUSEFILTER (1U << 10) | |
781 | #define CPUID_SVM_PFTHRESHOLD (1U << 12) | |
782 | #define CPUID_SVM_AVIC (1U << 13) | |
783 | #define CPUID_SVM_V_VMSAVE_VMLOAD (1U << 15) | |
784 | #define CPUID_SVM_VGIF (1U << 16) | |
62a798d4 | 785 | #define CPUID_SVM_VNMI (1U << 25) |
5447089c | 786 | #define CPUID_SVM_SVME_ADDR_CHK (1U << 28) |
2cd49cbf | 787 | |
f2be0beb TX |
788 | /* Support RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE */ |
789 | #define CPUID_7_0_EBX_FSGSBASE (1U << 0) | |
5c76b651 SC |
790 | /* Support SGX */ |
791 | #define CPUID_7_0_EBX_SGX (1U << 2) | |
f2be0beb TX |
792 | /* 1st Group of Advanced Bit Manipulation Extensions */ |
793 | #define CPUID_7_0_EBX_BMI1 (1U << 3) | |
794 | /* Hardware Lock Elision */ | |
795 | #define CPUID_7_0_EBX_HLE (1U << 4) | |
796 | /* Intel Advanced Vector Extensions 2 */ | |
797 | #define CPUID_7_0_EBX_AVX2 (1U << 5) | |
798 | /* Supervisor-mode Execution Prevention */ | |
799 | #define CPUID_7_0_EBX_SMEP (1U << 7) | |
800 | /* 2nd Group of Advanced Bit Manipulation Extensions */ | |
801 | #define CPUID_7_0_EBX_BMI2 (1U << 8) | |
802 | /* Enhanced REP MOVSB/STOSB */ | |
803 | #define CPUID_7_0_EBX_ERMS (1U << 9) | |
804 | /* Invalidate Process-Context Identifier */ | |
805 | #define CPUID_7_0_EBX_INVPCID (1U << 10) | |
806 | /* Restricted Transactional Memory */ | |
807 | #define CPUID_7_0_EBX_RTM (1U << 11) | |
808 | /* Memory Protection Extension */ | |
809 | #define CPUID_7_0_EBX_MPX (1U << 14) | |
810 | /* AVX-512 Foundation */ | |
811 | #define CPUID_7_0_EBX_AVX512F (1U << 16) | |
812 | /* AVX-512 Doubleword & Quadword Instruction */ | |
813 | #define CPUID_7_0_EBX_AVX512DQ (1U << 17) | |
814 | /* Read Random SEED */ | |
815 | #define CPUID_7_0_EBX_RDSEED (1U << 18) | |
816 | /* ADCX and ADOX instructions */ | |
817 | #define CPUID_7_0_EBX_ADX (1U << 19) | |
818 | /* Supervisor Mode Access Prevention */ | |
819 | #define CPUID_7_0_EBX_SMAP (1U << 20) | |
820 | /* AVX-512 Integer Fused Multiply Add */ | |
821 | #define CPUID_7_0_EBX_AVX512IFMA (1U << 21) | |
822 | /* Persistent Commit */ | |
823 | #define CPUID_7_0_EBX_PCOMMIT (1U << 22) | |
824 | /* Flush a Cache Line Optimized */ | |
825 | #define CPUID_7_0_EBX_CLFLUSHOPT (1U << 23) | |
826 | /* Cache Line Write Back */ | |
827 | #define CPUID_7_0_EBX_CLWB (1U << 24) | |
828 | /* Intel Processor Trace */ | |
829 | #define CPUID_7_0_EBX_INTEL_PT (1U << 25) | |
830 | /* AVX-512 Prefetch */ | |
831 | #define CPUID_7_0_EBX_AVX512PF (1U << 26) | |
832 | /* AVX-512 Exponential and Reciprocal */ | |
833 | #define CPUID_7_0_EBX_AVX512ER (1U << 27) | |
834 | /* AVX-512 Conflict Detection */ | |
835 | #define CPUID_7_0_EBX_AVX512CD (1U << 28) | |
836 | /* SHA1/SHA256 Instruction Extensions */ | |
837 | #define CPUID_7_0_EBX_SHA_NI (1U << 29) | |
838 | /* AVX-512 Byte and Word Instructions */ | |
839 | #define CPUID_7_0_EBX_AVX512BW (1U << 30) | |
840 | /* AVX-512 Vector Length Extensions */ | |
841 | #define CPUID_7_0_EBX_AVX512VL (1U << 31) | |
842 | ||
843 | /* AVX-512 Vector Byte Manipulation Instruction */ | |
e7694a5e | 844 | #define CPUID_7_0_ECX_AVX512_VBMI (1U << 1) |
f2be0beb TX |
845 | /* User-Mode Instruction Prevention */ |
846 | #define CPUID_7_0_ECX_UMIP (1U << 2) | |
847 | /* Protection Keys for User-mode Pages */ | |
848 | #define CPUID_7_0_ECX_PKU (1U << 3) | |
849 | /* OS Enable Protection Keys */ | |
850 | #define CPUID_7_0_ECX_OSPKE (1U << 4) | |
67192a29 TX |
851 | /* UMONITOR/UMWAIT/TPAUSE Instructions */ |
852 | #define CPUID_7_0_ECX_WAITPKG (1U << 5) | |
f2be0beb | 853 | /* Additional AVX-512 Vector Byte Manipulation Instruction */ |
e7694a5e | 854 | #define CPUID_7_0_ECX_AVX512_VBMI2 (1U << 6) |
f2be0beb TX |
855 | /* Galois Field New Instructions */ |
856 | #define CPUID_7_0_ECX_GFNI (1U << 8) | |
857 | /* Vector AES Instructions */ | |
858 | #define CPUID_7_0_ECX_VAES (1U << 9) | |
859 | /* Carry-Less Multiplication Quadword */ | |
860 | #define CPUID_7_0_ECX_VPCLMULQDQ (1U << 10) | |
861 | /* Vector Neural Network Instructions */ | |
862 | #define CPUID_7_0_ECX_AVX512VNNI (1U << 11) | |
863 | /* Support for VPOPCNT[B,W] and VPSHUFBITQMB */ | |
864 | #define CPUID_7_0_ECX_AVX512BITALG (1U << 12) | |
865 | /* POPCNT for vectors of DW/QW */ | |
866 | #define CPUID_7_0_ECX_AVX512_VPOPCNTDQ (1U << 14) | |
867 | /* 5-level Page Tables */ | |
868 | #define CPUID_7_0_ECX_LA57 (1U << 16) | |
869 | /* Read Processor ID */ | |
870 | #define CPUID_7_0_ECX_RDPID (1U << 22) | |
06e878b4 CQ |
871 | /* Bus Lock Debug Exception */ |
872 | #define CPUID_7_0_ECX_BUS_LOCK_DETECT (1U << 24) | |
f2be0beb TX |
873 | /* Cache Line Demote Instruction */ |
874 | #define CPUID_7_0_ECX_CLDEMOTE (1U << 25) | |
875 | /* Move Doubleword as Direct Store Instruction */ | |
876 | #define CPUID_7_0_ECX_MOVDIRI (1U << 27) | |
877 | /* Move 64 Bytes as Direct Store Instruction */ | |
878 | #define CPUID_7_0_ECX_MOVDIR64B (1U << 28) | |
5c76b651 SC |
879 | /* Support SGX Launch Control */ |
880 | #define CPUID_7_0_ECX_SGX_LC (1U << 30) | |
e7e7bdab PB |
881 | /* Protection Keys for Supervisor-mode Pages */ |
882 | #define CPUID_7_0_ECX_PKS (1U << 31) | |
f2be0beb TX |
883 | |
884 | /* AVX512 Neural Network Instructions */ | |
885 | #define CPUID_7_0_EDX_AVX512_4VNNIW (1U << 2) | |
886 | /* AVX512 Multiply Accumulation Single Precision */ | |
887 | #define CPUID_7_0_EDX_AVX512_4FMAPS (1U << 3) | |
5cb287d2 CQ |
888 | /* Fast Short Rep Mov */ |
889 | #define CPUID_7_0_EDX_FSRM (1U << 4) | |
353f98c9 CZ |
890 | /* AVX512 Vector Pair Intersection to a Pair of Mask Registers */ |
891 | #define CPUID_7_0_EDX_AVX512_VP2INTERSECT (1U << 8) | |
5dd13f2a CZ |
892 | /* SERIALIZE instruction */ |
893 | #define CPUID_7_0_EDX_SERIALIZE (1U << 14) | |
b3c7344e CZ |
894 | /* TSX Suspend Load Address Tracking instruction */ |
895 | #define CPUID_7_0_EDX_TSX_LDTRK (1U << 16) | |
10f0abcb YW |
896 | /* Architectural LBRs */ |
897 | #define CPUID_7_0_EDX_ARCH_LBR (1U << 19) | |
7eb061b0 WL |
898 | /* AMX_BF16 instruction */ |
899 | #define CPUID_7_0_EDX_AMX_BF16 (1U << 22) | |
40399ecb CZ |
900 | /* AVX512_FP16 instruction */ |
901 | #define CPUID_7_0_EDX_AVX512_FP16 (1U << 23) | |
1f16764f JL |
902 | /* AMX tile (two-dimensional register) */ |
903 | #define CPUID_7_0_EDX_AMX_TILE (1U << 24) | |
7eb061b0 WL |
904 | /* AMX_INT8 instruction */ |
905 | #define CPUID_7_0_EDX_AMX_INT8 (1U << 25) | |
f2be0beb TX |
906 | /* Speculation Control */ |
907 | #define CPUID_7_0_EDX_SPEC_CTRL (1U << 26) | |
5af514d0 CZ |
908 | /* Single Thread Indirect Branch Predictors */ |
909 | #define CPUID_7_0_EDX_STIBP (1U << 27) | |
0e7e3bf1 EGE |
910 | /* Flush L1D cache */ |
911 | #define CPUID_7_0_EDX_FLUSH_L1D (1U << 28) | |
f2be0beb TX |
912 | /* Arch Capabilities */ |
913 | #define CPUID_7_0_EDX_ARCH_CAPABILITIES (1U << 29) | |
914 | /* Core Capability */ | |
915 | #define CPUID_7_0_EDX_CORE_CAPABILITY (1U << 30) | |
916 | /* Speculative Store Bypass Disable */ | |
917 | #define CPUID_7_0_EDX_SPEC_CTRL_SSBD (1U << 31) | |
918 | ||
c1826ea6 YZ |
919 | /* AVX VNNI Instruction */ |
920 | #define CPUID_7_1_EAX_AVX_VNNI (1U << 4) | |
f2be0beb TX |
921 | /* AVX512 BFloat16 Instruction */ |
922 | #define CPUID_7_1_EAX_AVX512_BF16 (1U << 5) | |
a9ce107f JC |
923 | /* CMPCCXADD Instructions */ |
924 | #define CPUID_7_1_EAX_CMPCCXADD (1U << 7) | |
58794f64 PB |
925 | /* Fast Zero REP MOVS */ |
926 | #define CPUID_7_1_EAX_FZRM (1U << 10) | |
927 | /* Fast Short REP STOS */ | |
928 | #define CPUID_7_1_EAX_FSRS (1U << 11) | |
929 | /* Fast Short REP CMPS/SCAS */ | |
930 | #define CPUID_7_1_EAX_FSRC (1U << 12) | |
99ed8445 JC |
931 | /* Support Tile Computational Operations on FP16 Numbers */ |
932 | #define CPUID_7_1_EAX_AMX_FP16 (1U << 21) | |
a957a884 JC |
933 | /* Support for VPMADD52[H,L]UQ */ |
934 | #define CPUID_7_1_EAX_AVX_IFMA (1U << 23) | |
58794f64 | 935 | |
eaaa197d JC |
936 | /* Support for VPDPB[SU,UU,SS]D[,S] */ |
937 | #define CPUID_7_1_EDX_AVX_VNNI_INT8 (1U << 4) | |
ecd2e6ca JC |
938 | /* AVX NE CONVERT Instructions */ |
939 | #define CPUID_7_1_EDX_AVX_NE_CONVERT (1U << 5) | |
3e76bafb TS |
940 | /* AMX COMPLEX Instructions */ |
941 | #define CPUID_7_1_EDX_AMX_COMPLEX (1U << 8) | |
d1a11115 JC |
942 | /* PREFETCHIT0/1 Instructions */ |
943 | #define CPUID_7_1_EDX_PREFETCHITI (1U << 14) | |
eaaa197d | 944 | |
9dd8b710 TS |
945 | /* Do not exhibit MXCSR Configuration Dependent Timing (MCDT) behavior */ |
946 | #define CPUID_7_2_EDX_MCDT_NO (1U << 5) | |
947 | ||
cdec2b75 ZG |
948 | /* XFD Extend Feature Disabled */ |
949 | #define CPUID_D_1_EAX_XFD (1U << 4) | |
f2be0beb | 950 | |
d1615ea5 LK |
951 | /* Packets which contain IP payload have LIP values */ |
952 | #define CPUID_14_0_ECX_LIP (1U << 31) | |
953 | ||
f2be0beb TX |
954 | /* CLZERO instruction */ |
955 | #define CPUID_8000_0008_EBX_CLZERO (1U << 0) | |
956 | /* Always save/restore FP error pointers */ | |
957 | #define CPUID_8000_0008_EBX_XSAVEERPTR (1U << 2) | |
958 | /* Write back and do not invalidate cache */ | |
959 | #define CPUID_8000_0008_EBX_WBNOINVD (1U << 9) | |
960 | /* Indirect Branch Prediction Barrier */ | |
961 | #define CPUID_8000_0008_EBX_IBPB (1U << 12) | |
623972ce BM |
962 | /* Indirect Branch Restricted Speculation */ |
963 | #define CPUID_8000_0008_EBX_IBRS (1U << 14) | |
143c30d4 MB |
964 | /* Single Thread Indirect Branch Predictors */ |
965 | #define CPUID_8000_0008_EBX_STIBP (1U << 15) | |
bb039a23 BM |
966 | /* STIBP mode has enhanced performance and may be left always on */ |
967 | #define CPUID_8000_0008_EBX_STIBP_ALWAYS_ON (1U << 17) | |
623972ce BM |
968 | /* Speculative Store Bypass Disable */ |
969 | #define CPUID_8000_0008_EBX_AMD_SSBD (1U << 24) | |
bb039a23 BM |
970 | /* Predictive Store Forwarding Disable */ |
971 | #define CPUID_8000_0008_EBX_AMD_PSFD (1U << 28) | |
1b3420e1 | 972 | |
b70eec31 BM |
973 | /* Processor ignores nested data breakpoints */ |
974 | #define CPUID_8000_0021_EAX_No_NESTED_DATA_BP (1U << 0) | |
975 | /* LFENCE is always serializing */ | |
976 | #define CPUID_8000_0021_EAX_LFENCE_ALWAYS_SERIALIZING (1U << 2) | |
977 | /* Null Selector Clears Base */ | |
978 | #define CPUID_8000_0021_EAX_NULL_SEL_CLR_BASE (1U << 6) | |
62a798d4 BM |
979 | /* Automatic IBRS */ |
980 | #define CPUID_8000_0021_EAX_AUTO_IBRS (1U << 8) | |
b70eec31 | 981 | |
0bb0b2d2 PB |
982 | #define CPUID_XSAVE_XSAVEOPT (1U << 0) |
983 | #define CPUID_XSAVE_XSAVEC (1U << 1) | |
984 | #define CPUID_XSAVE_XGETBV1 (1U << 2) | |
985 | #define CPUID_XSAVE_XSAVES (1U << 3) | |
986 | ||
28b8e4d0 JK |
987 | #define CPUID_6_EAX_ARAT (1U << 2) |
988 | ||
303752a9 MT |
989 | /* CPUID[0x80000007].EDX flags: */ |
990 | #define CPUID_APM_INVTSC (1U << 8) | |
991 | ||
9df694ee IM |
992 | #define CPUID_VENDOR_SZ 12 |
993 | ||
c5096daf AZ |
994 | #define CPUID_VENDOR_INTEL_1 0x756e6547 /* "Genu" */ |
995 | #define CPUID_VENDOR_INTEL_2 0x49656e69 /* "ineI" */ | |
996 | #define CPUID_VENDOR_INTEL_3 0x6c65746e /* "ntel" */ | |
99b88a17 | 997 | #define CPUID_VENDOR_INTEL "GenuineIntel" |
c5096daf AZ |
998 | |
999 | #define CPUID_VENDOR_AMD_1 0x68747541 /* "Auth" */ | |
b3baa152 | 1000 | #define CPUID_VENDOR_AMD_2 0x69746e65 /* "enti" */ |
c5096daf | 1001 | #define CPUID_VENDOR_AMD_3 0x444d4163 /* "cAMD" */ |
99b88a17 | 1002 | #define CPUID_VENDOR_AMD "AuthenticAMD" |
c5096daf | 1003 | |
99b88a17 | 1004 | #define CPUID_VENDOR_VIA "CentaurHauls" |
b3baa152 | 1005 | |
8d031cec PW |
1006 | #define CPUID_VENDOR_HYGON "HygonGenuine" |
1007 | ||
18ab37ba LA |
1008 | #define IS_INTEL_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_INTEL_1 && \ |
1009 | (env)->cpuid_vendor2 == CPUID_VENDOR_INTEL_2 && \ | |
1010 | (env)->cpuid_vendor3 == CPUID_VENDOR_INTEL_3) | |
1011 | #define IS_AMD_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_AMD_1 && \ | |
1012 | (env)->cpuid_vendor2 == CPUID_VENDOR_AMD_2 && \ | |
1013 | (env)->cpuid_vendor3 == CPUID_VENDOR_AMD_3) | |
1014 | ||
2cd49cbf PM |
1015 | #define CPUID_MWAIT_IBE (1U << 1) /* Interrupts can exit capability */ |
1016 | #define CPUID_MWAIT_EMX (1U << 0) /* enumeration supported */ | |
e737b32a | 1017 | |
5232d00a RK |
1018 | /* CPUID[0xB].ECX level types */ |
1019 | #define CPUID_TOPOLOGY_LEVEL_INVALID (0U << 8) | |
1020 | #define CPUID_TOPOLOGY_LEVEL_SMT (1U << 8) | |
1021 | #define CPUID_TOPOLOGY_LEVEL_CORE (2U << 8) | |
a94e1428 | 1022 | #define CPUID_TOPOLOGY_LEVEL_DIE (5U << 8) |
5232d00a | 1023 | |
d86f9636 | 1024 | /* MSR Feature Bits */ |
6c997b4a XL |
1025 | #define MSR_ARCH_CAP_RDCL_NO (1U << 0) |
1026 | #define MSR_ARCH_CAP_IBRS_ALL (1U << 1) | |
1027 | #define MSR_ARCH_CAP_RSBA (1U << 2) | |
d86f9636 | 1028 | #define MSR_ARCH_CAP_SKIP_L1DFL_VMENTRY (1U << 3) |
6c997b4a XL |
1029 | #define MSR_ARCH_CAP_SSB_NO (1U << 4) |
1030 | #define MSR_ARCH_CAP_MDS_NO (1U << 5) | |
1031 | #define MSR_ARCH_CAP_PSCHANGE_MC_NO (1U << 6) | |
1032 | #define MSR_ARCH_CAP_TSX_CTRL_MSR (1U << 7) | |
1033 | #define MSR_ARCH_CAP_TAA_NO (1U << 8) | |
6c43ec3b TS |
1034 | #define MSR_ARCH_CAP_SBDR_SSDP_NO (1U << 13) |
1035 | #define MSR_ARCH_CAP_FBSDP_NO (1U << 14) | |
1036 | #define MSR_ARCH_CAP_PSDP_NO (1U << 15) | |
22e1094c | 1037 | #define MSR_ARCH_CAP_FB_CLEAR (1U << 17) |
6c43ec3b | 1038 | #define MSR_ARCH_CAP_PBRSB_NO (1U << 24) |
d86f9636 | 1039 | |
597360c0 XL |
1040 | #define MSR_CORE_CAP_SPLIT_LOCK_DETECT (1U << 5) |
1041 | ||
704798ad PB |
1042 | /* VMX MSR features */ |
1043 | #define MSR_VMX_BASIC_VMCS_REVISION_MASK 0x7FFFFFFFull | |
1044 | #define MSR_VMX_BASIC_VMXON_REGION_SIZE_MASK (0x00001FFFull << 32) | |
1045 | #define MSR_VMX_BASIC_VMCS_MEM_TYPE_MASK (0x003C0000ull << 32) | |
1046 | #define MSR_VMX_BASIC_DUAL_MONITOR (1ULL << 49) | |
1047 | #define MSR_VMX_BASIC_INS_OUTS (1ULL << 54) | |
1048 | #define MSR_VMX_BASIC_TRUE_CTLS (1ULL << 55) | |
0c49c918 | 1049 | #define MSR_VMX_BASIC_ANY_ERRCODE (1ULL << 56) |
704798ad PB |
1050 | |
1051 | #define MSR_VMX_MISC_PREEMPTION_TIMER_SHIFT_MASK 0x1Full | |
1052 | #define MSR_VMX_MISC_STORE_LMA (1ULL << 5) | |
1053 | #define MSR_VMX_MISC_ACTIVITY_HLT (1ULL << 6) | |
1054 | #define MSR_VMX_MISC_ACTIVITY_SHUTDOWN (1ULL << 7) | |
1055 | #define MSR_VMX_MISC_ACTIVITY_WAIT_SIPI (1ULL << 8) | |
1056 | #define MSR_VMX_MISC_MAX_MSR_LIST_SIZE_MASK 0x0E000000ull | |
1057 | #define MSR_VMX_MISC_VMWRITE_VMEXIT (1ULL << 29) | |
1058 | #define MSR_VMX_MISC_ZERO_LEN_INJECT (1ULL << 30) | |
1059 | ||
1060 | #define MSR_VMX_EPT_EXECONLY (1ULL << 0) | |
1061 | #define MSR_VMX_EPT_PAGE_WALK_LENGTH_4 (1ULL << 6) | |
1062 | #define MSR_VMX_EPT_PAGE_WALK_LENGTH_5 (1ULL << 7) | |
1063 | #define MSR_VMX_EPT_UC (1ULL << 8) | |
1064 | #define MSR_VMX_EPT_WB (1ULL << 14) | |
1065 | #define MSR_VMX_EPT_2MB (1ULL << 16) | |
1066 | #define MSR_VMX_EPT_1GB (1ULL << 17) | |
1067 | #define MSR_VMX_EPT_INVEPT (1ULL << 20) | |
1068 | #define MSR_VMX_EPT_AD_BITS (1ULL << 21) | |
1069 | #define MSR_VMX_EPT_ADVANCED_VMEXIT_INFO (1ULL << 22) | |
1070 | #define MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT (1ULL << 25) | |
1071 | #define MSR_VMX_EPT_INVEPT_ALL_CONTEXT (1ULL << 26) | |
1072 | #define MSR_VMX_EPT_INVVPID (1ULL << 32) | |
1073 | #define MSR_VMX_EPT_INVVPID_SINGLE_ADDR (1ULL << 40) | |
1074 | #define MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT (1ULL << 41) | |
1075 | #define MSR_VMX_EPT_INVVPID_ALL_CONTEXT (1ULL << 42) | |
1076 | #define MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS (1ULL << 43) | |
1077 | ||
1078 | #define MSR_VMX_VMFUNC_EPT_SWITCHING (1ULL << 0) | |
1079 | ||
1080 | ||
1081 | /* VMX controls */ | |
1082 | #define VMX_CPU_BASED_VIRTUAL_INTR_PENDING 0x00000004 | |
1083 | #define VMX_CPU_BASED_USE_TSC_OFFSETING 0x00000008 | |
1084 | #define VMX_CPU_BASED_HLT_EXITING 0x00000080 | |
1085 | #define VMX_CPU_BASED_INVLPG_EXITING 0x00000200 | |
1086 | #define VMX_CPU_BASED_MWAIT_EXITING 0x00000400 | |
1087 | #define VMX_CPU_BASED_RDPMC_EXITING 0x00000800 | |
1088 | #define VMX_CPU_BASED_RDTSC_EXITING 0x00001000 | |
1089 | #define VMX_CPU_BASED_CR3_LOAD_EXITING 0x00008000 | |
1090 | #define VMX_CPU_BASED_CR3_STORE_EXITING 0x00010000 | |
1091 | #define VMX_CPU_BASED_CR8_LOAD_EXITING 0x00080000 | |
1092 | #define VMX_CPU_BASED_CR8_STORE_EXITING 0x00100000 | |
1093 | #define VMX_CPU_BASED_TPR_SHADOW 0x00200000 | |
1094 | #define VMX_CPU_BASED_VIRTUAL_NMI_PENDING 0x00400000 | |
1095 | #define VMX_CPU_BASED_MOV_DR_EXITING 0x00800000 | |
1096 | #define VMX_CPU_BASED_UNCOND_IO_EXITING 0x01000000 | |
1097 | #define VMX_CPU_BASED_USE_IO_BITMAPS 0x02000000 | |
1098 | #define VMX_CPU_BASED_MONITOR_TRAP_FLAG 0x08000000 | |
1099 | #define VMX_CPU_BASED_USE_MSR_BITMAPS 0x10000000 | |
1100 | #define VMX_CPU_BASED_MONITOR_EXITING 0x20000000 | |
1101 | #define VMX_CPU_BASED_PAUSE_EXITING 0x40000000 | |
1102 | #define VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS 0x80000000 | |
1103 | ||
1104 | #define VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES 0x00000001 | |
1105 | #define VMX_SECONDARY_EXEC_ENABLE_EPT 0x00000002 | |
1106 | #define VMX_SECONDARY_EXEC_DESC 0x00000004 | |
1107 | #define VMX_SECONDARY_EXEC_RDTSCP 0x00000008 | |
1108 | #define VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE 0x00000010 | |
1109 | #define VMX_SECONDARY_EXEC_ENABLE_VPID 0x00000020 | |
1110 | #define VMX_SECONDARY_EXEC_WBINVD_EXITING 0x00000040 | |
1111 | #define VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST 0x00000080 | |
1112 | #define VMX_SECONDARY_EXEC_APIC_REGISTER_VIRT 0x00000100 | |
1113 | #define VMX_SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY 0x00000200 | |
1114 | #define VMX_SECONDARY_EXEC_PAUSE_LOOP_EXITING 0x00000400 | |
1115 | #define VMX_SECONDARY_EXEC_RDRAND_EXITING 0x00000800 | |
1116 | #define VMX_SECONDARY_EXEC_ENABLE_INVPCID 0x00001000 | |
1117 | #define VMX_SECONDARY_EXEC_ENABLE_VMFUNC 0x00002000 | |
1118 | #define VMX_SECONDARY_EXEC_SHADOW_VMCS 0x00004000 | |
1119 | #define VMX_SECONDARY_EXEC_ENCLS_EXITING 0x00008000 | |
1120 | #define VMX_SECONDARY_EXEC_RDSEED_EXITING 0x00010000 | |
1121 | #define VMX_SECONDARY_EXEC_ENABLE_PML 0x00020000 | |
1122 | #define VMX_SECONDARY_EXEC_XSAVES 0x00100000 | |
9ce8af4d | 1123 | #define VMX_SECONDARY_EXEC_TSC_SCALING 0x02000000 |
33cc8826 | 1124 | #define VMX_SECONDARY_EXEC_ENABLE_USER_WAIT_PAUSE 0x04000000 |
704798ad PB |
1125 | |
1126 | #define VMX_PIN_BASED_EXT_INTR_MASK 0x00000001 | |
1127 | #define VMX_PIN_BASED_NMI_EXITING 0x00000008 | |
1128 | #define VMX_PIN_BASED_VIRTUAL_NMIS 0x00000020 | |
1129 | #define VMX_PIN_BASED_VMX_PREEMPTION_TIMER 0x00000040 | |
1130 | #define VMX_PIN_BASED_POSTED_INTR 0x00000080 | |
1131 | ||
1132 | #define VMX_VM_EXIT_SAVE_DEBUG_CONTROLS 0x00000004 | |
1133 | #define VMX_VM_EXIT_HOST_ADDR_SPACE_SIZE 0x00000200 | |
1134 | #define VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL 0x00001000 | |
1135 | #define VMX_VM_EXIT_ACK_INTR_ON_EXIT 0x00008000 | |
1136 | #define VMX_VM_EXIT_SAVE_IA32_PAT 0x00040000 | |
1137 | #define VMX_VM_EXIT_LOAD_IA32_PAT 0x00080000 | |
1138 | #define VMX_VM_EXIT_SAVE_IA32_EFER 0x00100000 | |
1139 | #define VMX_VM_EXIT_LOAD_IA32_EFER 0x00200000 | |
1140 | #define VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER 0x00400000 | |
1141 | #define VMX_VM_EXIT_CLEAR_BNDCFGS 0x00800000 | |
1142 | #define VMX_VM_EXIT_PT_CONCEAL_PIP 0x01000000 | |
1143 | #define VMX_VM_EXIT_CLEAR_IA32_RTIT_CTL 0x02000000 | |
52a44ad2 | 1144 | #define VMX_VM_EXIT_LOAD_IA32_PKRS 0x20000000 |
704798ad PB |
1145 | |
1146 | #define VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS 0x00000004 | |
1147 | #define VMX_VM_ENTRY_IA32E_MODE 0x00000200 | |
1148 | #define VMX_VM_ENTRY_SMM 0x00000400 | |
1149 | #define VMX_VM_ENTRY_DEACT_DUAL_MONITOR 0x00000800 | |
1150 | #define VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL 0x00002000 | |
1151 | #define VMX_VM_ENTRY_LOAD_IA32_PAT 0x00004000 | |
1152 | #define VMX_VM_ENTRY_LOAD_IA32_EFER 0x00008000 | |
1153 | #define VMX_VM_ENTRY_LOAD_BNDCFGS 0x00010000 | |
1154 | #define VMX_VM_ENTRY_PT_CONCEAL_PIP 0x00020000 | |
1155 | #define VMX_VM_ENTRY_LOAD_IA32_RTIT_CTL 0x00040000 | |
52a44ad2 | 1156 | #define VMX_VM_ENTRY_LOAD_IA32_PKRS 0x00400000 |
704798ad | 1157 | |
2d384d7c VK |
1158 | /* Supported Hyper-V Enlightenments */ |
1159 | #define HYPERV_FEAT_RELAXED 0 | |
1160 | #define HYPERV_FEAT_VAPIC 1 | |
1161 | #define HYPERV_FEAT_TIME 2 | |
1162 | #define HYPERV_FEAT_CRASH 3 | |
1163 | #define HYPERV_FEAT_RESET 4 | |
1164 | #define HYPERV_FEAT_VPINDEX 5 | |
1165 | #define HYPERV_FEAT_RUNTIME 6 | |
1166 | #define HYPERV_FEAT_SYNIC 7 | |
1167 | #define HYPERV_FEAT_STIMER 8 | |
1168 | #define HYPERV_FEAT_FREQUENCIES 9 | |
1169 | #define HYPERV_FEAT_REENLIGHTENMENT 10 | |
1170 | #define HYPERV_FEAT_TLBFLUSH 11 | |
1171 | #define HYPERV_FEAT_EVMCS 12 | |
1172 | #define HYPERV_FEAT_IPI 13 | |
128531d9 | 1173 | #define HYPERV_FEAT_STIMER_DIRECT 14 |
e1f9a8e8 | 1174 | #define HYPERV_FEAT_AVIC 15 |
73d24074 | 1175 | #define HYPERV_FEAT_SYNDBG 16 |
869840d2 | 1176 | #define HYPERV_FEAT_MSR_BITMAP 17 |
9411e8b6 | 1177 | #define HYPERV_FEAT_XMM_INPUT 18 |
aa6bb5fa | 1178 | #define HYPERV_FEAT_TLBFLUSH_EXT 19 |
3aae0854 | 1179 | #define HYPERV_FEAT_TLBFLUSH_DIRECT 20 |
2d384d7c | 1180 | |
f701c082 VK |
1181 | #ifndef HYPERV_SPINLOCK_NEVER_NOTIFY |
1182 | #define HYPERV_SPINLOCK_NEVER_NOTIFY 0xFFFFFFFF | |
92067bf4 IM |
1183 | #endif |
1184 | ||
2c0262af | 1185 | #define EXCP00_DIVZ 0 |
01df040b | 1186 | #define EXCP01_DB 1 |
2c0262af FB |
1187 | #define EXCP02_NMI 2 |
1188 | #define EXCP03_INT3 3 | |
1189 | #define EXCP04_INTO 4 | |
1190 | #define EXCP05_BOUND 5 | |
1191 | #define EXCP06_ILLOP 6 | |
1192 | #define EXCP07_PREX 7 | |
1193 | #define EXCP08_DBLE 8 | |
1194 | #define EXCP09_XERR 9 | |
1195 | #define EXCP0A_TSS 10 | |
1196 | #define EXCP0B_NOSEG 11 | |
1197 | #define EXCP0C_STACK 12 | |
1198 | #define EXCP0D_GPF 13 | |
1199 | #define EXCP0E_PAGE 14 | |
1200 | #define EXCP10_COPR 16 | |
1201 | #define EXCP11_ALGN 17 | |
1202 | #define EXCP12_MCHK 18 | |
1203 | ||
62846089 RH |
1204 | #define EXCP_VMEXIT 0x100 /* only for system emulation */ |
1205 | #define EXCP_SYSCALL 0x101 /* only for user emulation */ | |
b26491b4 | 1206 | #define EXCP_VSYSCALL 0x102 /* only for user emulation */ |
d2fd1af7 | 1207 | |
00a152b4 | 1208 | /* i386-specific interrupt pending bits. */ |
5d62c43a | 1209 | #define CPU_INTERRUPT_POLL CPU_INTERRUPT_TGT_EXT_1 |
00a152b4 | 1210 | #define CPU_INTERRUPT_SMI CPU_INTERRUPT_TGT_EXT_2 |
85097db6 | 1211 | #define CPU_INTERRUPT_NMI CPU_INTERRUPT_TGT_EXT_3 |
00a152b4 RH |
1212 | #define CPU_INTERRUPT_MCE CPU_INTERRUPT_TGT_EXT_4 |
1213 | #define CPU_INTERRUPT_VIRQ CPU_INTERRUPT_TGT_INT_0 | |
4a92a558 PB |
1214 | #define CPU_INTERRUPT_SIPI CPU_INTERRUPT_TGT_INT_1 |
1215 | #define CPU_INTERRUPT_TPR CPU_INTERRUPT_TGT_INT_2 | |
00a152b4 | 1216 | |
4a92a558 PB |
1217 | /* Use a clearer name for this. */ |
1218 | #define CPU_INTERRUPT_INIT CPU_INTERRUPT_RESET | |
00a152b4 | 1219 | |
c3ce5a23 PB |
1220 | /* Instead of computing the condition codes after each x86 instruction, |
1221 | * QEMU just stores one operand (called CC_SRC), the result | |
1222 | * (called CC_DST) and the type of operation (called CC_OP). When the | |
1223 | * condition codes are needed, the condition codes can be calculated | |
1224 | * using this information. Condition codes are not generated if they | |
1225 | * are only needed for conditional branches. | |
1226 | */ | |
fee71888 | 1227 | typedef enum { |
2c0262af | 1228 | CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */ |
1235fc06 | 1229 | CC_OP_EFLAGS, /* all cc are explicitly computed, CC_SRC = flags */ |
d36cd60e FB |
1230 | |
1231 | CC_OP_MULB, /* modify all flags, C, O = (CC_SRC != 0) */ | |
1232 | CC_OP_MULW, | |
1233 | CC_OP_MULL, | |
14ce26e7 | 1234 | CC_OP_MULQ, |
2c0262af FB |
1235 | |
1236 | CC_OP_ADDB, /* modify all flags, CC_DST = res, CC_SRC = src1 */ | |
1237 | CC_OP_ADDW, | |
1238 | CC_OP_ADDL, | |
14ce26e7 | 1239 | CC_OP_ADDQ, |
2c0262af FB |
1240 | |
1241 | CC_OP_ADCB, /* modify all flags, CC_DST = res, CC_SRC = src1 */ | |
1242 | CC_OP_ADCW, | |
1243 | CC_OP_ADCL, | |
14ce26e7 | 1244 | CC_OP_ADCQ, |
2c0262af FB |
1245 | |
1246 | CC_OP_SUBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */ | |
1247 | CC_OP_SUBW, | |
1248 | CC_OP_SUBL, | |
14ce26e7 | 1249 | CC_OP_SUBQ, |
2c0262af FB |
1250 | |
1251 | CC_OP_SBBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */ | |
1252 | CC_OP_SBBW, | |
1253 | CC_OP_SBBL, | |
14ce26e7 | 1254 | CC_OP_SBBQ, |
2c0262af FB |
1255 | |
1256 | CC_OP_LOGICB, /* modify all flags, CC_DST = res */ | |
1257 | CC_OP_LOGICW, | |
1258 | CC_OP_LOGICL, | |
14ce26e7 | 1259 | CC_OP_LOGICQ, |
2c0262af FB |
1260 | |
1261 | CC_OP_INCB, /* modify all flags except, CC_DST = res, CC_SRC = C */ | |
1262 | CC_OP_INCW, | |
1263 | CC_OP_INCL, | |
14ce26e7 | 1264 | CC_OP_INCQ, |
2c0262af FB |
1265 | |
1266 | CC_OP_DECB, /* modify all flags except, CC_DST = res, CC_SRC = C */ | |
1267 | CC_OP_DECW, | |
1268 | CC_OP_DECL, | |
14ce26e7 | 1269 | CC_OP_DECQ, |
2c0262af | 1270 | |
6b652794 | 1271 | CC_OP_SHLB, /* modify all flags, CC_DST = res, CC_SRC.msb = C */ |
2c0262af FB |
1272 | CC_OP_SHLW, |
1273 | CC_OP_SHLL, | |
14ce26e7 | 1274 | CC_OP_SHLQ, |
2c0262af FB |
1275 | |
1276 | CC_OP_SARB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */ | |
1277 | CC_OP_SARW, | |
1278 | CC_OP_SARL, | |
14ce26e7 | 1279 | CC_OP_SARQ, |
2c0262af | 1280 | |
bc4b43dc RH |
1281 | CC_OP_BMILGB, /* Z,S via CC_DST, C = SRC==0; O=0; P,A undefined */ |
1282 | CC_OP_BMILGW, | |
1283 | CC_OP_BMILGL, | |
1284 | CC_OP_BMILGQ, | |
1285 | ||
cd7f97ca RH |
1286 | CC_OP_ADCX, /* CC_DST = C, CC_SRC = rest. */ |
1287 | CC_OP_ADOX, /* CC_DST = O, CC_SRC = rest. */ | |
1288 | CC_OP_ADCOX, /* CC_DST = C, CC_SRC2 = O, CC_SRC = rest. */ | |
1289 | ||
436ff2d2 | 1290 | CC_OP_CLR, /* Z set, all other flags clear. */ |
4885c3c4 | 1291 | CC_OP_POPCNT, /* Z via CC_SRC, all other flags clear. */ |
436ff2d2 | 1292 | |
2c0262af | 1293 | CC_OP_NB, |
fee71888 | 1294 | } CCOp; |
e7bbb7cb | 1295 | QEMU_BUILD_BUG_ON(CC_OP_NB >= 128); |
2c0262af | 1296 | |
2c0262af FB |
1297 | typedef struct SegmentCache { |
1298 | uint32_t selector; | |
14ce26e7 | 1299 | target_ulong base; |
2c0262af FB |
1300 | uint32_t limit; |
1301 | uint32_t flags; | |
1302 | } SegmentCache; | |
1303 | ||
75f107a8 RH |
1304 | typedef union MMXReg { |
1305 | uint8_t _b_MMXReg[64 / 8]; | |
1306 | uint16_t _w_MMXReg[64 / 16]; | |
1307 | uint32_t _l_MMXReg[64 / 32]; | |
1308 | uint64_t _q_MMXReg[64 / 64]; | |
1309 | float32 _s_MMXReg[64 / 32]; | |
1310 | float64 _d_MMXReg[64 / 64]; | |
1311 | } MMXReg; | |
1312 | ||
1313 | typedef union XMMReg { | |
1314 | uint64_t _q_XMMReg[128 / 64]; | |
1315 | } XMMReg; | |
1316 | ||
1317 | typedef union YMMReg { | |
1318 | uint64_t _q_YMMReg[256 / 64]; | |
1319 | XMMReg _x_YMMReg[256 / 128]; | |
1320 | } YMMReg; | |
1321 | ||
1322 | typedef union ZMMReg { | |
1323 | uint8_t _b_ZMMReg[512 / 8]; | |
1324 | uint16_t _w_ZMMReg[512 / 16]; | |
1325 | uint32_t _l_ZMMReg[512 / 32]; | |
1326 | uint64_t _q_ZMMReg[512 / 64]; | |
cf5ec664 | 1327 | float16 _h_ZMMReg[512 / 16]; |
75f107a8 RH |
1328 | float32 _s_ZMMReg[512 / 32]; |
1329 | float64 _d_ZMMReg[512 / 64]; | |
1330 | XMMReg _x_ZMMReg[512 / 128]; | |
1331 | YMMReg _y_ZMMReg[512 / 256]; | |
1332 | } ZMMReg; | |
826461bb | 1333 | |
79e9ebeb LJ |
1334 | typedef struct BNDReg { |
1335 | uint64_t lb; | |
1336 | uint64_t ub; | |
1337 | } BNDReg; | |
1338 | ||
1339 | typedef struct BNDCSReg { | |
1340 | uint64_t cfgu; | |
1341 | uint64_t sts; | |
1342 | } BNDCSReg; | |
1343 | ||
f4f1110e RH |
1344 | #define BNDCFG_ENABLE 1ULL |
1345 | #define BNDCFG_BNDPRESERVE 2ULL | |
1346 | #define BNDCFG_BDIR_MASK TARGET_PAGE_MASK | |
1347 | ||
e03b5686 | 1348 | #if HOST_BIG_ENDIAN |
f23a9db6 EH |
1349 | #define ZMM_B(n) _b_ZMMReg[63 - (n)] |
1350 | #define ZMM_W(n) _w_ZMMReg[31 - (n)] | |
1351 | #define ZMM_L(n) _l_ZMMReg[15 - (n)] | |
cf5ec664 | 1352 | #define ZMM_H(n) _h_ZMMReg[31 - (n)] |
f23a9db6 EH |
1353 | #define ZMM_S(n) _s_ZMMReg[15 - (n)] |
1354 | #define ZMM_Q(n) _q_ZMMReg[7 - (n)] | |
1355 | #define ZMM_D(n) _d_ZMMReg[7 - (n)] | |
75f107a8 RH |
1356 | #define ZMM_X(n) _x_ZMMReg[3 - (n)] |
1357 | #define ZMM_Y(n) _y_ZMMReg[1 - (n)] | |
1358 | ||
1359 | #define XMM_Q(n) _q_XMMReg[1 - (n)] | |
1360 | ||
1361 | #define YMM_Q(n) _q_YMMReg[3 - (n)] | |
1362 | #define YMM_X(n) _x_YMMReg[1 - (n)] | |
f23a9db6 EH |
1363 | |
1364 | #define MMX_B(n) _b_MMXReg[7 - (n)] | |
1365 | #define MMX_W(n) _w_MMXReg[3 - (n)] | |
1366 | #define MMX_L(n) _l_MMXReg[1 - (n)] | |
1367 | #define MMX_S(n) _s_MMXReg[1 - (n)] | |
826461bb | 1368 | #else |
f23a9db6 EH |
1369 | #define ZMM_B(n) _b_ZMMReg[n] |
1370 | #define ZMM_W(n) _w_ZMMReg[n] | |
1371 | #define ZMM_L(n) _l_ZMMReg[n] | |
cf5ec664 | 1372 | #define ZMM_H(n) _h_ZMMReg[n] |
f23a9db6 EH |
1373 | #define ZMM_S(n) _s_ZMMReg[n] |
1374 | #define ZMM_Q(n) _q_ZMMReg[n] | |
1375 | #define ZMM_D(n) _d_ZMMReg[n] | |
75f107a8 RH |
1376 | #define ZMM_X(n) _x_ZMMReg[n] |
1377 | #define ZMM_Y(n) _y_ZMMReg[n] | |
1378 | ||
1379 | #define XMM_Q(n) _q_XMMReg[n] | |
1380 | ||
1381 | #define YMM_Q(n) _q_YMMReg[n] | |
1382 | #define YMM_X(n) _x_YMMReg[n] | |
f23a9db6 EH |
1383 | |
1384 | #define MMX_B(n) _b_MMXReg[n] | |
1385 | #define MMX_W(n) _w_MMXReg[n] | |
1386 | #define MMX_L(n) _l_MMXReg[n] | |
1387 | #define MMX_S(n) _s_MMXReg[n] | |
826461bb | 1388 | #endif |
f23a9db6 | 1389 | #define MMX_Q(n) _q_MMXReg[n] |
826461bb | 1390 | |
acc68836 | 1391 | typedef union { |
c31da136 | 1392 | floatx80 d __attribute__((aligned(16))); |
acc68836 JQ |
1393 | MMXReg mmx; |
1394 | } FPReg; | |
1395 | ||
c1a54d57 JQ |
1396 | typedef struct { |
1397 | uint64_t base; | |
1398 | uint64_t mask; | |
1399 | } MTRRVar; | |
1400 | ||
5f30fa18 JK |
1401 | #define CPU_NB_REGS64 16 |
1402 | #define CPU_NB_REGS32 8 | |
1403 | ||
14ce26e7 | 1404 | #ifdef TARGET_X86_64 |
5f30fa18 | 1405 | #define CPU_NB_REGS CPU_NB_REGS64 |
14ce26e7 | 1406 | #else |
5f30fa18 | 1407 | #define CPU_NB_REGS CPU_NB_REGS32 |
14ce26e7 FB |
1408 | #endif |
1409 | ||
0d894367 PB |
1410 | #define MAX_FIXED_COUNTERS 3 |
1411 | #define MAX_GP_COUNTERS (MSR_IA32_PERF_STATUS - MSR_P6_EVNTSEL0) | |
1412 | ||
2066d095 | 1413 | #define TARGET_INSN_START_EXTRA_WORDS 1 |
6ebbf390 | 1414 | |
9aecd6f8 CP |
1415 | #define NB_OPMASK_REGS 8 |
1416 | ||
d9c84f19 IM |
1417 | /* CPU can't have 0xFFFFFFFF APIC ID, use that value to distinguish |
1418 | * that APIC ID hasn't been set yet | |
1419 | */ | |
1420 | #define UNASSIGNED_APIC_ID 0xFFFFFFFF | |
1421 | ||
b503717d EH |
1422 | typedef union X86LegacyXSaveArea { |
1423 | struct { | |
1424 | uint16_t fcw; | |
1425 | uint16_t fsw; | |
1426 | uint8_t ftw; | |
1427 | uint8_t reserved; | |
1428 | uint16_t fpop; | |
1429 | uint64_t fpip; | |
1430 | uint64_t fpdp; | |
1431 | uint32_t mxcsr; | |
1432 | uint32_t mxcsr_mask; | |
1433 | FPReg fpregs[8]; | |
1434 | uint8_t xmm_regs[16][16]; | |
1435 | }; | |
1436 | uint8_t data[512]; | |
1437 | } X86LegacyXSaveArea; | |
1438 | ||
1439 | typedef struct X86XSaveHeader { | |
1440 | uint64_t xstate_bv; | |
1441 | uint64_t xcomp_bv; | |
3f32bd21 RH |
1442 | uint64_t reserve0; |
1443 | uint8_t reserved[40]; | |
b503717d EH |
1444 | } X86XSaveHeader; |
1445 | ||
1446 | /* Ext. save area 2: AVX State */ | |
1447 | typedef struct XSaveAVX { | |
1448 | uint8_t ymmh[16][16]; | |
1449 | } XSaveAVX; | |
1450 | ||
1451 | /* Ext. save area 3: BNDREG */ | |
1452 | typedef struct XSaveBNDREG { | |
1453 | BNDReg bnd_regs[4]; | |
1454 | } XSaveBNDREG; | |
1455 | ||
1456 | /* Ext. save area 4: BNDCSR */ | |
1457 | typedef union XSaveBNDCSR { | |
1458 | BNDCSReg bndcsr; | |
1459 | uint8_t data[64]; | |
1460 | } XSaveBNDCSR; | |
1461 | ||
1462 | /* Ext. save area 5: Opmask */ | |
1463 | typedef struct XSaveOpmask { | |
1464 | uint64_t opmask_regs[NB_OPMASK_REGS]; | |
1465 | } XSaveOpmask; | |
1466 | ||
1467 | /* Ext. save area 6: ZMM_Hi256 */ | |
1468 | typedef struct XSaveZMM_Hi256 { | |
1469 | uint8_t zmm_hi256[16][32]; | |
1470 | } XSaveZMM_Hi256; | |
1471 | ||
1472 | /* Ext. save area 7: Hi16_ZMM */ | |
1473 | typedef struct XSaveHi16_ZMM { | |
1474 | uint8_t hi16_zmm[16][64]; | |
1475 | } XSaveHi16_ZMM; | |
1476 | ||
1477 | /* Ext. save area 9: PKRU state */ | |
1478 | typedef struct XSavePKRU { | |
1479 | uint32_t pkru; | |
1480 | uint32_t padding; | |
1481 | } XSavePKRU; | |
1482 | ||
1f16764f JL |
1483 | /* Ext. save area 17: AMX XTILECFG state */ |
1484 | typedef struct XSaveXTILECFG { | |
1485 | uint8_t xtilecfg[64]; | |
1486 | } XSaveXTILECFG; | |
1487 | ||
1488 | /* Ext. save area 18: AMX XTILEDATA state */ | |
1489 | typedef struct XSaveXTILEDATA { | |
1490 | uint8_t xtiledata[8][1024]; | |
1491 | } XSaveXTILEDATA; | |
1492 | ||
10f0abcb YW |
1493 | typedef struct { |
1494 | uint64_t from; | |
1495 | uint64_t to; | |
1496 | uint64_t info; | |
1497 | } LBREntry; | |
1498 | ||
1499 | #define ARCH_LBR_NR_ENTRIES 32 | |
1500 | ||
1501 | /* Ext. save area 19: Supervisor mode Arch LBR state */ | |
1502 | typedef struct XSavesArchLBR { | |
1503 | uint64_t lbr_ctl; | |
1504 | uint64_t lbr_depth; | |
1505 | uint64_t ler_from; | |
1506 | uint64_t ler_to; | |
1507 | uint64_t ler_info; | |
1508 | LBREntry lbr_records[ARCH_LBR_NR_ENTRIES]; | |
1509 | } XSavesArchLBR; | |
1510 | ||
b503717d | 1511 | QEMU_BUILD_BUG_ON(sizeof(XSaveAVX) != 0x100); |
b503717d | 1512 | QEMU_BUILD_BUG_ON(sizeof(XSaveBNDREG) != 0x40); |
b503717d | 1513 | QEMU_BUILD_BUG_ON(sizeof(XSaveBNDCSR) != 0x40); |
b503717d | 1514 | QEMU_BUILD_BUG_ON(sizeof(XSaveOpmask) != 0x40); |
b503717d | 1515 | QEMU_BUILD_BUG_ON(sizeof(XSaveZMM_Hi256) != 0x200); |
b503717d | 1516 | QEMU_BUILD_BUG_ON(sizeof(XSaveHi16_ZMM) != 0x400); |
b503717d | 1517 | QEMU_BUILD_BUG_ON(sizeof(XSavePKRU) != 0x8); |
1f16764f JL |
1518 | QEMU_BUILD_BUG_ON(sizeof(XSaveXTILECFG) != 0x40); |
1519 | QEMU_BUILD_BUG_ON(sizeof(XSaveXTILEDATA) != 0x2000); | |
10f0abcb | 1520 | QEMU_BUILD_BUG_ON(sizeof(XSavesArchLBR) != 0x328); |
b503717d | 1521 | |
5aa10ab1 DE |
1522 | typedef struct ExtSaveArea { |
1523 | uint32_t feature, bits; | |
1524 | uint32_t offset, size; | |
131266b7 | 1525 | uint32_t ecx; |
5aa10ab1 DE |
1526 | } ExtSaveArea; |
1527 | ||
1f16764f | 1528 | #define XSAVE_STATE_AREA_COUNT (XSTATE_XTILE_DATA_BIT + 1) |
5aa10ab1 | 1529 | |
fea45008 | 1530 | extern ExtSaveArea x86_ext_save_areas[XSAVE_STATE_AREA_COUNT]; |
5aa10ab1 | 1531 | |
d362e757 JK |
1532 | typedef enum TPRAccess { |
1533 | TPR_ACCESS_READ, | |
1534 | TPR_ACCESS_WRITE, | |
1535 | } TPRAccess; | |
1536 | ||
7e3482f8 EH |
1537 | /* Cache information data structures: */ |
1538 | ||
1539 | enum CacheType { | |
5f00335a EH |
1540 | DATA_CACHE, |
1541 | INSTRUCTION_CACHE, | |
7e3482f8 EH |
1542 | UNIFIED_CACHE |
1543 | }; | |
1544 | ||
1545 | typedef struct CPUCacheInfo { | |
1546 | enum CacheType type; | |
1547 | uint8_t level; | |
1548 | /* Size in bytes */ | |
1549 | uint32_t size; | |
1550 | /* Line size, in bytes */ | |
1551 | uint16_t line_size; | |
1552 | /* | |
1553 | * Associativity. | |
1554 | * Note: representation of fully-associative caches is not implemented | |
1555 | */ | |
1556 | uint8_t associativity; | |
1557 | /* Physical line partitions. CPUID[0x8000001D].EBX, CPUID[4].EBX */ | |
1558 | uint8_t partitions; | |
1559 | /* Number of sets. CPUID[0x8000001D].ECX, CPUID[4].ECX */ | |
1560 | uint32_t sets; | |
1561 | /* | |
1562 | * Lines per tag. | |
1563 | * AMD-specific: CPUID[0x80000005], CPUID[0x80000006]. | |
1564 | * (Is this synonym to @partitions?) | |
1565 | */ | |
1566 | uint8_t lines_per_tag; | |
1567 | ||
1568 | /* Self-initializing cache */ | |
1569 | bool self_init; | |
1570 | /* | |
1571 | * WBINVD/INVD is not guaranteed to act upon lower level caches of | |
1572 | * non-originating threads sharing this cache. | |
1573 | * CPUID[4].EDX[bit 0], CPUID[0x8000001D].EDX[bit 0] | |
1574 | */ | |
1575 | bool no_invd_sharing; | |
1576 | /* | |
1577 | * Cache is inclusive of lower cache levels. | |
1578 | * CPUID[4].EDX[bit 1], CPUID[0x8000001D].EDX[bit 1]. | |
1579 | */ | |
1580 | bool inclusive; | |
1581 | /* | |
1582 | * A complex function is used to index the cache, potentially using all | |
1583 | * address bits. CPUID[4].EDX[bit 2]. | |
1584 | */ | |
1585 | bool complex_indexing; | |
1586 | } CPUCacheInfo; | |
1587 | ||
1588 | ||
6aaeb054 | 1589 | typedef struct CPUCaches { |
a9f27ea9 EH |
1590 | CPUCacheInfo *l1d_cache; |
1591 | CPUCacheInfo *l1i_cache; | |
1592 | CPUCacheInfo *l2_cache; | |
1593 | CPUCacheInfo *l3_cache; | |
6aaeb054 | 1594 | } CPUCaches; |
7e3482f8 | 1595 | |
577f02b8 RB |
1596 | typedef struct HVFX86LazyFlags { |
1597 | target_ulong result; | |
1598 | target_ulong auxbits; | |
1599 | } HVFX86LazyFlags; | |
1600 | ||
1ea4a06a | 1601 | typedef struct CPUArchState { |
2c0262af | 1602 | /* standard registers */ |
14ce26e7 FB |
1603 | target_ulong regs[CPU_NB_REGS]; |
1604 | target_ulong eip; | |
1605 | target_ulong eflags; /* eflags register. During CPU emulation, CC | |
2c0262af FB |
1606 | flags and DF are set to zero because they are |
1607 | stored elsewhere */ | |
1608 | ||
1609 | /* emulator internal eflags handling */ | |
14ce26e7 | 1610 | target_ulong cc_dst; |
988c3eb0 RH |
1611 | target_ulong cc_src; |
1612 | target_ulong cc_src2; | |
2c0262af FB |
1613 | uint32_t cc_op; |
1614 | int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */ | |
db620f46 FB |
1615 | uint32_t hflags; /* TB flags, see HF_xxx constants. These flags |
1616 | are known at translation time. */ | |
1617 | uint32_t hflags2; /* various other flags, see HF2_xxx constants. */ | |
2c0262af | 1618 | |
9df217a3 FB |
1619 | /* segments */ |
1620 | SegmentCache segs[6]; /* selector values */ | |
1621 | SegmentCache ldt; | |
1622 | SegmentCache tr; | |
1623 | SegmentCache gdt; /* only base and limit are used */ | |
1624 | SegmentCache idt; /* only base and limit are used */ | |
1625 | ||
db620f46 | 1626 | target_ulong cr[5]; /* NOTE: cr1 is unused */ |
8f515d38 ML |
1627 | |
1628 | bool pdptrs_valid; | |
1629 | uint64_t pdptrs[4]; | |
5ee0ffaa | 1630 | int32_t a20_mask; |
9df217a3 | 1631 | |
05e7e819 PB |
1632 | BNDReg bnd_regs[4]; |
1633 | BNDCSReg bndcs_regs; | |
1634 | uint64_t msr_bndcfgs; | |
2188cc52 | 1635 | uint64_t efer; |
05e7e819 | 1636 | |
43175fa9 PB |
1637 | /* Beginning of state preserved by INIT (dummy marker). */ |
1638 | struct {} start_init_save; | |
1639 | ||
2c0262af FB |
1640 | /* FPU state */ |
1641 | unsigned int fpstt; /* top of stack index */ | |
67b8f419 | 1642 | uint16_t fpus; |
eb831623 | 1643 | uint16_t fpuc; |
2c0262af | 1644 | uint8_t fptags[8]; /* 0 = valid, 1 = empty */ |
acc68836 | 1645 | FPReg fpregs[8]; |
42cc8fa6 JK |
1646 | /* KVM-only so far */ |
1647 | uint16_t fpop; | |
84abdd7d ZK |
1648 | uint16_t fpcs; |
1649 | uint16_t fpds; | |
42cc8fa6 JK |
1650 | uint64_t fpip; |
1651 | uint64_t fpdp; | |
2c0262af FB |
1652 | |
1653 | /* emulator internal variables */ | |
7a0e1f41 | 1654 | float_status fp_status; |
c31da136 | 1655 | floatx80 ft0; |
3b46e624 | 1656 | |
a35f3ec7 | 1657 | float_status mmx_status; /* for 3DNow! float ops */ |
7a0e1f41 | 1658 | float_status sse_status; |
664e0f19 | 1659 | uint32_t mxcsr; |
75f107a8 RH |
1660 | ZMMReg xmm_regs[CPU_NB_REGS == 8 ? 8 : 32] QEMU_ALIGNED(16); |
1661 | ZMMReg xmm_t0 QEMU_ALIGNED(16); | |
664e0f19 | 1662 | MMXReg mmx_t0; |
14ce26e7 | 1663 | |
9aecd6f8 | 1664 | uint64_t opmask_regs[NB_OPMASK_REGS]; |
e56dd3c7 JL |
1665 | #ifdef TARGET_X86_64 |
1666 | uint8_t xtilecfg[64]; | |
1667 | uint8_t xtiledata[8192]; | |
1668 | #endif | |
9aecd6f8 | 1669 | |
2c0262af FB |
1670 | /* sysenter registers */ |
1671 | uint32_t sysenter_cs; | |
2436b61a AZ |
1672 | target_ulong sysenter_esp; |
1673 | target_ulong sysenter_eip; | |
8d9bfc2b | 1674 | uint64_t star; |
0573fbfc | 1675 | |
5cc1d1e6 | 1676 | uint64_t vm_hsave; |
0573fbfc | 1677 | |
14ce26e7 | 1678 | #ifdef TARGET_X86_64 |
14ce26e7 FB |
1679 | target_ulong lstar; |
1680 | target_ulong cstar; | |
1681 | target_ulong fmask; | |
1682 | target_ulong kernelgsbase; | |
1683 | #endif | |
58fe2f10 | 1684 | |
f28558d3 | 1685 | uint64_t tsc_adjust; |
aa82ba54 | 1686 | uint64_t tsc_deadline; |
7616f1c2 PB |
1687 | uint64_t tsc_aux; |
1688 | ||
1689 | uint64_t xcr0; | |
7ba1e619 | 1690 | |
18559232 | 1691 | uint64_t mcg_status; |
21e87c46 | 1692 | uint64_t msr_ia32_misc_enable; |
0779caeb | 1693 | uint64_t msr_ia32_feature_control; |
db888065 | 1694 | uint64_t msr_ia32_sgxlepubkeyhash[4]; |
18559232 | 1695 | |
0d894367 PB |
1696 | uint64_t msr_fixed_ctr_ctrl; |
1697 | uint64_t msr_global_ctrl; | |
1698 | uint64_t msr_global_status; | |
1699 | uint64_t msr_global_ovf_ctrl; | |
1700 | uint64_t msr_fixed_counters[MAX_FIXED_COUNTERS]; | |
1701 | uint64_t msr_gp_counters[MAX_GP_COUNTERS]; | |
1702 | uint64_t msr_gp_evtsel[MAX_GP_COUNTERS]; | |
43175fa9 PB |
1703 | |
1704 | uint64_t pat; | |
1705 | uint32_t smbase; | |
e13713db | 1706 | uint64_t msr_smi_count; |
43175fa9 | 1707 | |
7616f1c2 | 1708 | uint32_t pkru; |
e7e7bdab | 1709 | uint32_t pkrs; |
2a9758c5 | 1710 | uint32_t tsx_ctrl; |
7616f1c2 | 1711 | |
a33a2cfe | 1712 | uint64_t spec_ctrl; |
cabf9862 | 1713 | uint64_t amd_tsc_scale_msr; |
cfeea0c0 | 1714 | uint64_t virt_ssbd; |
a33a2cfe | 1715 | |
43175fa9 PB |
1716 | /* End of state preserved by INIT (dummy marker). */ |
1717 | struct {} end_init_save; | |
1718 | ||
1719 | uint64_t system_time_msr; | |
1720 | uint64_t wall_clock_msr; | |
1721 | uint64_t steal_time_msr; | |
1722 | uint64_t async_pf_en_msr; | |
db5daafa | 1723 | uint64_t async_pf_int_msr; |
43175fa9 | 1724 | uint64_t pv_eoi_en_msr; |
d645e132 | 1725 | uint64_t poll_control_msr; |
43175fa9 | 1726 | |
da1cc323 | 1727 | /* Partition-wide HV MSRs, will be updated only on the first vcpu */ |
1c90ef26 VR |
1728 | uint64_t msr_hv_hypercall; |
1729 | uint64_t msr_hv_guest_os_id; | |
48a5f3bc | 1730 | uint64_t msr_hv_tsc; |
73d24074 JD |
1731 | uint64_t msr_hv_syndbg_control; |
1732 | uint64_t msr_hv_syndbg_status; | |
1733 | uint64_t msr_hv_syndbg_send_page; | |
1734 | uint64_t msr_hv_syndbg_recv_page; | |
1735 | uint64_t msr_hv_syndbg_pending_page; | |
1736 | uint64_t msr_hv_syndbg_options; | |
da1cc323 EY |
1737 | |
1738 | /* Per-VCPU HV MSRs */ | |
1739 | uint64_t msr_hv_vapic; | |
5e953812 | 1740 | uint64_t msr_hv_crash_params[HV_CRASH_PARAMS]; |
46eb8f98 | 1741 | uint64_t msr_hv_runtime; |
866eea9a | 1742 | uint64_t msr_hv_synic_control; |
866eea9a AS |
1743 | uint64_t msr_hv_synic_evt_page; |
1744 | uint64_t msr_hv_synic_msg_page; | |
5e953812 RK |
1745 | uint64_t msr_hv_synic_sint[HV_SINT_COUNT]; |
1746 | uint64_t msr_hv_stimer_config[HV_STIMER_COUNT]; | |
1747 | uint64_t msr_hv_stimer_count[HV_STIMER_COUNT]; | |
ba6a4fd9 VK |
1748 | uint64_t msr_hv_reenlightenment_control; |
1749 | uint64_t msr_hv_tsc_emulation_control; | |
1750 | uint64_t msr_hv_tsc_emulation_status; | |
18559232 | 1751 | |
b77146e9 CP |
1752 | uint64_t msr_rtit_ctrl; |
1753 | uint64_t msr_rtit_status; | |
1754 | uint64_t msr_rtit_output_base; | |
1755 | uint64_t msr_rtit_output_mask; | |
1756 | uint64_t msr_rtit_cr3_match; | |
1757 | uint64_t msr_rtit_addrs[MAX_RTIT_ADDRS]; | |
1758 | ||
cdec2b75 ZG |
1759 | /* Per-VCPU XFD MSRs */ |
1760 | uint64_t msr_xfd; | |
1761 | uint64_t msr_xfd_err; | |
1762 | ||
12703d4e YW |
1763 | /* Per-VCPU Arch LBR MSRs */ |
1764 | uint64_t msr_lbr_ctl; | |
1765 | uint64_t msr_lbr_depth; | |
1766 | LBREntry lbr_records[ARCH_LBR_NR_ENTRIES]; | |
1767 | ||
2c0262af | 1768 | /* exception/interrupt handling */ |
2c0262af FB |
1769 | int error_code; |
1770 | int exception_is_int; | |
826461bb | 1771 | target_ulong exception_next_eip; |
d0052339 | 1772 | target_ulong dr[8]; /* debug registers; note dr4 and dr5 are unused */ |
01df040b | 1773 | union { |
f0c3c505 | 1774 | struct CPUBreakpoint *cpu_breakpoint[4]; |
ff4700b0 | 1775 | struct CPUWatchpoint *cpu_watchpoint[4]; |
01df040b | 1776 | }; /* break/watchpoints for dr[0..3] */ |
678dde13 | 1777 | int old_exception; /* exception in flight */ |
2c0262af | 1778 | |
43175fa9 PB |
1779 | uint64_t vm_vmcb; |
1780 | uint64_t tsc_offset; | |
1781 | uint64_t intercept; | |
1782 | uint16_t intercept_cr_read; | |
1783 | uint16_t intercept_cr_write; | |
1784 | uint16_t intercept_dr_read; | |
1785 | uint16_t intercept_dr_write; | |
1786 | uint32_t intercept_exceptions; | |
fe441054 JK |
1787 | uint64_t nested_cr3; |
1788 | uint32_t nested_pg_mode; | |
43175fa9 | 1789 | uint8_t v_tpr; |
e3126a5c | 1790 | uint32_t int_ctl; |
43175fa9 | 1791 | |
d8f771d9 JK |
1792 | /* KVM states, automatically cleared on reset */ |
1793 | uint8_t nmi_injected; | |
1794 | uint8_t nmi_pending; | |
1795 | ||
fe441054 JK |
1796 | uintptr_t retaddr; |
1797 | ||
1f5c00cf AB |
1798 | /* Fields up to this point are cleared by a CPU reset */ |
1799 | struct {} end_reset_fields; | |
1800 | ||
e8b5fae5 | 1801 | /* Fields after this point are preserved across CPU reset. */ |
ebda377f | 1802 | |
14ce26e7 | 1803 | /* processor features (e.g. for CPUID insn) */ |
80db491d JL |
1804 | /* Minimum cpuid leaf 7 value */ |
1805 | uint32_t cpuid_level_func7; | |
1806 | /* Actual cpuid leaf 7 value */ | |
1807 | uint32_t cpuid_min_level_func7; | |
c39c0edf EH |
1808 | /* Minimum level/xlevel/xlevel2, based on CPU model + features */ |
1809 | uint32_t cpuid_min_level, cpuid_min_xlevel, cpuid_min_xlevel2; | |
1810 | /* Maximum level/xlevel/xlevel2 value for auto-assignment: */ | |
1811 | uint32_t cpuid_max_level, cpuid_max_xlevel, cpuid_max_xlevel2; | |
1812 | /* Actual level/xlevel/xlevel2 value: */ | |
1813 | uint32_t cpuid_level, cpuid_xlevel, cpuid_xlevel2; | |
14ce26e7 FB |
1814 | uint32_t cpuid_vendor1; |
1815 | uint32_t cpuid_vendor2; | |
1816 | uint32_t cpuid_vendor3; | |
1817 | uint32_t cpuid_version; | |
0514ef2f | 1818 | FeatureWordArray features; |
d4a606b3 EH |
1819 | /* Features that were explicitly enabled/disabled */ |
1820 | FeatureWordArray user_features; | |
8d9bfc2b | 1821 | uint32_t cpuid_model[12]; |
a9f27ea9 EH |
1822 | /* Cache information for CPUID. When legacy-cache=on, the cache data |
1823 | * on each CPUID leaf will be different, because we keep compatibility | |
1824 | * with old QEMU versions. | |
1825 | */ | |
1826 | CPUCaches cache_info_cpuid2, cache_info_cpuid4, cache_info_amd; | |
3b46e624 | 1827 | |
165d9b82 AL |
1828 | /* MTRRs */ |
1829 | uint64_t mtrr_fixed[11]; | |
1830 | uint64_t mtrr_deftype; | |
d8b5c67b | 1831 | MTRRVar mtrr_var[MSR_MTRRcap_VCNT]; |
165d9b82 | 1832 | |
7ba1e619 | 1833 | /* For KVM */ |
f8d926e9 | 1834 | uint32_t mp_state; |
fd13f23b | 1835 | int32_t exception_nr; |
0e607a80 | 1836 | int32_t interrupt_injected; |
a0fb002c | 1837 | uint8_t soft_interrupt; |
fd13f23b LA |
1838 | uint8_t exception_pending; |
1839 | uint8_t exception_injected; | |
a0fb002c | 1840 | uint8_t has_error_code; |
fd13f23b LA |
1841 | uint8_t exception_has_payload; |
1842 | uint64_t exception_payload; | |
12f89a39 | 1843 | uint8_t triple_fault_pending; |
c97d6d2c | 1844 | uint32_t ins_len; |
a0fb002c | 1845 | uint32_t sipi_vector; |
b8cc45d6 | 1846 | bool tsc_valid; |
06ef227e | 1847 | int64_t tsc_khz; |
36f96c4b | 1848 | int64_t user_tsc_khz; /* for sanity check only */ |
73b994f6 | 1849 | uint64_t apic_bus_freq; |
5286c366 | 1850 | uint64_t tsc; |
5b8063c4 LA |
1851 | #if defined(CONFIG_KVM) || defined(CONFIG_HVF) |
1852 | void *xsave_buf; | |
c0198c5f | 1853 | uint32_t xsave_buf_len; |
5b8063c4 | 1854 | #endif |
ebbfef2f LA |
1855 | #if defined(CONFIG_KVM) |
1856 | struct kvm_nested_state *nested_state; | |
27d4075d DW |
1857 | MemoryRegion *xen_vcpu_info_mr; |
1858 | void *xen_vcpu_info_hva; | |
c345104c JM |
1859 | uint64_t xen_vcpu_info_gpa; |
1860 | uint64_t xen_vcpu_info_default_gpa; | |
f0689302 | 1861 | uint64_t xen_vcpu_time_info_gpa; |
5092db87 | 1862 | uint64_t xen_vcpu_runstate_gpa; |
105b47fd | 1863 | uint8_t xen_vcpu_callback_vector; |
ddf0fd9a | 1864 | bool xen_callback_asserted; |
c723d4c1 DW |
1865 | uint16_t xen_virq[XEN_NR_VIRQS]; |
1866 | uint64_t xen_singleshot_timer_ns; | |
b746a779 JM |
1867 | QEMUTimer *xen_singleshot_timer; |
1868 | uint64_t xen_periodic_timer_period; | |
1869 | QEMUTimer *xen_periodic_timer; | |
1870 | QemuMutex xen_timers_lock; | |
ebbfef2f | 1871 | #endif |
c97d6d2c | 1872 | #if defined(CONFIG_HVF) |
577f02b8 | 1873 | HVFX86LazyFlags hvf_lflags; |
fe76b09c | 1874 | void *hvf_mmio_buf; |
c97d6d2c | 1875 | #endif |
fabacc0f | 1876 | |
ac6c4120 | 1877 | uint64_t mcg_cap; |
ac6c4120 | 1878 | uint64_t mcg_ctl; |
87f8b626 | 1879 | uint64_t mcg_ext_ctl; |
ac6c4120 | 1880 | uint64_t mce_banks[MCE_BANKS_DEF*4]; |
7616f1c2 | 1881 | uint64_t xstate_bv; |
5a2d0e57 AJ |
1882 | |
1883 | /* vmstate */ | |
1884 | uint16_t fpus_vmstate; | |
1885 | uint16_t fptag_vmstate; | |
1886 | uint16_t fpregs_format_vmstate; | |
f1665b21 | 1887 | |
18cd2c17 | 1888 | uint64_t xss; |
65087997 | 1889 | uint32_t umwait; |
d362e757 JK |
1890 | |
1891 | TPRAccess tpr_access_type; | |
c26ae610 | 1892 | |
aa1878fb | 1893 | /* Number of dies within this CPU package. */ |
c26ae610 | 1894 | unsigned nr_dies; |
2c0262af FB |
1895 | } CPUX86State; |
1896 | ||
d71b62a1 EH |
1897 | struct kvm_msrs; |
1898 | ||
4da6f8d9 PB |
1899 | /** |
1900 | * X86CPU: | |
1901 | * @env: #CPUX86State | |
1902 | * @migratable: If set, only migratable flags will be accepted when "enforce" | |
1903 | * mode is used, and only migratable flags will be included in the "host" | |
1904 | * CPU model. | |
1905 | * | |
1906 | * An x86 CPU. | |
1907 | */ | |
b36e239e | 1908 | struct ArchCPU { |
4da6f8d9 | 1909 | CPUState parent_obj; |
4da6f8d9 PB |
1910 | |
1911 | CPUX86State env; | |
2a693142 | 1912 | VMChangeStateEntry *vmsentry; |
4da6f8d9 | 1913 | |
4e45aff3 PB |
1914 | uint64_t ucode_rev; |
1915 | ||
4f2beda4 | 1916 | uint32_t hyperv_spinlock_attempts; |
08856771 | 1917 | char *hyperv_vendor; |
9b4cf107 | 1918 | bool hyperv_synic_kvm_only; |
2d384d7c | 1919 | uint64_t hyperv_features; |
e48ddcc6 | 1920 | bool hyperv_passthrough; |
30d6ff66 | 1921 | OnOffAuto hyperv_no_nonarch_cs; |
08856771 | 1922 | uint32_t hyperv_vendor_id[3]; |
735db465 | 1923 | uint32_t hyperv_interface_id[4]; |
23eb5d03 | 1924 | uint32_t hyperv_limits[3]; |
70367f09 | 1925 | bool hyperv_enforce_cpuid; |
af7228b8 VK |
1926 | uint32_t hyperv_ver_id_build; |
1927 | uint16_t hyperv_ver_id_major; | |
1928 | uint16_t hyperv_ver_id_minor; | |
1929 | uint32_t hyperv_ver_id_sp; | |
1930 | uint8_t hyperv_ver_id_sb; | |
1931 | uint32_t hyperv_ver_id_sn; | |
2d384d7c | 1932 | |
4da6f8d9 PB |
1933 | bool check_cpuid; |
1934 | bool enforce_cpuid; | |
dac1deae EH |
1935 | /* |
1936 | * Force features to be enabled even if the host doesn't support them. | |
1937 | * This is dangerous and should be done only for testing CPUID | |
1938 | * compatibility. | |
1939 | */ | |
1940 | bool force_features; | |
4da6f8d9 | 1941 | bool expose_kvm; |
1ce36bfe | 1942 | bool expose_tcg; |
4da6f8d9 | 1943 | bool migratable; |
990e0be2 | 1944 | bool migrate_smi_count; |
44bd8e53 | 1945 | bool max_features; /* Enable all supported features automatically */ |
d9c84f19 | 1946 | uint32_t apic_id; |
4da6f8d9 | 1947 | |
9954a158 PDJ |
1948 | /* Enables publishing of TSC increment and Local APIC bus frequencies to |
1949 | * the guest OS in CPUID page 0x40000010, the same way that VMWare does. */ | |
1950 | bool vmware_cpuid_freq; | |
1951 | ||
4da6f8d9 PB |
1952 | /* if true the CPUID code directly forward host cache leaves to the guest */ |
1953 | bool cache_info_passthrough; | |
1954 | ||
2266d443 MT |
1955 | /* if true the CPUID code directly forwards |
1956 | * host monitor/mwait leaves to the guest */ | |
1957 | struct { | |
1958 | uint32_t eax; | |
1959 | uint32_t ebx; | |
1960 | uint32_t ecx; | |
1961 | uint32_t edx; | |
1962 | } mwait; | |
1963 | ||
4da6f8d9 | 1964 | /* Features that were filtered out because of missing host capabilities */ |
f69ecddb | 1965 | FeatureWordArray filtered_features; |
4da6f8d9 PB |
1966 | |
1967 | /* Enable PMU CPUID bits. This can't be enabled by default yet because | |
1968 | * it doesn't have ABI stability guarantees, as it passes all PMU CPUID | |
1969 | * bits returned by GET_SUPPORTED_CPUID (that depend on host CPU and kernel | |
1970 | * capabilities) directly to the guest. | |
1971 | */ | |
1972 | bool enable_pmu; | |
1973 | ||
f06d8a18 YW |
1974 | /* |
1975 | * Enable LBR_FMT bits of IA32_PERF_CAPABILITIES MSR. | |
1976 | * This can't be initialized with a default because it doesn't have | |
1977 | * stable ABI support yet. It is only allowed to pass all LBR_FMT bits | |
1978 | * returned by kvm_arch_get_supported_msr_feature()(which depends on both | |
1979 | * host CPU and kernel capabilities) to the guest. | |
1980 | */ | |
1981 | uint64_t lbr_fmt; | |
1982 | ||
87f8b626 AR |
1983 | /* LMCE support can be enabled/disabled via cpu option 'lmce=on/off'. It is |
1984 | * disabled by default to avoid breaking migration between QEMU with | |
1985 | * different LMCE configurations. | |
1986 | */ | |
1987 | bool enable_lmce; | |
1988 | ||
14c985cf LM |
1989 | /* Compatibility bits for old machine types. |
1990 | * If true present virtual l3 cache for VM, the vcpus in the same virtual | |
1991 | * socket share an virtual l3 cache. | |
1992 | */ | |
1993 | bool enable_l3_cache; | |
1994 | ||
ab8f992e BM |
1995 | /* Compatibility bits for old machine types. |
1996 | * If true present the old cache topology information | |
1997 | */ | |
1998 | bool legacy_cache; | |
1999 | ||
5232d00a RK |
2000 | /* Compatibility bits for old machine types: */ |
2001 | bool enable_cpuid_0xb; | |
2002 | ||
c39c0edf EH |
2003 | /* Enable auto level-increase for all CPUID leaves */ |
2004 | bool full_cpuid_auto_level; | |
2005 | ||
a7a0da84 MR |
2006 | /* Only advertise CPUID leaves defined by the vendor */ |
2007 | bool vendor_cpuid_only; | |
2008 | ||
f24c3a79 LK |
2009 | /* Enable auto level-increase for Intel Processor Trace leave */ |
2010 | bool intel_pt_auto_level; | |
2011 | ||
fcc35e7c DDAG |
2012 | /* if true fill the top bits of the MTRR_PHYSMASKn variable range */ |
2013 | bool fill_mtrr_mask; | |
2014 | ||
11f6fee5 DDAG |
2015 | /* if true override the phys_bits value with a value read from the host */ |
2016 | bool host_phys_bits; | |
2017 | ||
258fe08b EH |
2018 | /* if set, limit maximum value for phys_bits when host_phys_bits is true */ |
2019 | uint8_t host_phys_bits_limit; | |
2020 | ||
fc3a1fd7 DDAG |
2021 | /* Stop SMI delivery for migration compatibility with old machines */ |
2022 | bool kvm_no_smi_migration; | |
2023 | ||
988f7b8b VK |
2024 | /* Forcefully disable KVM PV features not exposed in guest CPUIDs */ |
2025 | bool kvm_pv_enforce_cpuid; | |
2026 | ||
af45907a DDAG |
2027 | /* Number of physical address bits supported */ |
2028 | uint32_t phys_bits; | |
2029 | ||
513ba32d GH |
2030 | /* |
2031 | * Number of guest physical address bits available. Usually this is | |
2032 | * identical to host physical address bits. With NPT or EPT 4-level | |
2033 | * paging, guest physical address space might be restricted to 48 bits | |
2034 | * even if the host cpu supports more physical address bits. | |
2035 | */ | |
2036 | uint32_t guest_phys_bits; | |
2037 | ||
4da6f8d9 PB |
2038 | /* in order to simplify APIC support, we leave this pointer to the |
2039 | user */ | |
2040 | struct DeviceState *apic_state; | |
2041 | struct MemoryRegion *cpu_as_root, *cpu_as_mem, *smram; | |
2042 | Notifier machine_done; | |
d71b62a1 EH |
2043 | |
2044 | struct kvm_msrs *kvm_msr_buf; | |
d89c2b8b | 2045 | |
15f8b142 | 2046 | int32_t node_id; /* NUMA node this CPU belongs to */ |
d89c2b8b | 2047 | int32_t socket_id; |
176d2cda | 2048 | int32_t die_id; |
d89c2b8b IM |
2049 | int32_t core_id; |
2050 | int32_t thread_id; | |
6c69dfb6 GA |
2051 | |
2052 | int32_t hv_max_vps; | |
f66b8a83 JM |
2053 | |
2054 | bool xen_vapic; | |
4da6f8d9 PB |
2055 | }; |
2056 | ||
9348028e PMD |
2057 | typedef struct X86CPUModel X86CPUModel; |
2058 | ||
2059 | /** | |
2060 | * X86CPUClass: | |
2061 | * @cpu_def: CPU model definition | |
2062 | * @host_cpuid_required: Whether CPU model requires cpuid from host. | |
2063 | * @ordering: Ordering on the "-cpu help" CPU model list. | |
2064 | * @migration_safe: See CpuDefinitionInfo::migration_safe | |
2065 | * @static_model: See CpuDefinitionInfo::static | |
2066 | * @parent_realize: The parent class' realize handler. | |
2067 | * @parent_phases: The parent class' reset phase handlers. | |
2068 | * | |
2069 | * An x86 CPU model or family. | |
2070 | */ | |
2071 | struct X86CPUClass { | |
2072 | CPUClass parent_class; | |
2073 | ||
2074 | /* | |
2075 | * CPU definition, automatically loaded by instance_init if not NULL. | |
2076 | * Should be eventually replaced by subclass-specific property defaults. | |
2077 | */ | |
2078 | X86CPUModel *model; | |
2079 | ||
2080 | bool host_cpuid_required; | |
2081 | int ordering; | |
2082 | bool migration_safe; | |
2083 | bool static_model; | |
2084 | ||
2085 | /* | |
2086 | * Optional description of CPU model. | |
2087 | * If unavailable, cpu_def->model_id is used. | |
2088 | */ | |
2089 | const char *model_description; | |
2090 | ||
2091 | DeviceRealize parent_realize; | |
2092 | DeviceUnrealize parent_unrealize; | |
2093 | ResettablePhases parent_phases; | |
2094 | }; | |
4da6f8d9 PB |
2095 | |
2096 | #ifndef CONFIG_USER_ONLY | |
ac701a4f | 2097 | extern const VMStateDescription vmstate_x86_cpu; |
4da6f8d9 PB |
2098 | #endif |
2099 | ||
92d5f1a4 | 2100 | int x86_cpu_pending_interrupt(CPUState *cs, int interrupt_request); |
4da6f8d9 PB |
2101 | |
2102 | int x86_cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cpu, | |
1af0006a | 2103 | int cpuid, DumpState *s); |
4da6f8d9 | 2104 | int x86_cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cpu, |
1af0006a | 2105 | int cpuid, DumpState *s); |
4da6f8d9 | 2106 | int x86_cpu_write_elf64_qemunote(WriteCoreDumpFunction f, CPUState *cpu, |
1af0006a | 2107 | DumpState *s); |
4da6f8d9 | 2108 | int x86_cpu_write_elf32_qemunote(WriteCoreDumpFunction f, CPUState *cpu, |
1af0006a | 2109 | DumpState *s); |
4da6f8d9 | 2110 | |
8a5b974b | 2111 | bool x86_cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list, |
4da6f8d9 PB |
2112 | Error **errp); |
2113 | ||
90c84c56 | 2114 | void x86_cpu_dump_state(CPUState *cs, FILE *f, int flags); |
4da6f8d9 | 2115 | |
a010bdbe | 2116 | int x86_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg); |
4da6f8d9 PB |
2117 | int x86_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg); |
2118 | ||
0442428a | 2119 | void x86_cpu_list(void); |
317ac620 | 2120 | int cpu_x86_support_mca_broadcast(CPUX86State *env); |
b5ec5ce0 | 2121 | |
76d0042b | 2122 | #ifndef CONFIG_USER_ONLY |
6d2d454a PMD |
2123 | hwaddr x86_cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr, |
2124 | MemTxAttrs *attrs); | |
d720b93d | 2125 | int cpu_get_pic_interrupt(CPUX86State *s); |
7ce08865 | 2126 | |
bad5cfcd | 2127 | /* MS-DOS compatibility mode FPU exception support */ |
6f529b75 | 2128 | void x86_register_ferr_irq(qemu_irq irq); |
83a3d9c7 | 2129 | void fpu_check_raise_ferr_irq(CPUX86State *s); |
bf13bfab | 2130 | void cpu_set_ignne(void); |
83a3d9c7 | 2131 | void cpu_clear_ignne(void); |
7ce08865 | 2132 | #endif |
83a3d9c7 | 2133 | |
5e76d84e PB |
2134 | /* mpx_helper.c */ |
2135 | void cpu_sync_bndcs_hflags(CPUX86State *env); | |
2c0262af FB |
2136 | |
2137 | /* this function must always be used to load data in the segment | |
2138 | cache: it synchronizes the hflags with the segment cache values */ | |
5fafdf24 | 2139 | static inline void cpu_x86_load_seg_cache(CPUX86State *env, |
c117e5b1 | 2140 | X86Seg seg_reg, unsigned int selector, |
8988ae89 | 2141 | target_ulong base, |
5fafdf24 | 2142 | unsigned int limit, |
2c0262af FB |
2143 | unsigned int flags) |
2144 | { | |
2145 | SegmentCache *sc; | |
2146 | unsigned int new_hflags; | |
3b46e624 | 2147 | |
2c0262af FB |
2148 | sc = &env->segs[seg_reg]; |
2149 | sc->selector = selector; | |
2150 | sc->base = base; | |
2151 | sc->limit = limit; | |
2152 | sc->flags = flags; | |
2153 | ||
2154 | /* update the hidden flags */ | |
14ce26e7 FB |
2155 | { |
2156 | if (seg_reg == R_CS) { | |
2157 | #ifdef TARGET_X86_64 | |
2158 | if ((env->hflags & HF_LMA_MASK) && (flags & DESC_L_MASK)) { | |
2159 | /* long mode */ | |
2160 | env->hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK; | |
2161 | env->hflags &= ~(HF_ADDSEG_MASK); | |
5fafdf24 | 2162 | } else |
14ce26e7 FB |
2163 | #endif |
2164 | { | |
2165 | /* legacy / compatibility case */ | |
2166 | new_hflags = (env->segs[R_CS].flags & DESC_B_MASK) | |
2167 | >> (DESC_B_SHIFT - HF_CS32_SHIFT); | |
2168 | env->hflags = (env->hflags & ~(HF_CS32_MASK | HF_CS64_MASK)) | | |
2169 | new_hflags; | |
2170 | } | |
7125c937 PB |
2171 | } |
2172 | if (seg_reg == R_SS) { | |
2173 | int cpl = (flags >> DESC_DPL_SHIFT) & 3; | |
7848c8d1 KC |
2174 | #if HF_CPL_MASK != 3 |
2175 | #error HF_CPL_MASK is hardcoded | |
2176 | #endif | |
2177 | env->hflags = (env->hflags & ~HF_CPL_MASK) | cpl; | |
5e76d84e PB |
2178 | /* Possibly switch between BNDCFGS and BNDCFGU */ |
2179 | cpu_sync_bndcs_hflags(env); | |
14ce26e7 FB |
2180 | } |
2181 | new_hflags = (env->segs[R_SS].flags & DESC_B_MASK) | |
2182 | >> (DESC_B_SHIFT - HF_SS32_SHIFT); | |
2183 | if (env->hflags & HF_CS64_MASK) { | |
2184 | /* zero base assumed for DS, ES and SS in long mode */ | |
5fafdf24 | 2185 | } else if (!(env->cr[0] & CR0_PE_MASK) || |
735a8fd3 FB |
2186 | (env->eflags & VM_MASK) || |
2187 | !(env->hflags & HF_CS32_MASK)) { | |
14ce26e7 FB |
2188 | /* XXX: try to avoid this test. The problem comes from the |
2189 | fact that is real mode or vm86 mode we only modify the | |
2190 | 'base' and 'selector' fields of the segment cache to go | |
2191 | faster. A solution may be to force addseg to one in | |
2192 | translate-i386.c. */ | |
2193 | new_hflags |= HF_ADDSEG_MASK; | |
2194 | } else { | |
5fafdf24 | 2195 | new_hflags |= ((env->segs[R_DS].base | |
735a8fd3 | 2196 | env->segs[R_ES].base | |
5fafdf24 | 2197 | env->segs[R_SS].base) != 0) << |
14ce26e7 FB |
2198 | HF_ADDSEG_SHIFT; |
2199 | } | |
5fafdf24 | 2200 | env->hflags = (env->hflags & |
14ce26e7 | 2201 | ~(HF_SS32_MASK | HF_ADDSEG_MASK)) | new_hflags; |
2c0262af | 2202 | } |
2c0262af FB |
2203 | } |
2204 | ||
e9f9d6b1 | 2205 | static inline void cpu_x86_load_seg_cache_sipi(X86CPU *cpu, |
e6a33e45 | 2206 | uint8_t sipi_vector) |
0e26b7b8 | 2207 | { |
259186a7 | 2208 | CPUState *cs = CPU(cpu); |
e9f9d6b1 AF |
2209 | CPUX86State *env = &cpu->env; |
2210 | ||
0e26b7b8 BS |
2211 | env->eip = 0; |
2212 | cpu_x86_load_seg_cache(env, R_CS, sipi_vector << 8, | |
2213 | sipi_vector << 12, | |
2214 | env->segs[R_CS].limit, | |
2215 | env->segs[R_CS].flags); | |
259186a7 | 2216 | cs->halted = 0; |
0e26b7b8 BS |
2217 | } |
2218 | ||
84273177 JK |
2219 | int cpu_x86_get_descr_debug(CPUX86State *env, unsigned int selector, |
2220 | target_ulong *base, unsigned int *limit, | |
2221 | unsigned int *flags); | |
2222 | ||
d9957a8b | 2223 | /* op_helper.c */ |
1f1af9fd | 2224 | /* used for debug or cpu save/restore */ |
1f1af9fd | 2225 | |
d9957a8b | 2226 | /* cpu-exec.c */ |
2c0262af FB |
2227 | /* the following helpers are only usable in user mode simulation as |
2228 | they can trigger unexpected exceptions */ | |
c117e5b1 | 2229 | void cpu_x86_load_seg(CPUX86State *s, X86Seg seg_reg, int selector); |
6f12a2a6 FB |
2230 | void cpu_x86_fsave(CPUX86State *s, target_ulong ptr, int data32); |
2231 | void cpu_x86_frstor(CPUX86State *s, target_ulong ptr, int data32); | |
1c1df019 PK |
2232 | void cpu_x86_fxsave(CPUX86State *s, target_ulong ptr); |
2233 | void cpu_x86_fxrstor(CPUX86State *s, target_ulong ptr); | |
5d245678 PB |
2234 | void cpu_x86_xsave(CPUX86State *s, target_ulong ptr); |
2235 | void cpu_x86_xrstor(CPUX86State *s, target_ulong ptr); | |
2c0262af | 2236 | |
f4f1110e | 2237 | /* cpu.c */ |
f5cc5a5c CF |
2238 | void x86_cpu_vendor_words2str(char *dst, uint32_t vendor1, |
2239 | uint32_t vendor2, uint32_t vendor3); | |
2240 | typedef struct PropValue { | |
2241 | const char *prop, *value; | |
2242 | } PropValue; | |
2243 | void x86_cpu_apply_props(X86CPU *cpu, PropValue *props); | |
2244 | ||
ec19444a MS |
2245 | void x86_cpu_after_reset(X86CPU *cpu); |
2246 | ||
97afb47e LL |
2247 | uint32_t cpu_x86_virtual_addr_width(CPUX86State *env); |
2248 | ||
f5cc5a5c | 2249 | /* cpu.c other functions (cpuid) */ |
c6dc6f63 AP |
2250 | void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count, |
2251 | uint32_t *eax, uint32_t *ebx, | |
2252 | uint32_t *ecx, uint32_t *edx); | |
0e26b7b8 | 2253 | void cpu_clear_apic_feature(CPUX86State *env); |
b5ee0468 | 2254 | void cpu_set_apic_feature(CPUX86State *env); |
bb44e0d1 JK |
2255 | void host_cpuid(uint32_t function, uint32_t count, |
2256 | uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx); | |
b5ee0468 | 2257 | bool cpu_has_x2apic_feature(CPUX86State *env); |
c6dc6f63 | 2258 | |
d9957a8b | 2259 | /* helper.c */ |
cc36a7a2 | 2260 | void x86_cpu_set_a20(X86CPU *cpu, int a20_state); |
608db8db | 2261 | void cpu_sync_avx_hflag(CPUX86State *env); |
2c0262af | 2262 | |
b216aa6c | 2263 | #ifndef CONFIG_USER_ONLY |
f8c45c65 PB |
2264 | static inline int x86_asidx_from_attrs(CPUState *cs, MemTxAttrs attrs) |
2265 | { | |
2266 | return !!attrs.secure; | |
2267 | } | |
2268 | ||
2269 | static inline AddressSpace *cpu_addressspace(CPUState *cs, MemTxAttrs attrs) | |
2270 | { | |
2271 | return cpu_get_address_space(cs, cpu_asidx_from_attrs(cs, attrs)); | |
2272 | } | |
2273 | ||
63087289 CF |
2274 | /* |
2275 | * load efer and update the corresponding hflags. XXX: do consistency | |
2276 | * checks with cpuid bits? | |
2277 | */ | |
2278 | void cpu_load_efer(CPUX86State *env, uint64_t val); | |
b216aa6c PB |
2279 | uint8_t x86_ldub_phys(CPUState *cs, hwaddr addr); |
2280 | uint32_t x86_lduw_phys(CPUState *cs, hwaddr addr); | |
2281 | uint32_t x86_ldl_phys(CPUState *cs, hwaddr addr); | |
2282 | uint64_t x86_ldq_phys(CPUState *cs, hwaddr addr); | |
2283 | void x86_stb_phys(CPUState *cs, hwaddr addr, uint8_t val); | |
2284 | void x86_stl_phys_notdirty(CPUState *cs, hwaddr addr, uint32_t val); | |
2285 | void x86_stw_phys(CPUState *cs, hwaddr addr, uint32_t val); | |
2286 | void x86_stl_phys(CPUState *cs, hwaddr addr, uint32_t val); | |
2287 | void x86_stq_phys(CPUState *cs, hwaddr addr, uint64_t val); | |
2288 | #endif | |
2289 | ||
d9957a8b BS |
2290 | /* will be suppressed */ |
2291 | void cpu_x86_update_cr0(CPUX86State *env, uint32_t new_cr0); | |
2292 | void cpu_x86_update_cr3(CPUX86State *env, target_ulong new_cr3); | |
2293 | void cpu_x86_update_cr4(CPUX86State *env, uint32_t new_cr4); | |
93d00d0f | 2294 | void cpu_x86_update_dr7(CPUX86State *env, uint32_t new_dr7); |
d9957a8b | 2295 | |
d9957a8b | 2296 | /* hw/pc.c */ |
d9957a8b | 2297 | uint64_t cpu_get_tsc(CPUX86State *env); |
6fd805e1 | 2298 | |
0dacec87 | 2299 | #define CPU_RESOLVING_TYPE TYPE_X86_CPU |
311ca98d IM |
2300 | |
2301 | #ifdef TARGET_X86_64 | |
2302 | #define TARGET_DEFAULT_CPU_TYPE X86_CPU_TYPE_NAME("qemu64") | |
2303 | #else | |
2304 | #define TARGET_DEFAULT_CPU_TYPE X86_CPU_TYPE_NAME("qemu32") | |
2305 | #endif | |
2306 | ||
e916cbf8 | 2307 | #define cpu_list x86_cpu_list |
9467d44c | 2308 | |
6ebbf390 | 2309 | /* MMU modes definitions */ |
90f64153 PB |
2310 | #define MMU_KSMAP64_IDX 0 |
2311 | #define MMU_KSMAP32_IDX 1 | |
2312 | #define MMU_USER64_IDX 2 | |
2313 | #define MMU_USER32_IDX 3 | |
2314 | #define MMU_KNOSMAP64_IDX 4 | |
2315 | #define MMU_KNOSMAP32_IDX 5 | |
2316 | #define MMU_PHYS_IDX 6 | |
2317 | #define MMU_NESTED_IDX 7 | |
2318 | ||
2319 | #ifdef CONFIG_USER_ONLY | |
2320 | #ifdef TARGET_X86_64 | |
2321 | #define MMU_USER_IDX MMU_USER64_IDX | |
2322 | #else | |
2323 | #define MMU_USER_IDX MMU_USER32_IDX | |
2324 | #endif | |
2325 | #endif | |
98281984 | 2326 | |
5f97afe2 PB |
2327 | static inline bool is_mmu_index_smap(int mmu_index) |
2328 | { | |
90f64153 | 2329 | return (mmu_index & ~1) == MMU_KSMAP64_IDX; |
5f97afe2 PB |
2330 | } |
2331 | ||
2332 | static inline bool is_mmu_index_user(int mmu_index) | |
2333 | { | |
90f64153 | 2334 | return (mmu_index & ~1) == MMU_USER64_IDX; |
5f97afe2 PB |
2335 | } |
2336 | ||
b1661801 PB |
2337 | static inline bool is_mmu_index_32(int mmu_index) |
2338 | { | |
2339 | assert(mmu_index < MMU_PHYS_IDX); | |
2340 | return mmu_index & 1; | |
2341 | } | |
2342 | ||
8a201bd4 PB |
2343 | static inline int cpu_mmu_index_kernel(CPUX86State *env) |
2344 | { | |
2cc68629 | 2345 | int mmu_index_32 = (env->hflags & HF_LMA_MASK) ? 0 : 1; |
90f64153 PB |
2346 | int mmu_index_base = |
2347 | !(env->hflags & HF_SMAP_MASK) ? MMU_KNOSMAP64_IDX : | |
2348 | ((env->hflags & HF_CPL_MASK) < 3 && (env->eflags & AC_MASK)) ? MMU_KNOSMAP64_IDX : MMU_KSMAP64_IDX; | |
2349 | ||
2350 | return mmu_index_base + mmu_index_32; | |
6ebbf390 JM |
2351 | } |
2352 | ||
988c3eb0 RH |
2353 | #define CC_DST (env->cc_dst) |
2354 | #define CC_SRC (env->cc_src) | |
2355 | #define CC_SRC2 (env->cc_src2) | |
2356 | #define CC_OP (env->cc_op) | |
f081c76c | 2357 | |
022c62cb | 2358 | #include "exec/cpu-all.h" |
0573fbfc TS |
2359 | #include "svm.h" |
2360 | ||
0e26b7b8 | 2361 | #if !defined(CONFIG_USER_ONLY) |
0d09e41a | 2362 | #include "hw/i386/apic.h" |
0e26b7b8 BS |
2363 | #endif |
2364 | ||
bb5de525 AJ |
2365 | static inline void cpu_get_tb_cpu_state(CPUX86State *env, vaddr *pc, |
2366 | uint64_t *cs_base, uint32_t *flags) | |
6b917547 | 2367 | { |
a2397807 | 2368 | *flags = env->hflags | |
a9321a4d | 2369 | (env->eflags & (IOPL_MASK | TF_MASK | RF_MASK | VM_MASK | AC_MASK)); |
b5e0d5d2 RH |
2370 | if (env->hflags & HF_CS64_MASK) { |
2371 | *cs_base = 0; | |
2372 | *pc = env->eip; | |
2373 | } else { | |
2374 | *cs_base = env->segs[R_CS].base; | |
2375 | *pc = (uint32_t)(*cs_base + env->eip); | |
2376 | } | |
6b917547 AL |
2377 | } |
2378 | ||
232fc23b | 2379 | void do_cpu_init(X86CPU *cpu); |
2fa11da0 | 2380 | |
747461c7 JK |
2381 | #define MCE_INJECT_BROADCAST 1 |
2382 | #define MCE_INJECT_UNCOND_AO 2 | |
2383 | ||
8c5cf3b6 | 2384 | void cpu_x86_inject_mce(Monitor *mon, X86CPU *cpu, int bank, |
316378e4 | 2385 | uint64_t status, uint64_t mcg_status, uint64_t addr, |
747461c7 | 2386 | uint64_t misc, int flags); |
2fa11da0 | 2387 | |
2455e9cf | 2388 | uint32_t cpu_cc_compute_all(CPUX86State *env1); |
5918fffb BS |
2389 | |
2390 | static inline uint32_t cpu_compute_eflags(CPUX86State *env) | |
2391 | { | |
79c664f6 YZ |
2392 | uint32_t eflags = env->eflags; |
2393 | if (tcg_enabled()) { | |
2455e9cf | 2394 | eflags |= cpu_cc_compute_all(env) | (env->df & DF_MASK); |
79c664f6 YZ |
2395 | } |
2396 | return eflags; | |
5918fffb BS |
2397 | } |
2398 | ||
f794aa4a PB |
2399 | static inline MemTxAttrs cpu_get_mem_attrs(CPUX86State *env) |
2400 | { | |
2401 | return ((MemTxAttrs) { .secure = (env->hflags & HF_SMM_MASK) != 0 }); | |
2402 | } | |
2403 | ||
c8bc83a4 PB |
2404 | static inline int32_t x86_get_a20_mask(CPUX86State *env) |
2405 | { | |
2406 | if (env->hflags & HF_SMM_MASK) { | |
2407 | return -1; | |
2408 | } else { | |
2409 | return env->a20_mask; | |
2410 | } | |
2411 | } | |
2412 | ||
18ab37ba LA |
2413 | static inline bool cpu_has_vmx(CPUX86State *env) |
2414 | { | |
2415 | return env->features[FEAT_1_ECX] & CPUID_EXT_VMX; | |
2416 | } | |
2417 | ||
b16c0e20 PB |
2418 | static inline bool cpu_has_svm(CPUX86State *env) |
2419 | { | |
2420 | return env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_SVM; | |
2421 | } | |
2422 | ||
79a197ab LA |
2423 | /* |
2424 | * In order for a vCPU to enter VMX operation it must have CR4.VMXE set. | |
2425 | * Since it was set, CR4.VMXE must remain set as long as vCPU is in | |
2426 | * VMX operation. This is because CR4.VMXE is one of the bits set | |
2427 | * in MSR_IA32_VMX_CR4_FIXED1. | |
2428 | * | |
2429 | * There is one exception to above statement when vCPU enters SMM mode. | |
2430 | * When a vCPU enters SMM mode, it temporarily exit VMX operation and | |
2431 | * may also reset CR4.VMXE during execution in SMM mode. | |
2432 | * When vCPU exits SMM mode, vCPU state is restored to be in VMX operation | |
2433 | * and CR4.VMXE is restored to it's original value of being set. | |
2434 | * | |
2435 | * Therefore, when vCPU is not in SMM mode, we can infer whether | |
2436 | * VMX is being used by examining CR4.VMXE. Otherwise, we cannot | |
2437 | * know for certain. | |
2438 | */ | |
2439 | static inline bool cpu_vmx_maybe_enabled(CPUX86State *env) | |
2440 | { | |
2441 | return cpu_has_vmx(env) && | |
2442 | ((env->cr[4] & CR4_VMXE_MASK) || (env->hflags & HF_SMM_MASK)); | |
2443 | } | |
2444 | ||
616a89ea PB |
2445 | /* excp_helper.c */ |
2446 | int get_pg_mode(CPUX86State *env); | |
2447 | ||
4e47e39a | 2448 | /* fpu_helper.c */ |
1d8ad165 YZ |
2449 | void update_fp_status(CPUX86State *env); |
2450 | void update_mxcsr_status(CPUX86State *env); | |
418b0f93 | 2451 | void update_mxcsr_from_sse_status(CPUX86State *env); |
1d8ad165 YZ |
2452 | |
2453 | static inline void cpu_set_mxcsr(CPUX86State *env, uint32_t mxcsr) | |
2454 | { | |
2455 | env->mxcsr = mxcsr; | |
2456 | if (tcg_enabled()) { | |
2457 | update_mxcsr_status(env); | |
2458 | } | |
2459 | } | |
2460 | ||
2461 | static inline void cpu_set_fpuc(CPUX86State *env, uint16_t fpuc) | |
2462 | { | |
2463 | env->fpuc = fpuc; | |
2464 | if (tcg_enabled()) { | |
2465 | update_fp_status(env); | |
2466 | } | |
2467 | } | |
4e47e39a | 2468 | |
6bada5e8 | 2469 | /* svm_helper.c */ |
27bd3216 RH |
2470 | #ifdef CONFIG_USER_ONLY |
2471 | static inline void | |
2472 | cpu_svm_check_intercept_param(CPUX86State *env1, uint32_t type, | |
2473 | uint64_t param, uintptr_t retaddr) | |
2474 | { /* no-op */ } | |
813c6459 LL |
2475 | static inline bool |
2476 | cpu_svm_has_intercept(CPUX86State *env, uint32_t type) | |
2477 | { return false; } | |
27bd3216 | 2478 | #else |
6bada5e8 | 2479 | void cpu_svm_check_intercept_param(CPUX86State *env1, uint32_t type, |
65c9d60a | 2480 | uint64_t param, uintptr_t retaddr); |
813c6459 | 2481 | bool cpu_svm_has_intercept(CPUX86State *env, uint32_t type); |
27bd3216 RH |
2482 | #endif |
2483 | ||
d613f8cc | 2484 | /* apic.c */ |
317ac620 | 2485 | void cpu_report_tpr_access(CPUX86State *env, TPRAccess access); |
d613f8cc PB |
2486 | void apic_handle_tpr_access_report(DeviceState *d, target_ulong ip, |
2487 | TPRAccess access); | |
2488 | ||
dcafd1ef EH |
2489 | /* Special values for X86CPUVersion: */ |
2490 | ||
2491 | /* Resolve to latest CPU version */ | |
2492 | #define CPU_VERSION_LATEST -1 | |
2493 | ||
0788a56b EH |
2494 | /* |
2495 | * Resolve to version defined by current machine type. | |
2496 | * See x86_cpu_set_default_version() | |
2497 | */ | |
2498 | #define CPU_VERSION_AUTO -2 | |
2499 | ||
dcafd1ef EH |
2500 | /* Don't resolve to any versioned CPU models, like old QEMU versions */ |
2501 | #define CPU_VERSION_LEGACY 0 | |
2502 | ||
2503 | typedef int X86CPUVersion; | |
2504 | ||
0788a56b EH |
2505 | /* |
2506 | * Set default CPU model version for CPU models having | |
2507 | * version == CPU_VERSION_AUTO. | |
2508 | */ | |
2509 | void x86_cpu_set_default_version(X86CPUVersion version); | |
2510 | ||
b5c6a3c1 PMD |
2511 | #ifndef CONFIG_USER_ONLY |
2512 | ||
3b8484c5 PMD |
2513 | void do_cpu_sipi(X86CPU *cpu); |
2514 | ||
dab86234 | 2515 | #define APIC_DEFAULT_ADDRESS 0xfee00000 |
baaeda08 | 2516 | #define APIC_SPACE_SIZE 0x100000 |
dab86234 | 2517 | |
0c36af8c | 2518 | /* cpu-dump.c */ |
d3fd9e4b | 2519 | void x86_cpu_dump_local_apic_state(CPUState *cs, int flags); |
1f871d49 | 2520 | |
b5c6a3c1 PMD |
2521 | #endif |
2522 | ||
d613f8cc PB |
2523 | /* cpu.c */ |
2524 | bool cpu_is_bsp(X86CPU *cpu); | |
2525 | ||
c0198c5f DE |
2526 | void x86_cpu_xrstor_all_areas(X86CPU *cpu, const void *buf, uint32_t buflen); |
2527 | void x86_cpu_xsave_all_areas(X86CPU *cpu, void *buf, uint32_t buflen); | |
5d245678 | 2528 | uint32_t xsave_area_size(uint64_t mask, bool compacted); |
35b1b927 TW |
2529 | void x86_update_hflags(CPUX86State* env); |
2530 | ||
2d384d7c VK |
2531 | static inline bool hyperv_feat_enabled(X86CPU *cpu, int feat) |
2532 | { | |
2533 | return !!(cpu->hyperv_features & BIT(feat)); | |
2534 | } | |
2535 | ||
213ff024 LL |
2536 | static inline uint64_t cr4_reserved_bits(CPUX86State *env) |
2537 | { | |
2538 | uint64_t reserved_bits = CR4_RESERVED_MASK; | |
2539 | if (!env->features[FEAT_XSAVE]) { | |
2540 | reserved_bits |= CR4_OSXSAVE_MASK; | |
2541 | } | |
2542 | if (!(env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_SMEP)) { | |
2543 | reserved_bits |= CR4_SMEP_MASK; | |
2544 | } | |
2545 | if (!(env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_SMAP)) { | |
2546 | reserved_bits |= CR4_SMAP_MASK; | |
2547 | } | |
2548 | if (!(env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_FSGSBASE)) { | |
2549 | reserved_bits |= CR4_FSGSBASE_MASK; | |
2550 | } | |
2551 | if (!(env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_PKU)) { | |
2552 | reserved_bits |= CR4_PKE_MASK; | |
2553 | } | |
2554 | if (!(env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_LA57)) { | |
2555 | reserved_bits |= CR4_LA57_MASK; | |
2556 | } | |
2557 | if (!(env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_UMIP)) { | |
2558 | reserved_bits |= CR4_UMIP_MASK; | |
2559 | } | |
2560 | if (!(env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_PKS)) { | |
2561 | reserved_bits |= CR4_PKS_MASK; | |
2562 | } | |
2563 | return reserved_bits; | |
2564 | } | |
2565 | ||
7760bb06 LL |
2566 | static inline bool ctl_has_irq(CPUX86State *env) |
2567 | { | |
2568 | uint32_t int_prio; | |
2569 | uint32_t tpr; | |
2570 | ||
2571 | int_prio = (env->int_ctl & V_INTR_PRIO_MASK) >> V_INTR_PRIO_SHIFT; | |
2572 | tpr = env->int_ctl & V_TPR_MASK; | |
2573 | ||
2574 | if (env->int_ctl & V_IGN_TPR_MASK) { | |
2575 | return (env->int_ctl & V_IRQ_MASK); | |
2576 | } | |
2577 | ||
2578 | return (env->int_ctl & V_IRQ_MASK) && (int_prio >= tpr); | |
2579 | } | |
2580 | ||
b26491b4 RH |
2581 | #if defined(TARGET_X86_64) && \ |
2582 | defined(CONFIG_USER_ONLY) && \ | |
2583 | defined(CONFIG_LINUX) | |
2584 | # define TARGET_VSYSCALL_PAGE (UINT64_C(-10) << 20) | |
2585 | #endif | |
2586 | ||
07f5a258 | 2587 | #endif /* I386_CPU_H */ |