]>
Commit | Line | Data |
---|---|---|
1 | /** @file\r | |
2 | * Main file supporting the SEC Phase on ARM PLatforms\r | |
3 | *\r | |
4 | * Copyright (c) 2011-2013, ARM Limited. All rights reserved.\r | |
5 | *\r | |
6 | * This program and the accompanying materials\r | |
7 | * are licensed and made available under the terms and conditions of the BSD License\r | |
8 | * which accompanies this distribution. The full text of the license may be found at\r | |
9 | * http://opensource.org/licenses/bsd-license.php\r | |
10 | *\r | |
11 | * THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
12 | * WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
13 | *\r | |
14 | **/\r | |
15 | \r | |
16 | #ifndef __SEC_H__\r | |
17 | #define __SEC_H__\r | |
18 | \r | |
19 | #include <Base.h>\r | |
20 | #include <Library/ArmLib.h>\r | |
21 | #include <Library/ArmCpuLib.h>\r | |
22 | #include <Library/ArmPlatformLib.h>\r | |
23 | #include <Library/ArmPlatformSecLib.h>\r | |
24 | #include <Library/BaseLib.h>\r | |
25 | #include <Library/DebugLib.h>\r | |
26 | #include <Library/PcdLib.h>\r | |
27 | \r | |
28 | #define IS_ALIGNED(Address, Align) (((UINTN)Address & (Align-1)) == 0)\r | |
29 | \r | |
30 | VOID\r | |
31 | TrustedWorldInitialization (\r | |
32 | IN UINTN MpId,\r | |
33 | IN UINTN SecBootMode\r | |
34 | );\r | |
35 | \r | |
36 | VOID\r | |
37 | NonTrustedWorldTransition (\r | |
38 | IN UINTN MpId,\r | |
39 | IN UINTN JumpAddress\r | |
40 | );\r | |
41 | \r | |
42 | VOID\r | |
43 | ArmSetupGicNonSecure (\r | |
44 | IN INTN GicDistributorBase,\r | |
45 | IN INTN GicInterruptInterfaceBase\r | |
46 | );\r | |
47 | \r | |
48 | VOID\r | |
49 | enter_monitor_mode (\r | |
50 | IN UINTN MonitorEntryPoint,\r | |
51 | IN UINTN MpId,\r | |
52 | IN UINTN SecBootMode,\r | |
53 | IN VOID* MonitorStackBase\r | |
54 | );\r | |
55 | \r | |
56 | VOID\r | |
57 | return_from_exception (\r | |
58 | IN UINTN NonSecureBase\r | |
59 | );\r | |
60 | \r | |
61 | VOID\r | |
62 | copy_cpsr_into_spsr (\r | |
63 | VOID\r | |
64 | );\r | |
65 | \r | |
66 | VOID\r | |
67 | set_non_secure_mode (\r | |
68 | IN ARM_PROCESSOR_MODE Mode\r | |
69 | );\r | |
70 | \r | |
71 | VOID\r | |
72 | SecCommonExceptionEntry (\r | |
73 | IN UINT32 Entry,\r | |
74 | IN UINTN LR\r | |
75 | );\r | |
76 | \r | |
77 | VOID\r | |
78 | EFIAPI\r | |
79 | ArmSecArchTrustzoneInit (\r | |
80 | VOID\r | |
81 | );\r | |
82 | \r | |
83 | #endif\r |