]> git.proxmox.com Git - mirror_edk2.git/blame_incremental - DuetPkg/PciBusNoEnumerationDxe/PciBus.h
BaseTools: remove uncalled functions
[mirror_edk2.git] / DuetPkg / PciBusNoEnumerationDxe / PciBus.h
... / ...
CommitLineData
1/*++\r
2\r
3Copyright (c) 2005 - 2007, Intel Corporation. All rights reserved.<BR>\r
4This program and the accompanying materials \r
5are licensed and made available under the terms and conditions of the BSD License \r
6which accompanies this distribution. The full text of the license may be found at \r
7http://opensource.org/licenses/bsd-license.php \r
8 \r
9THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r
10WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r
11\r
12Module Name:\r
13\r
14 PciBus.h\r
15 \r
16Abstract:\r
17\r
18 PCI Bus Driver\r
19\r
20Revision History\r
21\r
22--*/\r
23\r
24#ifndef _EFI_PCI_BUS_H\r
25#define _EFI_PCI_BUS_H\r
26\r
27#include <PiDxe.h>\r
28\r
29#include <Protocol/PciIo.h>\r
30#include <Protocol/PciRootBridgeIo.h>\r
31#include <Protocol/DevicePath.h>\r
32#include <Protocol/Decompress.h>\r
33#include <Protocol/UgaIo.h>\r
34#include <Protocol/LoadedImage.h>\r
35#include <Protocol/BusSpecificDriverOverride.h>\r
36\r
37#include <Guid/PciOptionRomTable.h>\r
38\r
39#include <IndustryStandard/Pci.h>\r
40#include <IndustryStandard/Acpi.h>\r
41#include <IndustryStandard/PeImage.h>\r
42\r
43#include <Library/DebugLib.h>\r
44#include <Library/UefiDriverEntryPoint.h>\r
45#include <Library/BaseLib.h>\r
46#include <Library/UefiLib.h>\r
47#include <Library/BaseMemoryLib.h>\r
48#include <Library/ReportStatusCodeLib.h>\r
49#include <Library/MemoryAllocationLib.h>\r
50#include <Library/UefiBootServicesTableLib.h>\r
51#include <Library/DevicePathLib.h>\r
52#include <Library/PcdLib.h>\r
53#include <Library/PeCoffLib.h>\r
54\r
55//\r
56// Driver Produced Protocol Prototypes\r
57//\r
58\r
59#define VGABASE1 0x3B0\r
60#define VGALIMIT1 0x3BB\r
61\r
62#define VGABASE2 0x3C0\r
63#define VGALIMIT2 0x3DF\r
64\r
65#define ISABASE 0x100\r
66#define ISALIMIT 0x3FF\r
67\r
68typedef enum {\r
69 PciBarTypeUnknown = 0,\r
70 PciBarTypeIo16,\r
71 PciBarTypeIo32,\r
72 PciBarTypeMem32,\r
73 PciBarTypePMem32,\r
74 PciBarTypeMem64,\r
75 PciBarTypePMem64,\r
76 PciBarTypeIo,\r
77 PciBarTypeMem,\r
78 PciBarTypeMaxType\r
79} PCI_BAR_TYPE;\r
80\r
81typedef struct {\r
82 UINT64 BaseAddress;\r
83 UINT64 Length;\r
84 UINT64 Alignment;\r
85 PCI_BAR_TYPE BarType;\r
86 BOOLEAN Prefetchable;\r
87 UINT8 MemType;\r
88 UINT8 Offset;\r
89} PCI_BAR;\r
90\r
91#define PCI_IO_DEVICE_SIGNATURE SIGNATURE_32 ('p','c','i','o')\r
92\r
93#define EFI_BRIDGE_IO32_DECODE_SUPPORTED 0x0001 \r
94#define EFI_BRIDGE_PMEM32_DECODE_SUPPORTED 0x0002 \r
95#define EFI_BRIDGE_PMEM64_DECODE_SUPPORTED 0x0004 \r
96#define EFI_BRIDGE_IO16_DECODE_SUPPORTED 0x0008 \r
97#define EFI_BRIDGE_PMEM_MEM_COMBINE_SUPPORTED 0x0010 \r
98#define EFI_BRIDGE_MEM64_DECODE_SUPPORTED 0x0020\r
99#define EFI_BRIDGE_MEM32_DECODE_SUPPORTED 0x0040\r
100\r
101\r
102typedef struct _PCI_IO_DEVICE {\r
103 UINT32 Signature;\r
104 EFI_HANDLE Handle;\r
105 EFI_PCI_IO_PROTOCOL PciIo;\r
106 LIST_ENTRY Link;\r
107\r
108 EFI_BUS_SPECIFIC_DRIVER_OVERRIDE_PROTOCOL PciDriverOverride;\r
109 EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
110 EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo;\r
111\r
112 //\r
113 // PCI configuration space header type\r
114 //\r
115 PCI_TYPE00 Pci;\r
116\r
117 //\r
118 // Bus number, Device number, Function number\r
119 //\r
120 UINT8 BusNumber;\r
121 UINT8 DeviceNumber;\r
122 UINT8 FunctionNumber;\r
123\r
124 //\r
125 // BAR for this PCI Device\r
126 //\r
127 PCI_BAR PciBar[PCI_MAX_BAR];\r
128\r
129 //\r
130 // The bridge device this pci device is subject to\r
131 //\r
132 struct _PCI_IO_DEVICE *Parent;\r
133\r
134 //\r
135 // A linked list for children Pci Device if it is bridge device\r
136 //\r
137 LIST_ENTRY ChildList;\r
138\r
139 //\r
140 // TRUE if the PCI bus driver creates the handle for this PCI device\r
141 //\r
142 BOOLEAN Registered;\r
143\r
144 //\r
145 // TRUE if the PCI bus driver successfully allocates the resource required by\r
146 // this PCI device\r
147 //\r
148 BOOLEAN Allocated;\r
149\r
150 //\r
151 // The attribute this PCI device currently set\r
152 //\r
153 UINT64 Attributes;\r
154\r
155 //\r
156 // The attributes this PCI device actually supports\r
157 //\r
158 UINT64 Supports;\r
159\r
160 //\r
161 // The resource decode the bridge supports\r
162 //\r
163 UINT32 Decodes;\r
164\r
165 //\r
166 // The OptionRom Size\r
167 //\r
168 UINT64 RomSize;\r
169\r
170 //\r
171 // TRUE if there is any EFI driver in the OptionRom\r
172 //\r
173 BOOLEAN BusOverride;\r
174\r
175 //\r
176 // A list tracking reserved resource on a bridge device\r
177 //\r
178 LIST_ENTRY ReservedResourceList;\r
179\r
180 //\r
181 // A list tracking image handle of platform specific overriding driver\r
182 //\r
183 LIST_ENTRY OptionRomDriverList;\r
184\r
185 BOOLEAN IsPciExp;\r
186\r
187} PCI_IO_DEVICE;\r
188\r
189\r
190#define PCI_IO_DEVICE_FROM_PCI_IO_THIS(a) \\r
191 CR (a, PCI_IO_DEVICE, PciIo, PCI_IO_DEVICE_SIGNATURE)\r
192\r
193#define PCI_IO_DEVICE_FROM_PCI_DRIVER_OVERRIDE_THIS(a) \\r
194 CR (a, PCI_IO_DEVICE, PciDriverOverride, PCI_IO_DEVICE_SIGNATURE)\r
195\r
196#define PCI_IO_DEVICE_FROM_LINK(a) \\r
197 CR (a, PCI_IO_DEVICE, Link, PCI_IO_DEVICE_SIGNATURE)\r
198\r
199//\r
200// Global Variables\r
201//\r
202extern EFI_COMPONENT_NAME_PROTOCOL gPciBusComponentName;\r
203extern EFI_COMPONENT_NAME2_PROTOCOL gPciBusComponentName2;\r
204extern EFI_DRIVER_BINDING_PROTOCOL gPciBusDriverBinding;\r
205\r
206extern BOOLEAN gFullEnumeration;\r
207extern UINT64 gAllOne;\r
208extern UINT64 gAllZero;\r
209\r
210#include "PciIo.h"\r
211#include "PciCommand.h"\r
212#include "PciDeviceSupport.h"\r
213#include "PciEnumerator.h"\r
214#include "PciEnumeratorSupport.h"\r
215#include "PciDriverOverride.h"\r
216#include "PciRomTable.h"\r
217#include "PciOptionRomSupport.h"\r
218#include "PciPowerManagement.h"\r
219\r
220\r
221#define IS_ISA_BRIDGE(_p) IS_CLASS2 (_p, PCI_CLASS_BRIDGE, PCI_CLASS_BRIDGE_ISA) \r
222#define IS_INTEL_ISA_BRIDGE(_p) (IS_CLASS2 (_p, PCI_CLASS_BRIDGE, PCI_CLASS_BRIDGE_ISA_PDECODE) && ((_p)->Hdr.VendorId == 0x8086) && ((_p)->Hdr.DeviceId == 0x7110))\r
223#define IS_PCI_GFX(_p) IS_CLASS2 (_p, PCI_CLASS_DISPLAY, PCI_CLASS_DISPLAY_OTHER)\r
224\r
225#endif\r