Upload BSD-licensed Vlv2TbltDevicePkg and Vlv2DeviceRefCodePkg to

[mirror_edk2.git] / Vlv2TbltDevicePkg / PlatformPkgConfig.dsc

diff --git a/Vlv2TbltDevicePkg/PlatformPkgConfig.dsc b/Vlv2TbltDevicePkg/PlatformPkgConfig.dsc
new file mode 100644 (file)
index 0000000..ec24fed
--- /dev/null
+++ b/Vlv2TbltDevicePkg/PlatformPkgConfig.dsc
@@ -0,0 +1,96 @@
+#/** @file\r
+# platform configuration file.\r
+#\r
+# Copyright (c) 2012  - 2014, Intel Corporation. All rights reserved.<BR>\r
+#                                                                                  \r\r
+# This program and the accompanying materials are licensed and made available under\r\r
+# the terms and conditions of the BSD License that accompanies this distribution.  \r\r
+# The full text of the license may be found at                                     \r\r
+# http://opensource.org/licenses/bsd-license.php.                                  \r\r
+#                                                                                  \r\r
+# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,            \r\r
+# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.    \r\r
+#                                                                                  \r\r
+#\r
+#**/\r
+\r
+#\r
+# TRUE is ENABLE. FASLE is DISABLE.\r
+#\r
+\r
+#\r
+# FSP selection\r
+#\r
+DEFINE MINNOW2_FSP_BUILD = FALSE\r
+\r
+\r
+DEFINE SCSI_ENABLE = TRUE\r
+\r
+\r
+#\r
+# To enable extra configuration for clk gen\r
+#\r
+DEFINE CLKGEN_CONFIG_EXTRA_ENABLE=TRUE\r
+\r
+#\r
+# Feature selection\r
+#\r
+\r
+#\r
+# Select system timer which is used to produce Timer Arch Protocol:\r
+# TRUE  - HPET timer is used.\r
+# FALSE - 8254 timer is used.\r
+#\r
+DEFINE USE_HPET_TIMER = FALSE\r
+\r
+#\r
+# Feature selection\r
+#\r
+\r
+DEFINE TPM_ENABLED = FALSE\r
+\r
+DEFINE ACPI50_ENABLE = TRUE\r
+DEFINE PERFORMANCE_ENABLE = FALSE\r
+\r
+\r
+DEFINE LFMA_ENABLE = FALSE              # Load module at fixed address feature\r
+DEFINE DXE_COMPRESS_ENABLE = TRUE\r
+DEFINE DXE_CRC32_SECTION_ENABLE = TRUE\r
+DEFINE SSE2_ENABLE = FALSE\r
+\r
+DEFINE SECURE_BOOT_ENABLE = TRUE\r
+DEFINE USER_IDENTIFICATION_ENABLE = FALSE\r
+DEFINE VARIABLE_INFO_ENABLE = FALSE\r
+DEFINE S3_ENABLE = TRUE\r
+DEFINE CAPSULE_ENABLE = FALSE\r
+DEFINE CAPSULE_RESET_ENABLE = TRUE\r
+\r
+DEFINE GOP_DRIVER_ENABLE = TRUE\r
+DEFINE DATAHUB_ENABLE = TRUE\r
+DEFINE DATAHUB_STATUS_CODE_ENABLE = TRUE\r
+DEFINE USB_ENABLE = TRUE\r
+\r
+DEFINE ISA_SERIAL_STATUS_CODE_ENABLE = TRUE\r
+DEFINE USB_SERIAL_STATUS_CODE_ENABLE = FALSE\r
+DEFINE RAM_SERIAL_STATUS_CODE_ENABLE = FALSE\r
+\r
+DEFINE ENBDT_S3_SUPPORT = TRUE\r
+\r
+DEFINE LZMA_ENABLE = TRUE\r
+DEFINE S4_ENABLE = TRUE\r
+DEFINE NETWORK_ENABLE = TRUE\r
+DEFINE NETWORK_IP6_ENABLE = TRUE\r
+DEFINE NETWORK_ISCSI_ENABLE = FALSE\r
+DEFINE NETWORK_VLAN_ENABLE = FALSE\r
+\r
+DEFINE SATA_ENABLE       = TRUE\r
+DEFINE PCIESC_ENABLE     = TRUE\r
+\r
+#\r
+# Enable source level debug default\r
+#\r
+DEFINE SOURCE_DEBUG_ENABLE     = FALSE\r
+\r
+\r
+\r
+\r