IntelFsp2Pkg BaseFspPlatformLib: Remove Boot Loader tempram Migration
[mirror_edk2.git] / IntelFsp2Pkg / IntelFsp2Pkg.dec
CommitLineData
cf1d4549
JY
1## @file\r
2# Provides driver and definitions to build fsp in EDKII bios.\r
3#\r
4# Copyright (c) 2014 - 2016, Intel Corporation. All rights reserved.<BR>\r
5# This program and the accompanying materials are licensed and made available under\r
6# the terms and conditions of the BSD License that accompanies this distribution.\r
7# The full text of the license may be found at\r
8# http://opensource.org/licenses/bsd-license.php.\r
9#\r
10# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
11# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
12#\r
13##\r
14\r
15[Defines]\r
16 DEC_SPECIFICATION = 0x00010005\r
17 PACKAGE_NAME = IntelFsp2Pkg\r
18 PACKAGE_GUID = A8C53B5E-D556-4F3E-874D-0D6FA2CDC7BF\r
19 PACKAGE_VERSION = 0.1\r
20\r
21[Includes]\r
22 Include\r
23 \r
24[LibraryClasses]\r
25 ## @libraryclass Provides cache-as-ram support.\r
26 CacheAsRamLib|Include/Library/CacheAsRamLib.h\r
27\r
28 ## @libraryclass Provides cache setting on MTRR.\r
29 CacheLib|Include/Library/CacheLib.h\r
30\r
31 ## @libraryclass Provides debug device abstraction.\r
32 DebugDeviceLib|Include/Library/DebugDeviceLib.h\r
33\r
34 ## @libraryclass Provides FSP related services.\r
35 FspCommonLib|Include/Library/FspCommonLib.h\r
36\r
37 ## @libraryclass Provides FSP platform related actions.\r
38 FspPlatformLib|Include/Library/FspPlatformLib.h\r
39\r
40 ## @libraryclass Provides FSP switch stack function.\r
41 FspSwitchStackLib|Include/Library/FspSwitchStackLib.h\r
42 \r
43 ## @libraryclass Provides FSP platform sec related actions.\r
44 FspSecPlatformLib|Include/Library/FspSecPlatformLib.h\r
45\r
46[Guids]\r
47 #\r
48 # GUID defined in package\r
49 #\r
50 gIntelFsp2PkgTokenSpaceGuid = { 0xed6e0531, 0xf715, 0x4a3d, { 0x9b, 0x12, 0xc1, 0xca, 0x5e, 0xf6, 0x98, 0xa2 } }\r
51\r
52 # Guid define in FSP EAS\r
53 gFspHeaderFileGuid = { 0x912740BE, 0x2284, 0x4734, { 0xB9, 0x71, 0x84, 0xB0, 0x27, 0x35, 0x3F, 0x0C } }\r
54 gFspReservedMemoryResourceHobGuid = { 0x69a79759, 0x1373, 0x4367, { 0xa6, 0xc4, 0xc7, 0xf5, 0x9e, 0xfd, 0x98, 0x6e } }\r
55 gFspNonVolatileStorageHobGuid = { 0x721acf02, 0x4d77, 0x4c2a, { 0xb3, 0xdc, 0x27, 0x0b, 0x7b, 0xa9, 0xe4, 0xb0 } }\r
56 gFspBootLoaderTolumHobGuid = { 0x73ff4f56, 0xaa8e, 0x4451, { 0xb3, 0x16, 0x36, 0x35, 0x36, 0x67, 0xad, 0x44 } } # FSP EAS v1.1\r
57\r
58 gFspPerformanceDataGuid = { 0x56ed21b6, 0xba23, 0x429e, { 0x89, 0x32, 0x37, 0x6d, 0x8e, 0x18, 0x2e, 0xe3 } }\r
59 gFspEventEndOfFirmwareGuid = { 0xbd44f629, 0xeae7, 0x4198, { 0x87, 0xf1, 0x39, 0xfa, 0xb0, 0xfd, 0x71, 0x7e } }\r
60\r
61[PcdsFixedAtBuild]\r
62 gIntelFsp2PkgTokenSpaceGuid.PcdGlobalDataPointerAddress |0xFED00108|UINT32|0x00000001\r
63 gIntelFsp2PkgTokenSpaceGuid.PcdTemporaryRamBase |0xFEF00000|UINT32|0x10001001\r
64 gIntelFsp2PkgTokenSpaceGuid.PcdTemporaryRamSize | 0x2000|UINT32|0x10001002\r
65 gIntelFsp2PkgTokenSpaceGuid.PcdFspTemporaryRamSize | 0x1000|UINT32|0x10001003\r
66 gIntelFsp2PkgTokenSpaceGuid.PcdFspReservedBufferSize | 0x100|UINT32|0x10001004\r
67 gIntelFsp2PkgTokenSpaceGuid.PcdFspMaxPerfEntry | 32|UINT32|0x00002001\r
68 gIntelFsp2PkgTokenSpaceGuid.PcdFspMaxPatchEntry | 6|UINT32|0x00002002\r
69 gIntelFsp2PkgTokenSpaceGuid.PcdFspAreaBaseAddress |0xFFF80000|UINT32|0x10000001\r
70 gIntelFsp2PkgTokenSpaceGuid.PcdFspAreaSize |0x00040000|UINT32|0x10000002\r
71 gIntelFsp2PkgTokenSpaceGuid.PcdFspBootFirmwareVolumeBase|0xFFF80000|UINT32|0x10000003\r
72 gIntelFsp2PkgTokenSpaceGuid.PcdFspHeaderSpecVersion | 0x20| UINT8|0x00000002\r
73\r
74 # x % of FSP temporary memory will be used for heap\r
75 # (100 - x) % of FSP temporary memory will be used for stack\r
76 gIntelFsp2PkgTokenSpaceGuid.PcdFspHeapSizePercentage | 50| UINT8|0x10000004\r
77 \r
78[PcdsFixedAtBuild,PcdsDynamic,PcdsDynamicEx]\r
79 gIntelFsp2PkgTokenSpaceGuid.PcdFspReservedMemoryLength |0x00100000|UINT32|0x46530000\r
80 gIntelFsp2PkgTokenSpaceGuid.PcdBootLoaderEntry |0xFFFFFFE4|UINT32|0x46530100\r