]> git.proxmox.com Git - mirror_edk2.git/blame - MdePkg/Include/IndustryStandard/Nvme.h
projects / mirror_edk2.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
MdePkg: Add a header for NVMe v1.1 spec. definitions.
[mirror_edk2.git] / MdePkg / Include / IndustryStandard / Nvme.h
CommitLineData
111cd0dd
DR		 1/** @file\r
2 Definitions based on NVMe spec. version 1.1.\r
3\r
4 (C) Copyright 2016 Hewlett Packard Enterprise Development LP<BR>\r
5 This program and the accompanying materials\r
6 are licensed and made available under the terms and conditions of the BSD License\r
7 which accompanies this distribution. The full text of the license may be found at\r
8 http://opensource.org/licenses/bsd-license.php\r
9\r
10 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
11 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
12\r
13 @par Specification Reference:\r
14 NVMe Specification 1.1\r
15\r
16**/\r
17\r
18#ifndef __NVM_E_H__\r
19#define __NVM_E_H__\r
20\r
21#pragma pack(1)\r
22\r
23//\r
24// controller register offsets\r
25//\r
26#define NVME_CAP_OFFSET 0x0000 // Controller Capabilities\r
27#define NVME_VER_OFFSET 0x0008 // Version\r
28#define NVME_INTMS_OFFSET 0x000c // Interrupt Mask Set\r
29#define NVME_INTMC_OFFSET 0x0010 // Interrupt Mask Clear\r
30#define NVME_CC_OFFSET 0x0014 // Controller Configuration\r
31#define NVME_CSTS_OFFSET 0x001c // Controller Status\r
32#define NVME_NSSR_OFFSET 0x0020 // NVM Subsystem Reset\r
33#define NVME_AQA_OFFSET 0x0024 // Admin Queue Attributes\r
34#define NVME_ASQ_OFFSET 0x0028 // Admin Submission Queue Base Address\r
35#define NVME_ACQ_OFFSET 0x0030 // Admin Completion Queue Base Address\r
36#define NVME_SQ0_OFFSET 0x1000 // Submission Queue 0 (admin) Tail Doorbell\r
37#define NVME_CQ0_OFFSET 0x1004 // Completion Queue 0 (admin) Head Doorbell\r
38\r
39//\r
40// These register offsets are defined as 0x1000 + (N * (4 << CAP.DSTRD))\r
41// Get the doorbell stride bit shift value from the controller capabilities.\r
42//\r
43#define NVME_SQTDBL_OFFSET(QID, DSTRD) 0x1000 + ((2 * (QID)) * (4 << (DSTRD))) // Submission Queue y (NVM) Tail Doorbell\r
44#define NVME_CQHDBL_OFFSET(QID, DSTRD) 0x1000 + (((2 * (QID)) + 1) * (4 << (DSTRD))) // Completion Queue y (NVM) Head Doorbell\r
45\r
46\r
47#pragma pack(1)\r
48\r
49//\r
50// 3.1.1 Offset 00h: CAP - Controller Capabilities\r
51//\r
52typedef struct {\r
53 UINT16 Mqes; // Maximum Queue Entries Supported\r
54 UINT8 Cqr:1; // Contiguous Queues Required\r
55 UINT8 Ams:2; // Arbitration Mechanism Supported\r
56 UINT8 Rsvd1:5;\r
57 UINT8 To; // Timeout\r
58 UINT16 Dstrd:4;\r
59 UINT16 Nssrs:1; // NVM Subsystem Reset Supported NSSRS\r
60 UINT16 Css:4; // Command Sets Supported - Bit 37\r
61 UINT16 Rsvd3:7;\r
62 UINT8 Mpsmin:4;\r
63 UINT8 Mpsmax:4;\r
64 UINT8 Rsvd4;\r
65} NVME_CAP;\r
66\r
67//\r
68// 3.1.2 Offset 08h: VS - Version\r
69//\r
70typedef struct {\r
71 UINT16 Mnr; // Minor version number\r
72 UINT16 Mjr; // Major version number\r
73} NVME_VER;\r
74\r
75//\r
76// 3.1.5 Offset 14h: CC - Controller Configuration\r
77//\r
78typedef struct {\r
79 UINT16 En:1; // Enable\r
80 UINT16 Rsvd1:3;\r
81 UINT16 Css:3; // I/O Command Set Selected\r
82 UINT16 Mps:4; // Memory Page Size\r
83 UINT16 Ams:3; // Arbitration Mechanism Selected\r
84 UINT16 Shn:2; // Shutdown Notification\r
85 UINT8 Iosqes:4; // I/O Submission Queue Entry Size\r
86 UINT8 Iocqes:4; // I/O Completion Queue Entry Size\r
87 UINT8 Rsvd2;\r
88} NVME_CC;\r
89\r
90//\r
91// 3.1.6 Offset 1Ch: CSTS - Controller Status\r
92//\r
93typedef struct {\r
94 UINT32 Rdy:1; // Ready\r
95 UINT32 Cfs:1; // Controller Fatal Status\r
96 UINT32 Shst:2; // Shutdown Status\r
97 UINT32 Nssro:1; // NVM Subsystem Reset Occurred\r
98 UINT32 Rsvd1:27;\r
99} NVME_CSTS;\r
100\r
101//\r
102// 3.1.8 Offset 24h: AQA - Admin Queue Attributes\r
103//\r
104typedef struct {\r
105 UINT16 Asqs:12; // Submission Queue Size\r
106 UINT16 Rsvd1:4;\r
107 UINT16 Acqs:12; // Completion Queue Size\r
108 UINT16 Rsvd2:4;\r
109} NVME_AQA;\r
110\r
111//\r
112// 3.1.9 Offset 28h: ASQ - Admin Submission Queue Base Address\r
113//\r
114#define NVME_ASQ UINT64\r
115//\r
116// 3.1.10 Offset 30h: ACQ - Admin Completion Queue Base Address\r
117//\r
118#define NVME_ACQ UINT64\r
119\r
120//\r
121// 3.1.11 Offset (1000h + ((2y) * (4 << CAP.DSTRD))): SQyTDBL - Submission Queue y Tail Doorbell\r
122//\r
123typedef struct {\r
124 UINT16 Sqt;\r
125 UINT16 Rsvd1;\r
126} NVME_SQTDBL;\r
127\r
128//\r
129// 3.1.12 Offset (1000h + ((2y + 1) * (4 << CAP.DSTRD))): CQyHDBL - Completion Queue y Head Doorbell\r
130//\r
131typedef struct {\r
132 UINT16 Cqh;\r
133 UINT16 Rsvd1;\r
134} NVME_CQHDBL;\r
135\r
136//\r
137// NVM command set structures\r
138//\r
139// Read Command\r
140//\r
141typedef struct {\r
142 //\r
143 // CDW 10, 11\r
144 //\r
145 UINT64 Slba; /* Starting Sector Address */\r
146 //\r
147 // CDW 12\r
148 //\r
149 UINT16 Nlb; /* Number of Sectors */\r
150 UINT16 Rsvd1:10;\r
151 UINT16 Prinfo:4; /* Protection Info Check */\r
152 UINT16 Fua:1; /* Force Unit Access */\r
153 UINT16 Lr:1; /* Limited Retry */\r
154 //\r
155 // CDW 13\r
156 //\r
157 UINT32 Af:4; /* Access Frequency */\r
158 UINT32 Al:2; /* Access Latency */\r
159 UINT32 Sr:1; /* Sequential Request */\r
160 UINT32 In:1; /* Incompressible */\r
161 UINT32 Rsvd2:24;\r
162 //\r
163 // CDW 14\r
164 //\r
165 UINT32 Eilbrt; /* Expected Initial Logical Block Reference Tag */\r
166 //\r
167 // CDW 15\r
168 //\r
169 UINT16 Elbat; /* Expected Logical Block Application Tag */\r
170 UINT16 Elbatm; /* Expected Logical Block Application Tag Mask */\r
171} NVME_READ;\r
172\r
173//\r
174// Write Command\r
175//\r
176typedef struct {\r
177 //\r
178 // CDW 10, 11\r
179 //\r
180 UINT64 Slba; /* Starting Sector Address */\r
181 //\r
182 // CDW 12\r
183 //\r
184 UINT16 Nlb; /* Number of Sectors */\r
185 UINT16 Rsvd1:10;\r
186 UINT16 Prinfo:4; /* Protection Info Check */\r
187 UINT16 Fua:1; /* Force Unit Access */\r
188 UINT16 Lr:1; /* Limited Retry */\r
189 //\r
190 // CDW 13\r
191 //\r
192 UINT32 Af:4; /* Access Frequency */\r
193 UINT32 Al:2; /* Access Latency */\r
194 UINT32 Sr:1; /* Sequential Request */\r
195 UINT32 In:1; /* Incompressible */\r
196 UINT32 Rsvd2:24;\r
197 //\r
198 // CDW 14\r
199 //\r
200 UINT32 Ilbrt; /* Initial Logical Block Reference Tag */\r
201 //\r
202 // CDW 15\r
203 //\r
204 UINT16 Lbat; /* Logical Block Application Tag */\r
205 UINT16 Lbatm; /* Logical Block Application Tag Mask */\r
206} NVME_WRITE;\r
207\r
208//\r
209// Flush\r
210//\r
211typedef struct {\r
212 //\r
213 // CDW 10\r
214 //\r
215 UINT32 Flush; /* Flush */\r
216} NVME_FLUSH;\r
217\r
218//\r
219// Write Uncorrectable command\r
220//\r
221typedef struct {\r
222 //\r
223 // CDW 10, 11\r
224 //\r
225 UINT64 Slba; /* Starting LBA */\r
226 //\r
227 // CDW 12\r
228 //\r
229 UINT32 Nlb:16; /* Number of Logical Blocks */\r
230 UINT32 Rsvd1:16;\r
231} NVME_WRITE_UNCORRECTABLE;\r
232\r
233//\r
234// Write Zeroes command\r
235//\r
236typedef struct {\r
237 //\r
238 // CDW 10, 11\r
239 //\r
240 UINT64 Slba; /* Starting LBA */\r
241 //\r
242 // CDW 12\r
243 //\r
244 UINT16 Nlb; /* Number of Logical Blocks */\r
245 UINT16 Rsvd1:10;\r
246 UINT16 Prinfo:4; /* Protection Info Check */\r
247 UINT16 Fua:1; /* Force Unit Access */\r
248 UINT16 Lr:1; /* Limited Retry */\r
249 //\r
250 // CDW 13\r
251 //\r
252 UINT32 Rsvd2;\r
253 //\r
254 // CDW 14\r
255 //\r
256 UINT32 Ilbrt; /* Initial Logical Block Reference Tag */\r
257 //\r
258 // CDW 15\r
259 //\r
260 UINT16 Lbat; /* Logical Block Application Tag */\r
261 UINT16 Lbatm; /* Logical Block Application Tag Mask */\r
262} NVME_WRITE_ZEROES;\r
263\r
264//\r
265// Compare command\r
266//\r
267typedef struct {\r
268 //\r
269 // CDW 10, 11\r
270 //\r
271 UINT64 Slba; /* Starting LBA */\r
272 //\r
273 // CDW 12\r
274 //\r
275 UINT16 Nlb; /* Number of Logical Blocks */\r
276 UINT16 Rsvd1:10;\r
277 UINT16 Prinfo:4; /* Protection Info Check */\r
278 UINT16 Fua:1; /* Force Unit Access */\r
279 UINT16 Lr:1; /* Limited Retry */\r
280 //\r
281 // CDW 13\r
282 //\r
283 UINT32 Rsvd2;\r
284 //\r
285 // CDW 14\r
286 //\r
287 UINT32 Eilbrt; /* Expected Initial Logical Block Reference Tag */\r
288 //\r
289 // CDW 15\r
290 //\r
291 UINT16 Elbat; /* Expected Logical Block Application Tag */\r
292 UINT16 Elbatm; /* Expected Logical Block Application Tag Mask */\r
293} NVME_COMPARE;\r
294\r
295typedef union {\r
296 NVME_READ Read;\r
297 NVME_WRITE Write;\r
298 NVME_FLUSH Flush;\r
299 NVME_WRITE_UNCORRECTABLE WriteUncorrectable;\r
300 NVME_WRITE_ZEROES WriteZeros;\r
301 NVME_COMPARE Compare;\r
302} NVME_CMD;\r
303\r
304typedef struct {\r
305 UINT16 Mp; /* Maximum Power */\r
306 UINT8 Rsvd1; /* Reserved as of Nvm Express 1.1 Spec */\r
307 UINT8 Mps:1; /* Max Power Scale */\r
308 UINT8 Nops:1; /* Non-Operational State */\r
309 UINT8 Rsvd2:6; /* Reserved as of Nvm Express 1.1 Spec */\r
310 UINT32 Enlat; /* Entry Latency */\r
311 UINT32 Exlat; /* Exit Latency */\r
312 UINT8 Rrt:5; /* Relative Read Throughput */\r
313 UINT8 Rsvd3:3; /* Reserved as of Nvm Express 1.1 Spec */\r
314 UINT8 Rrl:5; /* Relative Read Leatency */\r
315 UINT8 Rsvd4:3; /* Reserved as of Nvm Express 1.1 Spec */\r
316 UINT8 Rwt:5; /* Relative Write Throughput */\r
317 UINT8 Rsvd5:3; /* Reserved as of Nvm Express 1.1 Spec */\r
318 UINT8 Rwl:5; /* Relative Write Leatency */\r
319 UINT8 Rsvd6:3; /* Reserved as of Nvm Express 1.1 Spec */\r
320 UINT8 Rsvd7[16]; /* Reserved as of Nvm Express 1.1 Spec */\r
321} NVME_PSDESCRIPTOR;\r
322\r
323//\r
324// Identify Controller Data\r
325//\r
326typedef struct {\r
327 //\r
328 // Controller Capabilities and Features 0-255\r
329 //\r
330 UINT16 Vid; /* PCI Vendor ID */\r
331 UINT16 Ssvid; /* PCI sub-system vendor ID */\r
332 UINT8 Sn[20]; /* Product serial number */\r
333\r
334 UINT8 Mn[40]; /* Proeduct model number */\r
335 UINT8 Fr[8]; /* Firmware Revision */\r
336 UINT8 Rab; /* Recommended Arbitration Burst */\r
337 UINT8 Ieee_oui[3]; /* Organization Unique Identifier */\r
338 UINT8 Cmic; /* Multi-interface Capabilities */\r
339 UINT8 Mdts; /* Maximum Data Transfer Size */\r
340 UINT8 Cntlid[2]; /* Controller ID */\r
341 UINT8 Rsvd1[176]; /* Reserved as of Nvm Express 1.1 Spec */\r
342 //\r
343 // Admin Command Set Attributes\r
344 //\r
345 UINT16 Oacs; /* Optional Admin Command Support */\r
346 #define NAMESPACE_MANAGEMENT_SUPPORTED BIT3\r
347 #define FW_DOWNLOAD_ACTIVATE_SUPPORTED BIT2\r
348 #define FORMAT_NVM_SUPPORTED BIT1\r
349 #define SECURITY_SEND_RECEIVE_SUPPORTED BIT0\r
350 UINT8 Acl; /* Abort Command Limit */\r
351 UINT8 Aerl; /* Async Event Request Limit */\r
352 UINT8 Frmw; /* Firmware updates */\r
353 UINT8 Lpa; /* Log Page Attributes */\r
354 UINT8 Elpe; /* Error Log Page Entries */\r
355 UINT8 Npss; /* Number of Power States Support */\r
356 UINT8 Avscc; /* Admin Vendor Specific Command Configuration */\r
357 UINT8 Apsta; /* Autonomous Power State Transition Attributes */\r
358 UINT8 Rsvd2[246]; /* Reserved as of Nvm Express 1.1 Spec */\r
359 //\r
360 // NVM Command Set Attributes\r
361 //\r
362 UINT8 Sqes; /* Submission Queue Entry Size */\r
363 UINT8 Cqes; /* Completion Queue Entry Size */\r
364 UINT16 Rsvd3; /* Reserved as of Nvm Express 1.1 Spec */\r
365 UINT32 Nn; /* Number of Namespaces */\r
366 UINT16 Oncs; /* Optional NVM Command Support */\r
367 UINT16 Fuses; /* Fused Operation Support */\r
368 UINT8 Fna; /* Format NVM Attributes */\r
369 UINT8 Vwc; /* Volatile Write Cache */\r
370 UINT16 Awun; /* Atomic Write Unit Normal */\r
371 UINT16 Awupf; /* Atomic Write Unit Power Fail */\r
372 UINT8 Nvscc; /* NVM Vendor Specific Command Configuration */\r
373 UINT8 Rsvd4; /* Reserved as of Nvm Express 1.1 Spec */\r
374 UINT16 Acwu; /* Atomic Compare & Write Unit */\r
375 UINT16 Rsvd5; /* Reserved as of Nvm Express 1.1 Spec */\r
376 UINT32 Sgls; /* SGL Support */\r
377 UINT8 Rsvd6[164]; /* Reserved as of Nvm Express 1.1 Spec */\r
378 //\r
379 // I/O Command set Attributes\r
380 //\r
381 UINT8 Rsvd7[1344]; /* Reserved as of Nvm Express 1.1 Spec */\r
382 //\r
383 // Power State Descriptors\r
384 //\r
385 NVME_PSDESCRIPTOR PsDescriptor[32];\r
386\r
387 UINT8 VendorData[1024]; /* Vendor specific data */\r
388} NVME_ADMIN_CONTROLLER_DATA;\r
389\r
390typedef struct {\r
391 UINT16 Ms; /* Metadata Size */\r
392 UINT8 Lbads; /* LBA Data Size */\r
393 UINT8 Rp:2; /* Relative Performance */\r
394 #define LBAF_RP_BEST 00b\r
395 #define LBAF_RP_BETTER 01b\r
396 #define LBAF_RP_GOOD 10b\r
397 #define LBAF_RP_DEGRADED 11b\r
398 UINT8 Rsvd1:6; /* Reserved as of Nvm Express 1.1 Spec */\r
399} NVME_LBAFORMAT;\r
400\r
401//\r
402// Identify Namespace Data\r
403//\r
404typedef struct {\r
405 //\r
406 // NVM Command Set Specific\r
407 //\r
408 UINT64 Nsze; /* Namespace Size (total number of blocks in formatted namespace) */\r
409 UINT64 Ncap; /* Namespace Capacity (max number of logical blocks) */\r
410 UINT64 Nuse; /* Namespace Utilization */\r
411 UINT8 Nsfeat; /* Namespace Features */\r
412 UINT8 Nlbaf; /* Number of LBA Formats */\r
413 UINT8 Flbas; /* Formatted LBA size */\r
414 UINT8 Mc; /* Metadata Capabilities */\r
415 UINT8 Dpc; /* End-to-end Data Protection capabilities */\r
416 UINT8 Dps; /* End-to-end Data Protection Type Settings */\r
417 UINT8 Nmic; /* Namespace Multi-path I/O and Namespace Sharing Capabilities */\r
418 UINT8 Rescap; /* Reservation Capabilities */\r
419 UINT8 Rsvd1[88]; /* Reserved as of Nvm Express 1.1 Spec */\r
420 UINT64 Eui64; /* IEEE Extended Unique Identifier */\r
421 //\r
422 // LBA Format\r
423 //\r
424 NVME_LBAFORMAT LbaFormat[16];\r
425\r
426 UINT8 Rsvd2[192]; /* Reserved as of Nvm Express 1.1 Spec */\r
427 UINT8 VendorData[3712]; /* Vendor specific data */\r
428} NVME_ADMIN_NAMESPACE_DATA;\r
429\r
430//\r
431// NvmExpress Admin Identify Cmd\r
432//\r
433typedef struct {\r
434 //\r
435 // CDW 10\r
436 //\r
437 UINT32 Cns:2;\r
438 UINT32 Rsvd1:30;\r
439} NVME_ADMIN_IDENTIFY;\r
440\r
441//\r
442// NvmExpress Admin Create I/O Completion Queue\r
443//\r
444typedef struct {\r
445 //\r
446 // CDW 10\r
447 //\r
448 UINT32 Qid:16; /* Queue Identifier */\r
449 UINT32 Qsize:16; /* Queue Size */\r
450\r
451 //\r
452 // CDW 11\r
453 //\r
454 UINT32 Pc:1; /* Physically Contiguous */\r
455 UINT32 Ien:1; /* Interrupts Enabled */\r
456 UINT32 Rsvd1:14; /* reserved as of Nvm Express 1.1 Spec */\r
457 UINT32 Iv:16; /* Interrupt Vector for MSI-X or MSI*/\r
458} NVME_ADMIN_CRIOCQ;\r
459\r
460//\r
461// NvmExpress Admin Create I/O Submission Queue\r
462//\r
463typedef struct {\r
464 //\r
465 // CDW 10\r
466 //\r
467 UINT32 Qid:16; /* Queue Identifier */\r
468 UINT32 Qsize:16; /* Queue Size */\r
469\r
470 //\r
471 // CDW 11\r
472 //\r
473 UINT32 Pc:1; /* Physically Contiguous */\r
474 UINT32 Qprio:2; /* Queue Priority */\r
475 UINT32 Rsvd1:13; /* Reserved as of Nvm Express 1.1 Spec */\r
476 UINT32 Cqid:16; /* Completion Queue ID */\r
477} NVME_ADMIN_CRIOSQ;\r
478\r
479//\r
480// NvmExpress Admin Delete I/O Completion Queue\r
481//\r
482typedef struct {\r
483 //\r
484 // CDW 10\r
485 //\r
486 UINT16 Qid;\r
487 UINT16 Rsvd1;\r
488} NVME_ADMIN_DEIOCQ;\r
489\r
490//\r
491// NvmExpress Admin Delete I/O Submission Queue\r
492//\r
493typedef struct {\r
494 //\r
495 // CDW 10\r
496 //\r
497 UINT16 Qid;\r
498 UINT16 Rsvd1;\r
499} NVME_ADMIN_DEIOSQ;\r
500\r
501//\r
502// NvmExpress Admin Abort Command\r
503//\r
504typedef struct {\r
505 //\r
506 // CDW 10\r
507 //\r
508 UINT32 Sqid:16; /* Submission Queue identifier */\r
509 UINT32 Cid:16; /* Command Identifier */\r
510} NVME_ADMIN_ABORT;\r
511\r
512//\r
513// NvmExpress Admin Firmware Activate Command\r
514//\r
515typedef struct {\r
516 //\r
517 // CDW 10\r
518 //\r
519 UINT32 Fs:3; /* Submission Queue identifier */\r
520 UINT32 Aa:2; /* Command Identifier */\r
521 UINT32 Rsvd1:27;\r
522} NVME_ADMIN_FIRMWARE_ACTIVATE;\r
523\r
524//\r
525// NvmExpress Admin Firmware Image Download Command\r
526//\r
527typedef struct {\r
528 //\r
529 // CDW 10\r
530 //\r
531 UINT32 Numd; /* Number of Dwords */\r
532 //\r
533 // CDW 11\r
534 //\r
535 UINT32 Ofst; /* Offset */\r
536} NVME_ADMIN_FIRMWARE_IMAGE_DOWNLOAD;\r
537\r
538//\r
539// NvmExpress Admin Get Features Command\r
540//\r
541typedef struct {\r
542 //\r
543 // CDW 10\r
544 //\r
545 UINT32 Fid:8; /* Feature Identifier */\r
546 UINT32 Sel:3; /* Select */\r
547 UINT32 Rsvd1:21;\r
548} NVME_ADMIN_GET_FEATURES;\r
549\r
550//\r
551// NvmExpress Admin Get Log Page Command\r
552//\r
553typedef struct {\r
554 //\r
555 // CDW 10\r
556 //\r
557 UINT32 Lid:8; /* Log Page Identifier */\r
558 #define LID_ERROR_INFO 0x1\r
559 #define LID_SMART_INFO 0x2\r
560 #define LID_FW_SLOT_INFO 0x3\r
561 UINT32 Rsvd1:8;\r
562 UINT32 Numd:12; /* Number of Dwords */\r
563 UINT32 Rsvd2:4; /* Reserved as of Nvm Express 1.1 Spec */\r
564} NVME_ADMIN_GET_LOG_PAGE;\r
565\r
566//\r
567// NvmExpress Admin Set Features Command\r
568//\r
569typedef struct {\r
570 //\r
571 // CDW 10\r
572 //\r
573 UINT32 Fid:8; /* Feature Identifier */\r
574 UINT32 Rsvd1:23;\r
575 UINT32 Sv:1; /* Save */\r
576} NVME_ADMIN_SET_FEATURES;\r
577\r
578//\r
579// NvmExpress Admin Format NVM Command\r
580//\r
581typedef struct {\r
582 //\r
583 // CDW 10\r
584 //\r
585 UINT32 Lbaf:4; /* LBA Format */\r
586 UINT32 Ms:1; /* Metadata Settings */\r
587 UINT32 Pi:3; /* Protection Information */\r
588 UINT32 Pil:1; /* Protection Information Location */\r
589 UINT32 Ses:3; /* Secure Erase Settings */\r
590 UINT32 Rsvd1:20;\r
591} NVME_ADMIN_FORMAT_NVM;\r
592\r
593//\r
594// NvmExpress Admin Security Receive Command\r
595//\r
596typedef struct {\r
597 //\r
598 // CDW 10\r
599 //\r
600 UINT32 Rsvd1:8;\r
601 UINT32 Spsp:16; /* SP Specific */\r
602 UINT32 Secp:8; /* Security Protocol */\r
603 //\r
604 // CDW 11\r
605 //\r
606 UINT32 Al; /* Allocation Length */\r
607} NVME_ADMIN_SECURITY_RECEIVE;\r
608\r
609//\r
610// NvmExpress Admin Security Send Command\r
611//\r
612typedef struct {\r
613 //\r
614 // CDW 10\r
615 //\r
616 UINT32 Rsvd1:8;\r
617 UINT32 Spsp:16; /* SP Specific */\r
618 UINT32 Secp:8; /* Security Protocol */\r
619 //\r
620 // CDW 11\r
621 //\r
622 UINT32 Tl; /* Transfer Length */\r
623} NVME_ADMIN_SECURITY_SEND;\r
624\r
625typedef union {\r
626 NVME_ADMIN_IDENTIFY Identify;\r
627 NVME_ADMIN_CRIOCQ CrIoCq;\r
628 NVME_ADMIN_CRIOSQ CrIoSq;\r
629 NVME_ADMIN_DEIOCQ DeIoCq;\r
630 NVME_ADMIN_DEIOSQ DeIoSq;\r
631 NVME_ADMIN_ABORT Abort;\r
632 NVME_ADMIN_FIRMWARE_ACTIVATE Activate;\r
633 NVME_ADMIN_FIRMWARE_IMAGE_DOWNLOAD FirmwareImageDownload;\r
634 NVME_ADMIN_GET_FEATURES GetFeatures;\r
635 NVME_ADMIN_GET_LOG_PAGE GetLogPage;\r
636 NVME_ADMIN_SET_FEATURES SetFeatures;\r
637 NVME_ADMIN_FORMAT_NVM FormatNvm;\r
638 NVME_ADMIN_SECURITY_RECEIVE SecurityReceive;\r
639 NVME_ADMIN_SECURITY_SEND SecuritySend;\r
640} NVME_ADMIN_CMD;\r
641\r
642typedef struct {\r
643 UINT32 Cdw10;\r
644 UINT32 Cdw11;\r
645 UINT32 Cdw12;\r
646 UINT32 Cdw13;\r
647 UINT32 Cdw14;\r
648 UINT32 Cdw15;\r
649} NVME_RAW;\r
650\r
651typedef union {\r
652 NVME_ADMIN_CMD Admin; // Union of Admin commands\r
653 NVME_CMD Nvm; // Union of Nvm commands\r
654 NVME_RAW Raw;\r
655} NVME_PAYLOAD;\r
656\r
657//\r
658// Submission Queue\r
659//\r
660typedef struct {\r
661 //\r
662 // CDW 0, Common to all comnmands\r
663 //\r
664 UINT8 Opc; // Opcode\r
665 UINT8 Fuse:2; // Fused Operation\r
666 UINT8 Rsvd1:5;\r
667 UINT8 Psdt:1; // PRP or SGL for Data Transfer\r
668 UINT16 Cid; // Command Identifier\r
669\r
670 //\r
671 // CDW 1\r
672 //\r
673 UINT32 Nsid; // Namespace Identifier\r
674\r
675 //\r
676 // CDW 2,3\r
677 //\r
678 UINT64 Rsvd2;\r
679\r
680 //\r
681 // CDW 4,5\r
682 //\r
683 UINT64 Mptr; // Metadata Pointer\r
684\r
685 //\r
686 // CDW 6-9\r
687 //\r
688 UINT64 Prp[2]; // First and second PRP entries\r
689\r
690 NVME_PAYLOAD Payload;\r
691\r
692} NVME_SQ;\r
693\r
694//\r
695// Completion Queue\r
696//\r
697typedef struct {\r
698 //\r
699 // CDW 0\r
700 //\r
701 UINT32 Dword0;\r
702 //\r
703 // CDW 1\r
704 //\r
705 UINT32 Rsvd1;\r
706 //\r
707 // CDW 2\r
708 //\r
709 UINT16 Sqhd; // Submission Queue Head Pointer\r
710 UINT16 Sqid; // Submission Queue Identifier\r
711 //\r
712 // CDW 3\r
713 //\r
714 UINT16 Cid; // Command Identifier\r
715 UINT16 Pt:1; // Phase Tag\r
716 UINT16 Sc:8; // Status Code\r
717 UINT16 Sct:3; // Status Code Type\r
718 UINT16 Rsvd2:2;\r
719 UINT16 Mo:1; // More\r
720 UINT16 Dnr:1; // Do Not Retry\r
721} NVME_CQ;\r
722\r
723//\r
724// Nvm Express Admin cmd opcodes\r
725//\r
726#define NVME_ADMIN_DEIOSQ_CMD 0x00\r
727#define NVME_ADMIN_CRIOSQ_CMD 0x01\r
728#define NVME_ADMIN_GET_LOG_PAGE_CMD 0x02\r
729#define NVME_ADMIN_DEIOCQ_CMD 0x04\r
730#define NVME_ADMIN_CRIOCQ_CMD 0x05\r
731#define NVME_ADMIN_IDENTIFY_CMD 0x06\r
732#define NVME_ADMIN_ABORT_CMD 0x08\r
733#define NVME_ADMIN_SET_FEATURES_CMD 0x09\r
734#define NVME_ADMIN_GET_FEATURES_CMD 0x0A\r
735#define NVME_ADMIN_ASYNC_EVENT_REQUEST_CMD 0x0C\r
736#define NVME_ADMIN_NAMESACE_MANAGEMENT_CMD 0x0D\r
737#define NVME_ADMIN_FW_COMMIT_CMD 0x10\r
738#define NVME_ADMIN_FW_IAMGE_DOWNLOAD_CMD 0x11\r
739#define NVME_ADMIN_NAMESACE_ATTACHMENT_CMD 0x15\r
740#define NVME_ADMIN_FORMAT_NVM_CMD 0x80\r
741#define NVME_ADMIN_SECURITY_SEND_CMD 0x81\r
742#define NVME_ADMIN_SECURITY_RECEIVE_CMD 0x82\r
743\r
744#define NVME_IO_FLUSH_OPC 0\r
745#define NVME_IO_WRITE_OPC 1\r
746#define NVME_IO_READ_OPC 2\r
747\r
748typedef enum {\r
749 DeleteIOSubmissionQueueOpcode = NVME_ADMIN_DEIOSQ_CMD,\r
750 CreateIOSubmissionQueueOpcode = NVME_ADMIN_CRIOSQ_CMD,\r
751 GetLogPageOpcode = NVME_ADMIN_GET_LOG_PAGE_CMD,\r
752 DeleteIOCompletionQueueOpcode = NVME_ADMIN_DEIOCQ_CMD,\r
753 CreateIOCompletionQueueOpcode = NVME_ADMIN_CRIOCQ_CMD,\r
754 IdentifyOpcode = NVME_ADMIN_IDENTIFY_CMD,\r
755 AbortOpcode = NVME_ADMIN_ABORT_CMD,\r
756 SetFeaturesOpcode = NVME_ADMIN_SET_FEATURES_CMD,\r
757 GetFeaturesOpcode = NVME_ADMIN_GET_FEATURES_CMD,\r
758 AsyncEventRequestOpcode = NVME_ADMIN_ASYNC_EVENT_REQUEST_CMD,\r
759 NamespaceManagementOpcode = NVME_ADMIN_NAMESACE_MANAGEMENT_CMD,\r
760 FirmwareCommitOpcode = NVME_ADMIN_FW_COMMIT_CMD,\r
761 FirmwareImageDownloadOpcode = NVME_ADMIN_FW_IAMGE_DOWNLOAD_CMD,\r
762 NamespaceAttachmentOpcode = NVME_ADMIN_NAMESACE_ATTACHMENT_CMD,\r
763 FormatNvmOpcode = NVME_ADMIN_FORMAT_NVM_CMD,\r
764 SecuritySendOpcode = NVME_ADMIN_SECURITY_SEND_CMD,\r
765 SecurityReceiveOpcode = NVME_ADMIN_SECURITY_RECEIVE_CMD\r
766} NVME_ADMIN_COMMAND_OPCODE;\r
767\r
768//\r
769// Controller or Namespace Structure (CNS) field\r
770// (ref. spec. v1.1 figure 82).\r
771//\r
772typedef enum {\r
773IdentifyNamespaceCns = 0x0,\r
774IdentifyControllerCns = 0x1,\r
775IdentifyActiveNsListCns = 0x2\r
776} NVME_ADMIN_IDENTIFY_CNS;\r
777\r
778//\r
779// Commit Action\r
780// (ref. spec. 1.1 figure 60).\r
781//\r
782typedef enum {\r
783 ActivateActionReplace = 0x0,\r
784 ActivateActionReplaceActivate = 0x1,\r
785 ActivateActionActivate = 0x2\r
786} NVME_FW_ACTIVATE_ACTION;\r
787\r
788//\r
789// Firmware Slot\r
790// (ref. spec. 1.1 Figure 60).\r
791//\r
792typedef enum {\r
793 FirmwareSlotCtrlChooses = 0x0,\r
794 FirmwareSlot1 = 0x1,\r
795 FirmwareSlot2 = 0x2,\r
796 FirmwareSlot3 = 0x3,\r
797 FirmwareSlot4 = 0x4,\r
798 FirmwareSlot5 = 0x5,\r
799 FirmwareSlot6 = 0x6,\r
800 FirmwareSlot7 = 0x7\r
801} NVME_FW_ACTIVATE_SLOT;\r
802\r
803//\r
804// Get Log Page ? Log Page Identifiers\r
805// (ref. spec. v1.1 Figure 73).\r
806//\r
807typedef enum {\r
808 ErrorInfoLogID = LID_ERROR_INFO,\r
809 SmartHealthInfoLogID = LID_SMART_INFO,\r
810 FirmwareSlotInfoLogID = LID_FW_SLOT_INFO\r
811} NVME_LOG_ID;\r
812\r
813//\r
814// Get Log Page ? Firmware Slot Information Log\r
815// (ref. spec. v1.1 Figure 77).\r
816//\r
817typedef struct {\r
818 //\r
819 // Indicates the firmware slot from which the actively running firmware revision was loaded.\r
820 //\r
821 UINT8 ActivelyRunningFwSlot:3;\r
822 UINT8 :1;\r
823 //\r
824 // Indicates the firmware slot that is going to be activated at the next controller reset. If this field is 0h, then the controller does not indicate the firmware slot that is going to be activated at the next controller reset.\r
825 //\r
826 UINT8 NextActiveFwSlot:3;\r
827 UINT8 :1;\r
828} NVME_ACTIVE_FW_INFO;\r
829\r
830//\r
831// Get Log Page ? Firmware Slot Information Log\r
832// (ref. spec. v1.1 Figure 77).\r
833//\r
834typedef struct {\r
835 //\r
836 // Specifies information about the active firmware revision.\r
837 //s\r
838 NVME_ACTIVE_FW_INFO ActiveFwInfo;\r
839 UINT8 Reserved1[7];\r
840 //\r
841 // Contains the revision of the firmware downloaded to firmware slot 1/7. If no valid firmware revision is present or if this slot is unsupported, all zeros shall be returned.\r
842 //\r
843 CHAR8 FwRevisionSlot[7][8];\r
844 UINT8 Reserved2[448];\r
845} NVME_FW_SLOT_INFO_LOG;\r
846\r
847//\r
848// SMART / Health Information (Log Identifier 02h)\r
849// (ref. spec. v1.1 5.10.1.2)\r
850//\r
851typedef struct {\r
852 //\r
853 // This field indicates critical warnings for the state of the controller.\r
854 //\r
855 UINT8 CriticalWarningAvailableSpare:1;\r
856 UINT8 CriticalWarningTemperature:1;\r
857 UINT8 CriticalWarningReliability:1;\r
858 UINT8 CriticalWarningMediaReadOnly:1;\r
859 UINT8 CriticalWarningVolatileBackup:1;\r
860 UINT8 CriticalWarningReserved:3;\r
861 //\r
862 // Contains a value corresponding to a temperature in degrees Kelvin that represents the current composite temperature of the controller and namespace(s) associated with that controller. The manner in which this value is computed is implementation specific and may not represent the actual temperature of any physical point in the NVM subsystem.\r
863 //\r
864 UINT16 CompositeTemp;\r
865 //\r
866 // Contains a normalized percentage (0 to 100%) of the remaining spare capacity available.\r
867 //\r
868 UINT8 AvailableSpare;\r
869 //\r
870 // When the Available Spare falls below the threshold indicated in this field, an asynchronous event completion may occur. The value is indicated as a normalized percentage (0 to 100%).\r
871 //\r
872 UINT8 AvailableSpareThreshold;\r
873 //\r
874 // Contains a vendor specific estimate of the percentage of NVM subsystem life used based on the actual usage and the manufacturer?s prediction of NVM life. A value of 100 indicates that the estimated endurance of the NVM in the NVM subsystem has been consumed, but may not indicate an NVM subsystem failure. The value is allowed to exceed 100. Percentages greater than 254 shall be represented as 255. This value shall be updated once per power-on hour (when the controller is not in a sleep state).\r
875 //\r
876 UINT8 PercentageUsed;\r
877 UINT8 Reserved1[26];\r
878 //\r
879 // Contains the number of 512 byte data units the host has read from the controller; this value does not include metadata.\r
880 //\r
881 UINT8 DataUnitsRead[16];\r
882 //\r
883 // Contains the number of 512 byte data units the host has written to the controller; this value does not include metadata.\r
884 //\r
885 UINT8 DataUnitsWritten[16];\r
886 //\r
887 // Contains the number of read commands completed by the controller.\r
888 //\r
889 UINT8 HostReadCommands[16];\r
890 //\r
891 // Contains the number of write commands completed by the controller.\r
892 //\r
893 UINT8 HostWriteCommands[16];\r
894 //\r
895 // Contains the amount of time the controller is busy with I/O commands. This value is reported in minutes.\r
896 //\r
897 UINT8 ControllerBusyTime[16];\r
898 //\r
899 // Contains the number of power cycles.\r
900 //\r
901 UINT8 PowerCycles[16];\r
902 //\r
903 // Contains the number of power-on hours.\r
904 //\r
905 UINT8 PowerOnHours[16];\r
906 //\r
907 // Contains the number of unsafe shutdowns.\r
908 //\r
909 UINT8 UnsafeShutdowns[16];\r
910 //\r
911 // Contains the number of occurrences where the controller detected an unrecovered data integrity error.\r
912 //\r
913 UINT8 MediaAndDataIntegrityErrors[16];\r
914 //\r
915 // Contains the number of Error Information log entries over the life of the controller.\r
916 //\r
917 UINT8 NumberErrorInformationLogEntries[16];\r
918 //\r
919 // Contains the amount of time in minutes that the controller is operational and the Composite Temperature is greater than or equal to the Warning Composite Temperature Threshold (WCTEMP) field and less than the Critical Composite Temperature Threshold (CCTEMP) field in the Identify Controller data structure in Figure 90.\r
920 //\r
921 UINT32 WarningCompositeTemperatureTime;\r
922 //\r
923 // Contains the amount of time in minutes that the controller is operational and the Composite Temperature is greater the Critical Composite Temperature Threshold (CCTEMP) field in the Identify Controller data structure in Figure 90.\r
924 //\r
925 UINT32 CriticalCompositeTemperatureTime;\r
926 //\r
927 // Contains the current temperature in degrees Kelvin reported by the temperature sensor. An implementation that does not implement the temperature sensor reports a temperature of zero degrees Kelvin.\r
928 //\r
929 UINT16 TemperatureSensor[8];\r
930 UINT8 Reserved2[296];\r
931} NVME_SMART_HEALTH_INFO_LOG;\r
932\r
933#pragma pack()\r
934\r
935#endif\r
EFI Development Kit II mirror for PVE