]> git.proxmox.com Git - mirror_edk2.git/blame - MdePkg/Library/BaseLib/Ia32/EnableCache.S
MdePkg/BaseLib: Support IA32 processors without CLFLUSH
[mirror_edk2.git] / MdePkg / Library / BaseLib / Ia32 / EnableCache.S
CommitLineData
9f4f2f0e 1#------------------------------------------------------------------------------\r
2#\r
bb817c56
HT
3# Copyright (c) 2006 - 2008, Intel Corporation. All rights reserved.<BR>\r
4# This program and the accompanying materials\r
9f4f2f0e 5# are licensed and made available under the terms and conditions of the BSD License\r
6# which accompanies this distribution. The full text of the license may be found at\r
35a17154 7# http://opensource.org/licenses/bsd-license.php.\r
9f4f2f0e 8#\r
9# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
10# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
11#\r
12# Module Name:\r
13#\r
14# EnableCache.S\r
15#\r
16# Abstract:\r
17#\r
18# Flush all caches with a WBINVD instruction, clear the CD bit of CR0 to 0, and clear \r
19# the NW bit of CR0 to 0\r
20#\r
21# Notes:\r
22#\r
23#------------------------------------------------------------------------------\r
24\r
25#------------------------------------------------------------------------------\r
26# VOID\r
27# EFIAPI\r
28# AsmEnableCache (\r
29# VOID\r
30# );\r
31#------------------------------------------------------------------------------\r
132f41f0 32ASM_GLOBAL ASM_PFX(AsmEnableCache)\r
9f4f2f0e 33ASM_PFX(AsmEnableCache):\r
34 wbinvd\r
35 movl %cr0, %eax\r
36 btrl $30, %eax\r
37 btrl $29, %eax\r
38 movl %eax, %cr0\r
39 ret\r