]>
Commit | Line | Data |
---|---|---|
170ef2d9 GS |
1 | /** @file\r |
2 | Provide constructor and GetTick for BaseRom instance of ACPI Timer Library\r | |
3 | \r | |
4 | Copyright (c) 2008 - 2012, Intel Corporation. All rights reserved.\r | |
5 | Copyright (c) 2011, Andrei Warkentin <andreiw@motorola.com>\r | |
6 | \r | |
b26f0cf9 | 7 | SPDX-License-Identifier: BSD-2-Clause-Patent\r |
170ef2d9 GS |
8 | **/\r |
9 | \r | |
10 | #include <Library/DebugLib.h>\r | |
11 | #include <Library/IoLib.h>\r | |
12 | #include <Library/PciLib.h>\r | |
170ef2d9 GS |
13 | #include <OvmfPlatforms.h>\r |
14 | \r | |
170ef2d9 GS |
15 | /**\r |
16 | The constructor function enables ACPI IO space.\r | |
17 | \r | |
18 | If ACPI I/O space not enabled, this function will enable it.\r | |
19 | It will always return RETURN_SUCCESS.\r | |
20 | \r | |
21 | @retval EFI_SUCCESS The constructor always returns RETURN_SUCCESS.\r | |
22 | \r | |
23 | **/\r | |
24 | RETURN_STATUS\r | |
25 | EFIAPI\r | |
26 | AcpiTimerLibConstructor (\r | |
27 | VOID\r | |
28 | )\r | |
29 | {\r | |
ac0a286f MK |
30 | UINT16 HostBridgeDevId;\r |
31 | UINTN Pmba;\r | |
32 | UINT32 PmbaAndVal;\r | |
33 | UINT32 PmbaOrVal;\r | |
34 | UINTN AcpiCtlReg;\r | |
35 | UINT8 AcpiEnBit;\r | |
170ef2d9 GS |
36 | \r |
37 | //\r | |
38 | // Query Host Bridge DID to determine platform type\r | |
39 | //\r | |
40 | HostBridgeDevId = PciRead16 (OVMF_HOSTBRIDGE_DID);\r | |
41 | switch (HostBridgeDevId) {\r | |
42 | case INTEL_82441_DEVICE_ID:\r | |
da372167 | 43 | Pmba = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMBA);\r |
1466b76f LE |
44 | PmbaAndVal = ~(UINT32)PIIX4_PMBA_MASK;\r |
45 | PmbaOrVal = PIIX4_PMBA_VALUE;\r | |
da372167 LE |
46 | AcpiCtlReg = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMREGMISC);\r |
47 | AcpiEnBit = PIIX4_PMREGMISC_PMIOSE;\r | |
170ef2d9 GS |
48 | break;\r |
49 | case INTEL_Q35_MCH_DEVICE_ID:\r | |
bc9d05d6 | 50 | Pmba = POWER_MGMT_REGISTER_Q35 (ICH9_PMBASE);\r |
1466b76f LE |
51 | PmbaAndVal = ~(UINT32)ICH9_PMBASE_MASK;\r |
52 | PmbaOrVal = ICH9_PMBASE_VALUE;\r | |
bc9d05d6 LE |
53 | AcpiCtlReg = POWER_MGMT_REGISTER_Q35 (ICH9_ACPI_CNTL);\r |
54 | AcpiEnBit = ICH9_ACPI_CNTL_ACPI_EN;\r | |
170ef2d9 | 55 | break;\r |
9afcd48a SB |
56 | case CLOUDHV_DEVICE_ID:\r |
57 | return RETURN_SUCCESS;\r | |
170ef2d9 | 58 | default:\r |
ac0a286f MK |
59 | DEBUG ((\r |
60 | DEBUG_ERROR,\r | |
61 | "%a: Unknown Host Bridge Device ID: 0x%04x\n",\r | |
62 | __FUNCTION__,\r | |
63 | HostBridgeDevId\r | |
64 | ));\r | |
170ef2d9 GS |
65 | ASSERT (FALSE);\r |
66 | return RETURN_UNSUPPORTED;\r | |
67 | }\r | |
68 | \r | |
69 | //\r | |
70 | // Check to see if the Power Management Base Address is already enabled\r | |
71 | //\r | |
e2ab3f81 | 72 | if ((PciRead8 (AcpiCtlReg) & AcpiEnBit) == 0) {\r |
170ef2d9 GS |
73 | //\r |
74 | // If the Power Management Base Address is not programmed,\r | |
b2f4da39 | 75 | // then program it now.\r |
170ef2d9 | 76 | //\r |
1466b76f | 77 | PciAndThenOr32 (Pmba, PmbaAndVal, PmbaOrVal);\r |
170ef2d9 GS |
78 | \r |
79 | //\r | |
e2ab3f81 | 80 | // Enable PMBA I/O port decodes\r |
170ef2d9 | 81 | //\r |
e2ab3f81 | 82 | PciOr8 (AcpiCtlReg, AcpiEnBit);\r |
170ef2d9 GS |
83 | }\r |
84 | \r | |
85 | return RETURN_SUCCESS;\r | |
86 | }\r | |
87 | \r | |
88 | /**\r | |
89 | Internal function to read the current tick counter of ACPI.\r | |
90 | \r | |
91 | Dynamically compute the address of the ACPI tick counter based on the\r | |
92 | properties of the underlying platform, to avoid relying on global variables.\r | |
93 | \r | |
94 | @return The tick counter read.\r | |
95 | \r | |
96 | **/\r | |
97 | UINT32\r | |
98 | InternalAcpiGetTimerTick (\r | |
99 | VOID\r | |
100 | )\r | |
101 | {\r | |
ac0a286f MK |
102 | UINT16 HostBridgeDevId;\r |
103 | UINTN Pmba;\r | |
170ef2d9 GS |
104 | \r |
105 | //\r | |
106 | // Query Host Bridge DID to determine platform type\r | |
107 | //\r | |
108 | HostBridgeDevId = PciRead16 (OVMF_HOSTBRIDGE_DID);\r | |
109 | switch (HostBridgeDevId) {\r | |
110 | case INTEL_82441_DEVICE_ID:\r | |
da372167 | 111 | Pmba = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMBA);\r |
170ef2d9 GS |
112 | break;\r |
113 | case INTEL_Q35_MCH_DEVICE_ID:\r | |
bc9d05d6 | 114 | Pmba = POWER_MGMT_REGISTER_Q35 (ICH9_PMBASE);\r |
170ef2d9 | 115 | break;\r |
9afcd48a SB |
116 | case CLOUDHV_DEVICE_ID:\r |
117 | return IoRead32 (CLOUDHV_ACPI_TIMER_IO_ADDRESS);\r | |
170ef2d9 | 118 | default:\r |
ac0a286f MK |
119 | DEBUG ((\r |
120 | DEBUG_ERROR,\r | |
121 | "%a: Unknown Host Bridge Device ID: 0x%04x\n",\r | |
122 | __FUNCTION__,\r | |
123 | HostBridgeDevId\r | |
124 | ));\r | |
170ef2d9 GS |
125 | ASSERT (FALSE);\r |
126 | return 0;\r | |
127 | }\r | |
128 | \r | |
129 | //\r | |
130 | // Read PMBA to read and return the current ACPI timer value.\r | |
131 | //\r | |
132 | return IoRead32 ((PciRead32 (Pmba) & ~PMBA_RTE) + ACPI_TIMER_OFFSET);\r | |
133 | }\r |