]> git.proxmox.com Git - mirror_edk2.git/blob - ArmPlatformPkg/ArmVExpressPkg/ArmVExpress-FVP-AArch64.fdf
a74878ba2bda6fd6ab48c604e673412af11a8b7f
[mirror_edk2.git] / ArmPlatformPkg / ArmVExpressPkg / ArmVExpress-FVP-AArch64.fdf
1 #
2 # Copyright (c) 2011 - 2013, ARM Limited. All rights reserved.
3 #
4 # This program and the accompanying materials
5 # are licensed and made available under the terms and conditions of the BSD License
6 # which accompanies this distribution. The full text of the license may be found at
7 # http://opensource.org/licenses/bsd-license.php
8 #
9 # THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
10 # WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
11 #
12
13 ################################################################################
14 #
15 # FD Section
16 # The [FD] Section is made up of the definition statements and a
17 # description of what goes into the Flash Device Image. Each FD section
18 # defines one flash "device" image. A flash device image may be one of
19 # the following: Removable media bootable image (like a boot floppy
20 # image,) an Option ROM image (that would be "flashed" into an add-in
21 # card,) a System "Flash" image (that would be burned into a system's
22 # flash) or an Update ("Capsule") image that will be used to update and
23 # existing system flash.
24 #
25 ################################################################################
26
27 [FD.FVP_AARCH64_EFI_SEC]
28 BaseAddress = 0x00000000|gArmTokenSpaceGuid.PcdFdBaseAddress # The base address of the Firmware in SecureROM.
29 Size = 0x04000000|gArmTokenSpaceGuid.PcdFdSize # The size in bytes of the device (64MiB).
30 ErasePolarity = 1
31
32 # This one is tricky, it must be: BlockSize * NumBlocks = Size
33 BlockSize = 0x00001000
34 NumBlocks = 0x4000
35
36 ################################################################################
37 #
38 # Following are lists of FD Region layout which correspond to the locations of different
39 # images within the flash device.
40 #
41 # Regions must be defined in ascending order and may not overlap.
42 #
43 # A Layout Region start with a eight digit hex offset (leading "0x" required) followed by
44 # the pipe "|" character, followed by the size of the region, also in hex with the leading
45 # "0x" characters. Like:
46 # Offset|Size
47 # PcdOffsetCName|PcdSizeCName
48 # RegionType <FV, DATA, or FILE>
49 #
50 ################################################################################
51
52 0x00000000|0x00080000
53 gArmTokenSpaceGuid.PcdSecureFvBaseAddress|gArmTokenSpaceGuid.PcdSecureFvSize
54 FV = FVMAIN_SEC
55
56 [FD.FVP_AARCH64_EFI]
57 BaseAddress = 0x08000000|gArmTokenSpaceGuid.PcdFdBaseAddress # The base address of the Firmware in Flash0.
58 Size = 0x04000000|gArmTokenSpaceGuid.PcdFdSize # The size in bytes of the device (64MiB).
59 ErasePolarity = 1
60
61 # This one is tricky, it must be: BlockSize * NumBlocks = Size
62 BlockSize = 0x00001000
63 NumBlocks = 0x4000
64
65 0x00000000|0x00280000
66 gArmTokenSpaceGuid.PcdFvBaseAddress|gArmTokenSpaceGuid.PcdFvSize
67 FV = FVMAIN_COMPACT
68
69 ################################################################################
70 #
71 # FV Section
72 #
73 # [FV] section is used to define what components or modules are placed within a flash
74 # device file. This section also defines order the components and modules are positioned
75 # within the image. The [FV] section consists of define statements, set statements and
76 # module statements.
77 #
78 ################################################################################
79
80 [FV.FVMAIN_SEC]
81 FvBaseAddress = 0x0 # Secure ROM
82 FvForceRebase = TRUE
83 FvAlignment = 16
84 ERASE_POLARITY = 1
85 MEMORY_MAPPED = TRUE
86 STICKY_WRITE = TRUE
87 LOCK_CAP = TRUE
88 LOCK_STATUS = TRUE
89 WRITE_DISABLED_CAP = TRUE
90 WRITE_ENABLED_CAP = TRUE
91 WRITE_STATUS = TRUE
92 WRITE_LOCK_CAP = TRUE
93 WRITE_LOCK_STATUS = TRUE
94 READ_DISABLED_CAP = TRUE
95 READ_ENABLED_CAP = TRUE
96 READ_STATUS = TRUE
97 READ_LOCK_CAP = TRUE
98 READ_LOCK_STATUS = TRUE
99
100 INF ArmPlatformPkg/Sec/Sec.inf
101
102
103 [FV.FvMain]
104 BlockSize = 0x40
105 NumBlocks = 0 # This FV gets compressed so make it just big enough
106 FvAlignment = 16 # FV alignment and FV attributes setting.
107 ERASE_POLARITY = 1
108 MEMORY_MAPPED = TRUE
109 STICKY_WRITE = TRUE
110 LOCK_CAP = TRUE
111 LOCK_STATUS = TRUE
112 WRITE_DISABLED_CAP = TRUE
113 WRITE_ENABLED_CAP = TRUE
114 WRITE_STATUS = TRUE
115 WRITE_LOCK_CAP = TRUE
116 WRITE_LOCK_STATUS = TRUE
117 READ_DISABLED_CAP = TRUE
118 READ_ENABLED_CAP = TRUE
119 READ_STATUS = TRUE
120 READ_LOCK_CAP = TRUE
121 READ_LOCK_STATUS = TRUE
122
123 INF MdeModulePkg/Core/Dxe/DxeMain.inf
124
125 #
126 # PI DXE Drivers producing Architectural Protocols (EFI Services)
127 #
128 INF ArmPkg/Drivers/CpuDxe/CpuDxe.inf
129 INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf
130 INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf
131 INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf
132 INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf
133 INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf
134 INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf
135 INF EmbeddedPkg/ResetRuntimeDxe/ResetRuntimeDxe.inf
136 INF EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf
137 INF EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf
138
139 INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf
140
141 #
142 # Multiple Console IO support
143 #
144 INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf
145 INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf
146 INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf
147 INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf
148 INF EmbeddedPkg/SerialDxe/SerialDxe.inf
149
150 INF ArmPkg/Drivers/ArmGic/ArmGicDxe.inf
151 INF ArmPkg/Drivers/TimerDxe/TimerDxe.inf
152 INF ArmPlatformPkg/Drivers/NorFlashDxe/NorFlashDxe.inf
153 !ifndef ARM_FOUNDATION_FVP
154 INF ArmPlatformPkg/Drivers/LcdGraphicsOutputDxe/PL111LcdGraphicsOutputDxe.inf
155 !endif
156 INF ArmPlatformPkg/Drivers/SP805WatchdogDxe/SP805WatchdogDxe.inf
157
158 #
159 # Semi-hosting filesystem
160 #
161 INF ArmPkg/Filesystem/SemihostFs/SemihostFs.inf
162
163 #
164 # FAT filesystem + GPT/MBR partitioning
165 #
166 INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf
167 INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf
168 INF FatBinPkg/EnhancedFatDxe/Fat.inf
169 INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf
170
171 !ifndef ARM_FOUNDATION_FVP
172 #
173 # Multimedia Card Interface
174 #
175 INF EmbeddedPkg/Universal/MmcDxe/MmcDxe.inf
176 INF ArmPlatformPkg/Drivers/PL180MciDxe/PL180MciDxe.inf
177 !endif
178
179 #
180 # Platform Driver
181 #
182 INF ArmPlatformPkg/ArmVExpressPkg/ArmFvpDxe/ArmFvpDxe.inf
183 INF OvmfPkg/VirtioBlkDxe/VirtioBlk.inf
184
185 #
186 # UEFI application (Shell Embedded Boot Loader)
187 #
188 INF ShellBinPkg/UefiShell/UefiShell.inf
189
190 #
191 # Bds
192 #
193 INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf
194 INF ArmPlatformPkg/Bds/Bds.inf
195
196
197 [FV.FVMAIN_COMPACT]
198 FvAlignment = 16
199 ERASE_POLARITY = 1
200 MEMORY_MAPPED = TRUE
201 STICKY_WRITE = TRUE
202 LOCK_CAP = TRUE
203 LOCK_STATUS = TRUE
204 WRITE_DISABLED_CAP = TRUE
205 WRITE_ENABLED_CAP = TRUE
206 WRITE_STATUS = TRUE
207 WRITE_LOCK_CAP = TRUE
208 WRITE_LOCK_STATUS = TRUE
209 READ_DISABLED_CAP = TRUE
210 READ_ENABLED_CAP = TRUE
211 READ_STATUS = TRUE
212 READ_LOCK_CAP = TRUE
213 READ_LOCK_STATUS = TRUE
214
215 INF ArmPlatformPkg/PrePeiCore/PrePeiCoreMPCore.inf
216 INF MdeModulePkg/Core/Pei/PeiMain.inf
217 INF ArmPlatformPkg/PlatformPei/PlatformPeim.inf
218 INF ArmPlatformPkg/MemoryInitPei/MemoryInitPeim.inf
219 INF ArmPkg/Drivers/CpuPei/CpuPei.inf
220 INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf
221 INF IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf
222 INF MdeModulePkg/Universal/Variable/Pei/VariablePei.inf
223 INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf
224
225 FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {
226 SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {
227 SECTION FV_IMAGE = FVMAIN
228 }
229 }
230
231
232 ################################################################################
233 #
234 # Rules are use with the [FV] section's module INF type to define
235 # how an FFS file is created for a given INF file. The following Rule are the default
236 # rules for the different module type. User can add the customized rules to define the
237 # content of the FFS file.
238 #
239 ################################################################################
240
241
242 ############################################################################
243 # Example of a DXE_DRIVER FFS file with a Checksum encapsulation section #
244 ############################################################################
245 #
246 #[Rule.Common.DXE_DRIVER]
247 # FILE DRIVER = $(NAMED_GUID) {
248 # DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
249 # COMPRESS PI_STD {
250 # GUIDED {
251 # PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
252 # UI STRING="$(MODULE_NAME)" Optional
253 # VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
254 # }
255 # }
256 # }
257 #
258 ############################################################################
259
260 [Rule.Common.SEC]
261 FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {
262 TE TE Align = 128 $(INF_OUTPUT)/$(MODULE_NAME).efi
263 }
264
265 [Rule.Common.PEI_CORE]
266 FILE PEI_CORE = $(NAMED_GUID) {
267 TE TE Align = 8 $(INF_OUTPUT)/$(MODULE_NAME).efi
268 UI STRING ="$(MODULE_NAME)" Optional
269 }
270
271 [Rule.Common.PEIM]
272 FILE PEIM = $(NAMED_GUID) {
273 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
274 TE TE Align = 8 $(INF_OUTPUT)/$(MODULE_NAME).efi
275 UI STRING="$(MODULE_NAME)" Optional
276 }
277
278 [Rule.Common.PEIM.TIANOCOMPRESSED]
279 FILE PEIM = $(NAMED_GUID) DEBUG_MYTOOLS_IA32 {
280 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
281 GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE {
282 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
283 UI STRING="$(MODULE_NAME)" Optional
284 }
285 }
286
287 [Rule.Common.DXE_CORE]
288 FILE DXE_CORE = $(NAMED_GUID) {
289 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
290 UI STRING="$(MODULE_NAME)" Optional
291 }
292
293 [Rule.Common.UEFI_DRIVER]
294 FILE DRIVER = $(NAMED_GUID) {
295 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
296 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
297 UI STRING="$(MODULE_NAME)" Optional
298 }
299
300 [Rule.Common.DXE_DRIVER]
301 FILE DRIVER = $(NAMED_GUID) {
302 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
303 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
304 UI STRING="$(MODULE_NAME)" Optional
305 }
306
307 [Rule.Common.DXE_RUNTIME_DRIVER]
308 FILE DRIVER = $(NAMED_GUID) {
309 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
310 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
311 UI STRING="$(MODULE_NAME)" Optional
312 }
313
314 [Rule.Common.UEFI_APPLICATION]
315 FILE APPLICATION = $(NAMED_GUID) {
316 UI STRING ="$(MODULE_NAME)" Optional
317 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
318 }
319
320 [Rule.Common.UEFI_DRIVER.BINARY]
321 FILE DRIVER = $(NAMED_GUID) {
322 DXE_DEPEX DXE_DEPEX Optional |.depex
323 PE32 PE32 |.efi
324 UI STRING="$(MODULE_NAME)" Optional
325 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
326 }
327
328 [Rule.Common.UEFI_APPLICATION.BINARY]
329 FILE APPLICATION = $(NAMED_GUID) {
330 PE32 PE32 |.efi
331 UI STRING="$(MODULE_NAME)" Optional
332 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
333 }