]> git.proxmox.com Git - mirror_edk2.git/blob - MdePkg/Include/IndustryStandard/SmBios.h
Exchange the sequence of Asynchronous and Synchronous in CACHE_SRAM_TYPE_DATA accordi...
[mirror_edk2.git] / MdePkg / Include / IndustryStandard / SmBios.h
1 /** @file
2 Industry Standard Definitions of SMBIOS Table Specification v2.7.1
3
4 Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>
5 This program and the accompanying materials are licensed and made available under
6 the terms and conditions of the BSD License that accompanies this distribution.
7 The full text of the license may be found at
8 http://opensource.org/licenses/bsd-license.php.
9
10 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
11 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
12
13 **/
14
15 #ifndef __SMBIOS_STANDARD_H__
16 #define __SMBIOS_STANDARD_H__
17
18 ///
19 /// Reference SMBIOS 2.6, chapter 3.1.2.
20 /// For v2.1 and later, handle values in the range 0FF00h to 0FFFFh are reserved for
21 /// use by this specification.
22 ///
23 #define SMBIOS_HANDLE_RESERVED_BEGIN 0xFF00
24
25 ///
26 /// Reference SMBIOS 2.7, chapter 6.1.2.
27 /// The UEFI Platform Initialization Specification reserves handle number FFFEh for its
28 /// EFI_SMBIOS_PROTOCOL.Add() function to mean "assign an unused handle number automatically."
29 /// This number is not used for any other purpose by the SMBIOS specification.
30 ///
31 #define SMBIOS_HANDLE_PI_RESERVED 0xFFFE
32
33 ///
34 /// Reference SMBIOS 2.6, chapter 3.1.3.
35 /// Each text string is limited to 64 significant characters due to system MIF limitations.
36 /// Reference SMBIOS 2.7, chapter 6.1.3.
37 /// It will have no limit on the length of each individual text string.
38 ///
39 #define SMBIOS_STRING_MAX_LENGTH 64
40
41 ///
42 /// Inactive type is added from SMBIOS 2.2. Reference SMBIOS 2.6, chapter 3.3.43.
43 /// Upper-level software that interprets the SMBIOS structure-table should bypass an
44 /// Inactive structure just like a structure type that the software does not recognize.
45 ///
46 #define SMBIOS_TYPE_INACTIVE 0x007E
47
48 ///
49 /// End-of-table type is added from SMBIOS 2.2. Reference SMBIOS 2.6, chapter 3.3.44.
50 /// The end-of-table indicator is used in the last physical structure in a table
51 ///
52 #define SMBIOS_TYPE_END_OF_TABLE 0x007F
53
54 ///
55 /// Smbios Table Entry Point Structure.
56 ///
57 #pragma pack(1)
58 typedef struct {
59 UINT8 AnchorString[4];
60 UINT8 EntryPointStructureChecksum;
61 UINT8 EntryPointLength;
62 UINT8 MajorVersion;
63 UINT8 MinorVersion;
64 UINT16 MaxStructureSize;
65 UINT8 EntryPointRevision;
66 UINT8 FormattedArea[5];
67 UINT8 IntermediateAnchorString[5];
68 UINT8 IntermediateChecksum;
69 UINT16 TableLength;
70 UINT32 TableAddress;
71 UINT16 NumberOfSmbiosStructures;
72 UINT8 SmbiosBcdRevision;
73 } SMBIOS_TABLE_ENTRY_POINT;
74
75 ///
76 /// The Smbios structure header.
77 ///
78 typedef struct {
79 UINT8 Type;
80 UINT8 Length;
81 UINT16 Handle;
82 } SMBIOS_STRUCTURE;
83
84 ///
85 /// String Number for a Null terminated string, 00h stands for no string available.
86 ///
87 typedef UINT8 SMBIOS_TABLE_STRING;
88
89 ///
90 /// BIOS Characteristics
91 /// Defines which functions the BIOS supports. PCI, PCMCIA, Flash, etc.
92 ///
93 typedef struct {
94 UINT32 Reserved :2; ///< Bits 0-1.
95 UINT32 Unknown :1;
96 UINT32 BiosCharacteristicsNotSupported :1;
97 UINT32 IsaIsSupported :1;
98 UINT32 McaIsSupported :1;
99 UINT32 EisaIsSupported :1;
100 UINT32 PciIsSupported :1;
101 UINT32 PcmciaIsSupported :1;
102 UINT32 PlugAndPlayIsSupported :1;
103 UINT32 ApmIsSupported :1;
104 UINT32 BiosIsUpgradable :1;
105 UINT32 BiosShadowingAllowed :1;
106 UINT32 VlVesaIsSupported :1;
107 UINT32 EscdSupportIsAvailable :1;
108 UINT32 BootFromCdIsSupported :1;
109 UINT32 SelectableBootIsSupported :1;
110 UINT32 RomBiosIsSocketed :1;
111 UINT32 BootFromPcmciaIsSupported :1;
112 UINT32 EDDSpecificationIsSupported :1;
113 UINT32 JapaneseNecFloppyIsSupported :1;
114 UINT32 JapaneseToshibaFloppyIsSupported :1;
115 UINT32 Floppy525_360IsSupported :1;
116 UINT32 Floppy525_12IsSupported :1;
117 UINT32 Floppy35_720IsSupported :1;
118 UINT32 Floppy35_288IsSupported :1;
119 UINT32 PrintScreenIsSupported :1;
120 UINT32 Keyboard8042IsSupported :1;
121 UINT32 SerialIsSupported :1;
122 UINT32 PrinterIsSupported :1;
123 UINT32 CgaMonoIsSupported :1;
124 UINT32 NecPc98 :1;
125 UINT32 ReservedForVendor :32; ///< Bits 32-63. Bits 32-47 reserved for BIOS vendor
126 ///< and bits 48-63 reserved for System Vendor.
127 } MISC_BIOS_CHARACTERISTICS;
128
129 ///
130 /// BIOS Characteristics Extension Byte 1.
131 /// This information, available for SMBIOS version 2.1 and later, appears at offset 12h
132 /// within the BIOS Information structure.
133 ///
134 typedef struct {
135 UINT8 AcpiIsSupported :1;
136 UINT8 UsbLegacyIsSupported :1;
137 UINT8 AgpIsSupported :1;
138 UINT8 I20BootIsSupported :1;
139 UINT8 Ls120BootIsSupported :1;
140 UINT8 AtapiZipDriveBootIsSupported :1;
141 UINT8 Boot1394IsSupported :1;
142 UINT8 SmartBatteryIsSupported :1;
143 } MBCE_BIOS_RESERVED;
144
145 ///
146 /// BIOS Characteristics Extension Byte 2.
147 /// This information, available for SMBIOS version 2.3 and later, appears at offset 13h
148 /// within the BIOS Information structure.
149 ///
150 typedef struct {
151 UINT8 BiosBootSpecIsSupported :1;
152 UINT8 FunctionKeyNetworkBootIsSupported :1;
153 UINT8 TargetContentDistributionEnabled :1;
154 UINT8 UefiSpecificationSupported :1;
155 UINT8 VirtualMachineSupported :1;
156 UINT8 ExtensionByte2Reserved :3;
157 } MBCE_SYSTEM_RESERVED;
158
159 ///
160 /// BIOS Characteristics Extension Bytes.
161 ///
162 typedef struct {
163 MBCE_BIOS_RESERVED BiosReserved;
164 MBCE_SYSTEM_RESERVED SystemReserved;
165 } MISC_BIOS_CHARACTERISTICS_EXTENSION;
166
167 ///
168 /// BIOS Information (Type 0).
169 ///
170 typedef struct {
171 SMBIOS_STRUCTURE Hdr;
172 SMBIOS_TABLE_STRING Vendor;
173 SMBIOS_TABLE_STRING BiosVersion;
174 UINT16 BiosSegment;
175 SMBIOS_TABLE_STRING BiosReleaseDate;
176 UINT8 BiosSize;
177 MISC_BIOS_CHARACTERISTICS BiosCharacteristics;
178 UINT8 BIOSCharacteristicsExtensionBytes[2];
179 UINT8 SystemBiosMajorRelease;
180 UINT8 SystemBiosMinorRelease;
181 UINT8 EmbeddedControllerFirmwareMajorRelease;
182 UINT8 EmbeddedControllerFirmwareMinorRelease;
183 } SMBIOS_TABLE_TYPE0;
184
185 ///
186 /// System Wake-up Type.
187 ///
188 typedef enum {
189 SystemWakeupTypeReserved = 0x00,
190 SystemWakeupTypeOther = 0x01,
191 SystemWakeupTypeUnknown = 0x02,
192 SystemWakeupTypeApmTimer = 0x03,
193 SystemWakeupTypeModemRing = 0x04,
194 SystemWakeupTypeLanRemote = 0x05,
195 SystemWakeupTypePowerSwitch = 0x06,
196 SystemWakeupTypePciPme = 0x07,
197 SystemWakeupTypeAcPowerRestored = 0x08
198 } MISC_SYSTEM_WAKEUP_TYPE;
199
200 ///
201 /// System Information (Type 1).
202 ///
203 /// The information in this structure defines attributes of the overall system and is
204 /// intended to be associated with the Component ID group of the system's MIF.
205 /// An SMBIOS implementation is associated with a single system instance and contains
206 /// one and only one System Information (Type 1) structure.
207 ///
208 typedef struct {
209 SMBIOS_STRUCTURE Hdr;
210 SMBIOS_TABLE_STRING Manufacturer;
211 SMBIOS_TABLE_STRING ProductName;
212 SMBIOS_TABLE_STRING Version;
213 SMBIOS_TABLE_STRING SerialNumber;
214 GUID Uuid;
215 UINT8 WakeUpType; ///< The enumeration value from MISC_SYSTEM_WAKEUP_TYPE.
216 SMBIOS_TABLE_STRING SKUNumber;
217 SMBIOS_TABLE_STRING Family;
218 } SMBIOS_TABLE_TYPE1;
219
220 ///
221 /// Base Board - Feature Flags.
222 ///
223 typedef struct {
224 UINT8 Motherboard :1;
225 UINT8 RequiresDaughterCard :1;
226 UINT8 Removable :1;
227 UINT8 Replaceable :1;
228 UINT8 HotSwappable :1;
229 UINT8 Reserved :3;
230 } BASE_BOARD_FEATURE_FLAGS;
231
232 ///
233 /// Base Board - Board Type.
234 ///
235 typedef enum {
236 BaseBoardTypeUnknown = 0x1,
237 BaseBoardTypeOther = 0x2,
238 BaseBoardTypeServerBlade = 0x3,
239 BaseBoardTypeConnectivitySwitch = 0x4,
240 BaseBoardTypeSystemManagementModule = 0x5,
241 BaseBoardTypeProcessorModule = 0x6,
242 BaseBoardTypeIOModule = 0x7,
243 BaseBoardTypeMemoryModule = 0x8,
244 BaseBoardTypeDaughterBoard = 0x9,
245 BaseBoardTypeMotherBoard = 0xA,
246 BaseBoardTypeProcessorMemoryModule = 0xB,
247 BaseBoardTypeProcessorIOModule = 0xC,
248 BaseBoardTypeInterconnectBoard = 0xD
249 } BASE_BOARD_TYPE;
250
251 ///
252 /// Base Board (or Module) Information (Type 2).
253 ///
254 /// The information in this structure defines attributes of a system baseboard -
255 /// for example a motherboard, planar, or server blade or other standard system module.
256 ///
257 typedef struct {
258 SMBIOS_STRUCTURE Hdr;
259 SMBIOS_TABLE_STRING Manufacturer;
260 SMBIOS_TABLE_STRING ProductName;
261 SMBIOS_TABLE_STRING Version;
262 SMBIOS_TABLE_STRING SerialNumber;
263 SMBIOS_TABLE_STRING AssetTag;
264 BASE_BOARD_FEATURE_FLAGS FeatureFlag;
265 SMBIOS_TABLE_STRING LocationInChassis;
266 UINT16 ChassisHandle;
267 UINT8 BoardType; ///< The enumeration value from BASE_BOARD_TYPE.
268 UINT8 NumberOfContainedObjectHandles;
269 UINT16 ContainedObjectHandles[1];
270 } SMBIOS_TABLE_TYPE2;
271
272 ///
273 /// System Enclosure or Chassis Types
274 ///
275 typedef enum {
276 MiscChassisTypeOther = 0x01,
277 MiscChassisTypeUnknown = 0x02,
278 MiscChassisTypeDeskTop = 0x03,
279 MiscChassisTypeLowProfileDesktop = 0x04,
280 MiscChassisTypePizzaBox = 0x05,
281 MiscChassisTypeMiniTower = 0x06,
282 MiscChassisTypeTower = 0x07,
283 MiscChassisTypePortable = 0x08,
284 MiscChassisTypeLapTop = 0x09,
285 MiscChassisTypeNotebook = 0x0A,
286 MiscChassisTypeHandHeld = 0x0B,
287 MiscChassisTypeDockingStation = 0x0C,
288 MiscChassisTypeAllInOne = 0x0D,
289 MiscChassisTypeSubNotebook = 0x0E,
290 MiscChassisTypeSpaceSaving = 0x0F,
291 MiscChassisTypeLunchBox = 0x10,
292 MiscChassisTypeMainServerChassis = 0x11,
293 MiscChassisTypeExpansionChassis = 0x12,
294 MiscChassisTypeSubChassis = 0x13,
295 MiscChassisTypeBusExpansionChassis = 0x14,
296 MiscChassisTypePeripheralChassis = 0x15,
297 MiscChassisTypeRaidChassis = 0x16,
298 MiscChassisTypeRackMountChassis = 0x17,
299 MiscChassisTypeSealedCasePc = 0x18,
300 MiscChassisMultiSystemChassis = 0x19,
301 MiscChassisCompactPCI = 0x1A,
302 MiscChassisAdvancedTCA = 0x1B,
303 MiscChassisBlade = 0x1C,
304 MiscChassisBladeEnclosure = 0x1D
305 } MISC_CHASSIS_TYPE;
306
307 ///
308 /// System Enclosure or Chassis States .
309 ///
310 typedef enum {
311 ChassisStateOther = 0x01,
312 ChassisStateUnknown = 0x02,
313 ChassisStateSafe = 0x03,
314 ChassisStateWarning = 0x04,
315 ChassisStateCritical = 0x05,
316 ChassisStateNonRecoverable = 0x06
317 } MISC_CHASSIS_STATE;
318
319 ///
320 /// System Enclosure or Chassis Security Status.
321 ///
322 typedef enum {
323 ChassisSecurityStatusOther = 0x01,
324 ChassisSecurityStatusUnknown = 0x02,
325 ChassisSecurityStatusNone = 0x03,
326 ChassisSecurityStatusExternalInterfaceLockedOut = 0x04,
327 ChassisSecurityStatusExternalInterfaceLockedEnabled = 0x05
328 } MISC_CHASSIS_SECURITY_STATE;
329
330 ///
331 /// Contained Element record
332 ///
333 typedef struct {
334 UINT8 ContainedElementType;
335 UINT8 ContainedElementMinimum;
336 UINT8 ContainedElementMaximum;
337 } CONTAINED_ELEMENT;
338
339
340 ///
341 /// System Enclosure or Chassis (Type 3).
342 ///
343 /// The information in this structure defines attributes of the system's mechanical enclosure(s).
344 /// For example, if a system included a separate enclosure for its peripheral devices,
345 /// two structures would be returned: one for the main, system enclosure and the second for
346 /// the peripheral device enclosure. The additions to this structure in v2.1 of this specification
347 /// support the population of the CIM_Chassis class.
348 ///
349 typedef struct {
350 SMBIOS_STRUCTURE Hdr;
351 SMBIOS_TABLE_STRING Manufacturer;
352 UINT8 Type;
353 SMBIOS_TABLE_STRING Version;
354 SMBIOS_TABLE_STRING SerialNumber;
355 SMBIOS_TABLE_STRING AssetTag;
356 UINT8 BootupState; ///< The enumeration value from MISC_CHASSIS_STATE.
357 UINT8 PowerSupplyState; ///< The enumeration value from MISC_CHASSIS_STATE.
358 UINT8 ThermalState; ///< The enumeration value from MISC_CHASSIS_STATE.
359 UINT8 SecurityStatus; ///< The enumeration value from MISC_CHASSIS_SECURITY_STATE.
360 UINT8 OemDefined[4];
361 UINT8 Height;
362 UINT8 NumberofPowerCords;
363 UINT8 ContainedElementCount;
364 UINT8 ContainedElementRecordLength;
365 CONTAINED_ELEMENT ContainedElements[1];
366 } SMBIOS_TABLE_TYPE3;
367
368 ///
369 /// Processor Information - Processor Type.
370 ///
371 typedef enum {
372 ProcessorOther = 0x01,
373 ProcessorUnknown = 0x02,
374 CentralProcessor = 0x03,
375 MathProcessor = 0x04,
376 DspProcessor = 0x05,
377 VideoProcessor = 0x06
378 } PROCESSOR_TYPE_DATA;
379
380 ///
381 /// Processor Information - Processor Family.
382 ///
383 typedef enum {
384 ProcessorFamilyOther = 0x01,
385 ProcessorFamilyUnknown = 0x02,
386 ProcessorFamily8086 = 0x03,
387 ProcessorFamily80286 = 0x04,
388 ProcessorFamilyIntel386 = 0x05,
389 ProcessorFamilyIntel486 = 0x06,
390 ProcessorFamily8087 = 0x07,
391 ProcessorFamily80287 = 0x08,
392 ProcessorFamily80387 = 0x09,
393 ProcessorFamily80487 = 0x0A,
394 ProcessorFamilyPentium = 0x0B,
395 ProcessorFamilyPentiumPro = 0x0C,
396 ProcessorFamilyPentiumII = 0x0D,
397 ProcessorFamilyPentiumMMX = 0x0E,
398 ProcessorFamilyCeleron = 0x0F,
399 ProcessorFamilyPentiumIIXeon = 0x10,
400 ProcessorFamilyPentiumIII = 0x11,
401 ProcessorFamilyM1 = 0x12,
402 ProcessorFamilyM2 = 0x13,
403 ProcessorFamilyM1Reserved2 = 0x14,
404 ProcessorFamilyM1Reserved3 = 0x15,
405 ProcessorFamilyM1Reserved4 = 0x16,
406 ProcessorFamilyM1Reserved5 = 0x17,
407 ProcessorFamilyAmdDuron = 0x18,
408 ProcessorFamilyK5 = 0x19,
409 ProcessorFamilyK6 = 0x1A,
410 ProcessorFamilyK6_2 = 0x1B,
411 ProcessorFamilyK6_3 = 0x1C,
412 ProcessorFamilyAmdAthlon = 0x1D,
413 ProcessorFamilyAmd29000 = 0x1E,
414 ProcessorFamilyK6_2Plus = 0x1F,
415 ProcessorFamilyPowerPC = 0x20,
416 ProcessorFamilyPowerPC601 = 0x21,
417 ProcessorFamilyPowerPC603 = 0x22,
418 ProcessorFamilyPowerPC603Plus = 0x23,
419 ProcessorFamilyPowerPC604 = 0x24,
420 ProcessorFamilyPowerPC620 = 0x25,
421 ProcessorFamilyPowerPCx704 = 0x26,
422 ProcessorFamilyPowerPC750 = 0x27,
423 ProcessorFamilyIntelCoreDuo = 0x28,
424 ProcessorFamilyIntelCoreDuoMobile = 0x29,
425 ProcessorFamilyIntelCoreSoloMobile = 0x2A,
426 ProcessorFamilyIntelAtom = 0x2B,
427 ProcessorFamilyAlpha3 = 0x30,
428 ProcessorFamilyAlpha21064 = 0x31,
429 ProcessorFamilyAlpha21066 = 0x32,
430 ProcessorFamilyAlpha21164 = 0x33,
431 ProcessorFamilyAlpha21164PC = 0x34,
432 ProcessorFamilyAlpha21164a = 0x35,
433 ProcessorFamilyAlpha21264 = 0x36,
434 ProcessorFamilyAlpha21364 = 0x37,
435 ProcessorFamilyAmdTurionIIUltraDualCoreMobileM = 0x38,
436 ProcessorFamilyAmdTurionIIDualCoreMobileM = 0x39,
437 ProcessorFamilyAmdAthlonIIDualCoreM = 0x3A,
438 ProcessorFamilyAmdOpteron6100Series = 0x3B,
439 ProcessorFamilyAmdOpteron4100Series = 0x3C,
440 ProcessorFamilyAmdOpteron6200Series = 0x3D,
441 ProcessorFamilyAmdOpteron4200Series = 0x3E,
442 ProcessorFamilyMips = 0x40,
443 ProcessorFamilyMIPSR4000 = 0x41,
444 ProcessorFamilyMIPSR4200 = 0x42,
445 ProcessorFamilyMIPSR4400 = 0x43,
446 ProcessorFamilyMIPSR4600 = 0x44,
447 ProcessorFamilyMIPSR10000 = 0x45,
448 ProcessorFamilyAmdCSeries = 0x46,
449 ProcessorFamilyAmdESeries = 0x47,
450 ProcessorFamilyAmdSSeries = 0x48,
451 ProcessorFamilyAmdGSeries = 0x49,
452 ProcessorFamilySparc = 0x50,
453 ProcessorFamilySuperSparc = 0x51,
454 ProcessorFamilymicroSparcII = 0x52,
455 ProcessorFamilymicroSparcIIep = 0x53,
456 ProcessorFamilyUltraSparc = 0x54,
457 ProcessorFamilyUltraSparcII = 0x55,
458 ProcessorFamilyUltraSparcIIi = 0x56,
459 ProcessorFamilyUltraSparcIII = 0x57,
460 ProcessorFamilyUltraSparcIIIi = 0x58,
461 ProcessorFamily68040 = 0x60,
462 ProcessorFamily68xxx = 0x61,
463 ProcessorFamily68000 = 0x62,
464 ProcessorFamily68010 = 0x63,
465 ProcessorFamily68020 = 0x64,
466 ProcessorFamily68030 = 0x65,
467 ProcessorFamilyHobbit = 0x70,
468 ProcessorFamilyCrusoeTM5000 = 0x78,
469 ProcessorFamilyCrusoeTM3000 = 0x79,
470 ProcessorFamilyEfficeonTM8000 = 0x7A,
471 ProcessorFamilyWeitek = 0x80,
472 ProcessorFamilyItanium = 0x82,
473 ProcessorFamilyAmdAthlon64 = 0x83,
474 ProcessorFamilyAmdOpteron = 0x84,
475 ProcessorFamilyAmdSempron = 0x85,
476 ProcessorFamilyAmdTurion64Mobile = 0x86,
477 ProcessorFamilyDualCoreAmdOpteron = 0x87,
478 ProcessorFamilyAmdAthlon64X2DualCore = 0x88,
479 ProcessorFamilyAmdTurion64X2Mobile = 0x89,
480 ProcessorFamilyQuadCoreAmdOpteron = 0x8A,
481 ProcessorFamilyThirdGenerationAmdOpteron = 0x8B,
482 ProcessorFamilyAmdPhenomFxQuadCore = 0x8C,
483 ProcessorFamilyAmdPhenomX4QuadCore = 0x8D,
484 ProcessorFamilyAmdPhenomX2DualCore = 0x8E,
485 ProcessorFamilyAmdAthlonX2DualCore = 0x8F,
486 ProcessorFamilyPARISC = 0x90,
487 ProcessorFamilyPaRisc8500 = 0x91,
488 ProcessorFamilyPaRisc8000 = 0x92,
489 ProcessorFamilyPaRisc7300LC = 0x93,
490 ProcessorFamilyPaRisc7200 = 0x94,
491 ProcessorFamilyPaRisc7100LC = 0x95,
492 ProcessorFamilyPaRisc7100 = 0x96,
493 ProcessorFamilyV30 = 0xA0,
494 ProcessorFamilyQuadCoreIntelXeon3200Series = 0xA1,
495 ProcessorFamilyDualCoreIntelXeon3000Series = 0xA2,
496 ProcessorFamilyQuadCoreIntelXeon5300Series = 0xA3,
497 ProcessorFamilyDualCoreIntelXeon5100Series = 0xA4,
498 ProcessorFamilyDualCoreIntelXeon5000Series = 0xA5,
499 ProcessorFamilyDualCoreIntelXeonLV = 0xA6,
500 ProcessorFamilyDualCoreIntelXeonULV = 0xA7,
501 ProcessorFamilyDualCoreIntelXeon7100Series = 0xA8,
502 ProcessorFamilyQuadCoreIntelXeon5400Series = 0xA9,
503 ProcessorFamilyQuadCoreIntelXeon = 0xAA,
504 ProcessorFamilyDualCoreIntelXeon5200Series = 0xAB,
505 ProcessorFamilyDualCoreIntelXeon7200Series = 0xAC,
506 ProcessorFamilyQuadCoreIntelXeon7300Series = 0xAD,
507 ProcessorFamilyQuadCoreIntelXeon7400Series = 0xAE,
508 ProcessorFamilyMultiCoreIntelXeon7400Series = 0xAF,
509 ProcessorFamilyPentiumIIIXeon = 0xB0,
510 ProcessorFamilyPentiumIIISpeedStep = 0xB1,
511 ProcessorFamilyPentium4 = 0xB2,
512 ProcessorFamilyIntelXeon = 0xB3,
513 ProcessorFamilyAS400 = 0xB4,
514 ProcessorFamilyIntelXeonMP = 0xB5,
515 ProcessorFamilyAMDAthlonXP = 0xB6,
516 ProcessorFamilyAMDAthlonMP = 0xB7,
517 ProcessorFamilyIntelItanium2 = 0xB8,
518 ProcessorFamilyIntelPentiumM = 0xB9,
519 ProcessorFamilyIntelCeleronD = 0xBA,
520 ProcessorFamilyIntelPentiumD = 0xBB,
521 ProcessorFamilyIntelPentiumEx = 0xBC,
522 ProcessorFamilyIntelCoreSolo = 0xBD, ///< SMBIOS spec 2.6 correct this value
523 ProcessorFamilyReserved = 0xBE,
524 ProcessorFamilyIntelCore2 = 0xBF,
525 ProcessorFamilyIntelCore2Solo = 0xC0,
526 ProcessorFamilyIntelCore2Extreme = 0xC1,
527 ProcessorFamilyIntelCore2Quad = 0xC2,
528 ProcessorFamilyIntelCore2ExtremeMobile = 0xC3,
529 ProcessorFamilyIntelCore2DuoMobile = 0xC4,
530 ProcessorFamilyIntelCore2SoloMobile = 0xC5,
531 ProcessorFamilyIntelCoreI7 = 0xC6,
532 ProcessorFamilyDualCoreIntelCeleron = 0xC7,
533 ProcessorFamilyIBM390 = 0xC8,
534 ProcessorFamilyG4 = 0xC9,
535 ProcessorFamilyG5 = 0xCA,
536 ProcessorFamilyG6 = 0xCB,
537 ProcessorFamilyzArchitectur = 0xCC,
538 ProcessorFamilyIntelCoreI5 = 0xCD,
539 ProcessorFamilyIntelCoreI3 = 0xCE,
540 ProcessorFamilyViaC7M = 0xD2,
541 ProcessorFamilyViaC7D = 0xD3,
542 ProcessorFamilyViaC7 = 0xD4,
543 ProcessorFamilyViaEden = 0xD5,
544 ProcessorFamilyMultiCoreIntelXeon = 0xD6,
545 ProcessorFamilyDualCoreIntelXeon3Series = 0xD7,
546 ProcessorFamilyQuadCoreIntelXeon3Series = 0xD8,
547 ProcessorFamilyViaNano = 0xD9,
548 ProcessorFamilyDualCoreIntelXeon5Series = 0xDA,
549 ProcessorFamilyQuadCoreIntelXeon5Series = 0xDB,
550 ProcessorFamilyDualCoreIntelXeon7Series = 0xDD,
551 ProcessorFamilyQuadCoreIntelXeon7Series = 0xDE,
552 ProcessorFamilyMultiCoreIntelXeon7Series = 0xDF,
553 ProcessorFamilyMultiCoreIntelXeon3400Series = 0xE0,
554 ProcessorFamilyEmbeddedAmdOpteronQuadCore = 0xE6,
555 ProcessorFamilyAmdPhenomTripleCore = 0xE7,
556 ProcessorFamilyAmdTurionUltraDualCoreMobile = 0xE8,
557 ProcessorFamilyAmdTurionDualCoreMobile = 0xE9,
558 ProcessorFamilyAmdAthlonDualCore = 0xEA,
559 ProcessorFamilyAmdSempronSI = 0xEB,
560 ProcessorFamilyAmdPhenomII = 0xEC,
561 ProcessorFamilyAmdAthlonII = 0xED,
562 ProcessorFamilySixCoreAmdOpteron = 0xEE,
563 ProcessorFamilyAmdSempronM = 0xEF,
564 ProcessorFamilyi860 = 0xFA,
565 ProcessorFamilyi960 = 0xFB,
566 ProcessorFamilyIndicatorFamily2 = 0xFE,
567 ProcessorFamilyReserved1 = 0xFF
568 } PROCESSOR_FAMILY_DATA;
569
570 ///
571 /// Processor Information - Voltage.
572 ///
573 typedef struct {
574 UINT8 ProcessorVoltageCapability5V :1;
575 UINT8 ProcessorVoltageCapability3_3V :1;
576 UINT8 ProcessorVoltageCapability2_9V :1;
577 UINT8 ProcessorVoltageCapabilityReserved :1; ///< Bit 3, must be zero.
578 UINT8 ProcessorVoltageReserved :3; ///< Bits 4-6, must be zero.
579 UINT8 ProcessorVoltageIndicateLegacy :1;
580 } PROCESSOR_VOLTAGE;
581
582 ///
583 /// Processor Information - Processor Upgrade.
584 ///
585 typedef enum {
586 ProcessorUpgradeOther = 0x01,
587 ProcessorUpgradeUnknown = 0x02,
588 ProcessorUpgradeDaughterBoard = 0x03,
589 ProcessorUpgradeZIFSocket = 0x04,
590 ProcessorUpgradePiggyBack = 0x05, ///< Replaceable.
591 ProcessorUpgradeNone = 0x06,
592 ProcessorUpgradeLIFSocket = 0x07,
593 ProcessorUpgradeSlot1 = 0x08,
594 ProcessorUpgradeSlot2 = 0x09,
595 ProcessorUpgrade370PinSocket = 0x0A,
596 ProcessorUpgradeSlotA = 0x0B,
597 ProcessorUpgradeSlotM = 0x0C,
598 ProcessorUpgradeSocket423 = 0x0D,
599 ProcessorUpgradeSocketA = 0x0E, ///< Socket 462.
600 ProcessorUpgradeSocket478 = 0x0F,
601 ProcessorUpgradeSocket754 = 0x10,
602 ProcessorUpgradeSocket940 = 0x11,
603 ProcessorUpgradeSocket939 = 0x12,
604 ProcessorUpgradeSocketmPGA604 = 0x13,
605 ProcessorUpgradeSocketLGA771 = 0x14,
606 ProcessorUpgradeSocketLGA775 = 0x15,
607 ProcessorUpgradeSocketS1 = 0x16,
608 ProcessorUpgradeAM2 = 0x17,
609 ProcessorUpgradeF1207 = 0x18,
610 ProcessorSocketLGA1366 = 0x19,
611 ProcessorUpgradeSocketG34 = 0x1A,
612 ProcessorUpgradeSocketAM3 = 0x1B,
613 ProcessorUpgradeSocketC32 = 0x1C,
614 ProcessorUpgradeSocketLGA1156 = 0x1D,
615 ProcessorUpgradeSocketLGA1567 = 0x1E,
616 ProcessorUpgradeSocketPGA988A = 0x1F,
617 ProcessorUpgradeSocketBGA1288 = 0x20,
618 ProcessorUpgradeSocketrPGA988B = 0x21,
619 ProcessorUpgradeSocketBGA1023 = 0x22,
620 ProcessorUpgradeSocketBGA1224 = 0x23,
621 ProcessorUpgradeSocketBGA1155 = 0x24,
622 ProcessorUpgradeSocketLGA1356 = 0x25,
623 ProcessorUpgradeSocketLGA2011 = 0x26,
624 ProcessorUpgradeSocketFS1 = 0x27,
625 ProcessorUpgradeSocketFS2 = 0x28,
626 ProcessorUpgradeSocketFM1 = 0x29,
627 ProcessorUpgradeSocketFM2 = 0x2A
628 } PROCESSOR_UPGRADE;
629
630 ///
631 /// Processor ID Field Description
632 ///
633 typedef struct {
634 UINT32 ProcessorSteppingId:4;
635 UINT32 ProcessorModel: 4;
636 UINT32 ProcessorFamily: 4;
637 UINT32 ProcessorType: 2;
638 UINT32 ProcessorReserved1: 2;
639 UINT32 ProcessorXModel: 4;
640 UINT32 ProcessorXFamily: 8;
641 UINT32 ProcessorReserved2: 4;
642 } PROCESSOR_SIGNATURE;
643
644 typedef struct {
645 UINT32 ProcessorFpu :1;
646 UINT32 ProcessorVme :1;
647 UINT32 ProcessorDe :1;
648 UINT32 ProcessorPse :1;
649 UINT32 ProcessorTsc :1;
650 UINT32 ProcessorMsr :1;
651 UINT32 ProcessorPae :1;
652 UINT32 ProcessorMce :1;
653 UINT32 ProcessorCx8 :1;
654 UINT32 ProcessorApic :1;
655 UINT32 ProcessorReserved1 :1;
656 UINT32 ProcessorSep :1;
657 UINT32 ProcessorMtrr :1;
658 UINT32 ProcessorPge :1;
659 UINT32 ProcessorMca :1;
660 UINT32 ProcessorCmov :1;
661 UINT32 ProcessorPat :1;
662 UINT32 ProcessorPse36 :1;
663 UINT32 ProcessorPsn :1;
664 UINT32 ProcessorClfsh :1;
665 UINT32 ProcessorReserved2 :1;
666 UINT32 ProcessorDs :1;
667 UINT32 ProcessorAcpi :1;
668 UINT32 ProcessorMmx :1;
669 UINT32 ProcessorFxsr :1;
670 UINT32 ProcessorSse :1;
671 UINT32 ProcessorSse2 :1;
672 UINT32 ProcessorSs :1;
673 UINT32 ProcessorReserved3 :1;
674 UINT32 ProcessorTm :1;
675 UINT32 ProcessorReserved4 :2;
676 } PROCESSOR_FEATURE_FLAGS;
677
678 typedef struct {
679 PROCESSOR_SIGNATURE Signature;
680 PROCESSOR_FEATURE_FLAGS FeatureFlags;
681 } PROCESSOR_ID_DATA;
682
683 ///
684 /// Processor Information (Type 4).
685 ///
686 /// The information in this structure defines the attributes of a single processor;
687 /// a separate structure instance is provided for each system processor socket/slot.
688 /// For example, a system with an IntelDX2 processor would have a single
689 /// structure instance, while a system with an IntelSX2 processor would have a structure
690 /// to describe the main CPU, and a second structure to describe the 80487 co-processor.
691 ///
692 typedef struct {
693 SMBIOS_STRUCTURE Hdr;
694 SMBIOS_TABLE_STRING Socket;
695 UINT8 ProcessorType; ///< The enumeration value from PROCESSOR_TYPE_DATA.
696 UINT8 ProcessorFamily; ///< The enumeration value from PROCESSOR_FAMILY_DATA.
697 SMBIOS_TABLE_STRING ProcessorManufacture;
698 PROCESSOR_ID_DATA ProcessorId;
699 SMBIOS_TABLE_STRING ProcessorVersion;
700 PROCESSOR_VOLTAGE Voltage;
701 UINT16 ExternalClock;
702 UINT16 MaxSpeed;
703 UINT16 CurrentSpeed;
704 UINT8 Status;
705 UINT8 ProcessorUpgrade; ///< The enumeration value from PROCESSOR_UPGRADE.
706 UINT16 L1CacheHandle;
707 UINT16 L2CacheHandle;
708 UINT16 L3CacheHandle;
709 SMBIOS_TABLE_STRING SerialNumber;
710 SMBIOS_TABLE_STRING AssetTag;
711 SMBIOS_TABLE_STRING PartNumber;
712 //
713 // Add for smbios 2.5
714 //
715 UINT8 CoreCount;
716 UINT8 EnabledCoreCount;
717 UINT8 ThreadCount;
718 UINT16 ProcessorCharacteristics;
719 //
720 // Add for smbios 2.6
721 //
722 UINT16 ProcessorFamily2;
723 } SMBIOS_TABLE_TYPE4;
724
725 ///
726 /// Memory Controller Error Detecting Method.
727 ///
728 typedef enum {
729 ErrorDetectingMethodOther = 0x01,
730 ErrorDetectingMethodUnknown = 0x02,
731 ErrorDetectingMethodNone = 0x03,
732 ErrorDetectingMethodParity = 0x04,
733 ErrorDetectingMethod32Ecc = 0x05,
734 ErrorDetectingMethod64Ecc = 0x06,
735 ErrorDetectingMethod128Ecc = 0x07,
736 ErrorDetectingMethodCrc = 0x08
737 } MEMORY_ERROR_DETECT_METHOD;
738
739 ///
740 /// Memory Controller Error Correcting Capability.
741 ///
742 typedef struct {
743 UINT8 Other :1;
744 UINT8 Unknown :1;
745 UINT8 None :1;
746 UINT8 SingleBitErrorCorrect :1;
747 UINT8 DoubleBitErrorCorrect :1;
748 UINT8 ErrorScrubbing :1;
749 UINT8 Reserved :2;
750 } MEMORY_ERROR_CORRECT_CAPABILITY;
751
752 ///
753 /// Memory Controller Information - Interleave Support.
754 ///
755 typedef enum {
756 MemoryInterleaveOther = 0x01,
757 MemoryInterleaveUnknown = 0x02,
758 MemoryInterleaveOneWay = 0x03,
759 MemoryInterleaveTwoWay = 0x04,
760 MemoryInterleaveFourWay = 0x05,
761 MemoryInterleaveEightWay = 0x06,
762 MemoryInterleaveSixteenWay = 0x07
763 } MEMORY_SUPPORT_INTERLEAVE_TYPE;
764
765 ///
766 /// Memory Controller Information - Memory Speeds.
767 ///
768 typedef struct {
769 UINT16 Other :1;
770 UINT16 Unknown :1;
771 UINT16 SeventyNs:1;
772 UINT16 SixtyNs :1;
773 UINT16 FiftyNs :1;
774 UINT16 Reserved :11;
775 } MEMORY_SPEED_TYPE;
776
777 ///
778 /// Memory Controller Information (Type 5, Obsolete).
779 ///
780 /// The information in this structure defines the attributes of the system's memory controller(s)
781 /// and the supported attributes of any memory-modules present in the sockets controlled by
782 /// this controller.
783 /// Note: This structure, and its companion Memory Module Information (Type 6, Obsolete),
784 /// are obsolete starting with version 2.1 of this specification. The Physical Memory Array (Type 16)
785 /// and Memory Device (Type 17) structures should be used instead. BIOS providers might
786 /// choose to implement both memory description types to allow existing DMI browsers
787 /// to properly display the system's memory attributes.
788 ///
789 typedef struct {
790 SMBIOS_STRUCTURE Hdr;
791 UINT8 ErrDetectMethod; ///< The enumeration value from MEMORY_ERROR_DETECT_METHOD.
792 MEMORY_ERROR_CORRECT_CAPABILITY ErrCorrectCapability;
793 UINT8 SupportInterleave; ///< The enumeration value from MEMORY_SUPPORT_INTERLEAVE_TYPE.
794 UINT8 CurrentInterleave; ///< The enumeration value from MEMORY_SUPPORT_INTERLEAVE_TYPE .
795 UINT8 MaxMemoryModuleSize;
796 MEMORY_SPEED_TYPE SupportSpeed;
797 UINT16 SupportMemoryType;
798 UINT8 MemoryModuleVoltage;
799 UINT8 AssociatedMemorySlotNum;
800 UINT16 MemoryModuleConfigHandles[1];
801 } SMBIOS_TABLE_TYPE5;
802
803 ///
804 /// Memory Module Information - Memory Types
805 ///
806 typedef struct {
807 UINT16 Other :1;
808 UINT16 Unknown :1;
809 UINT16 Standard :1;
810 UINT16 FastPageMode:1;
811 UINT16 Edo :1;
812 UINT16 Parity :1;
813 UINT16 Ecc :1;
814 UINT16 Simm :1;
815 UINT16 Dimm :1;
816 UINT16 BurstEdo :1;
817 UINT16 Sdram :1;
818 UINT16 Reserved :5;
819 } MEMORY_CURRENT_TYPE;
820
821 ///
822 /// Memory Module Information - Memory Size.
823 ///
824 typedef struct {
825 UINT8 InstalledOrEnabledSize :7; ///< Size (n), where 2**n is the size in MB.
826 UINT8 SingleOrDoubleBank :1;
827 } MEMORY_INSTALLED_ENABLED_SIZE;
828
829 ///
830 /// Memory Module Information (Type 6, Obsolete)
831 ///
832 /// One Memory Module Information structure is included for each memory-module socket
833 /// in the system. The structure describes the speed, type, size, and error status
834 /// of each system memory module. The supported attributes of each module are described
835 /// by the "owning" Memory Controller Information structure.
836 /// Note: This structure, and its companion Memory Controller Information (Type 5, Obsolete),
837 /// are obsolete starting with version 2.1 of this specification. The Physical Memory Array (Type 16)
838 /// and Memory Device (Type 17) structures should be used instead.
839 ///
840 typedef struct {
841 SMBIOS_STRUCTURE Hdr;
842 SMBIOS_TABLE_STRING SocketDesignation;
843 UINT8 BankConnections;
844 UINT8 CurrentSpeed;
845 MEMORY_CURRENT_TYPE CurrentMemoryType;
846 MEMORY_INSTALLED_ENABLED_SIZE InstalledSize;
847 MEMORY_INSTALLED_ENABLED_SIZE EnabledSize;
848 UINT8 ErrorStatus;
849 } SMBIOS_TABLE_TYPE6;
850
851 ///
852 /// Cache Information - SRAM Type.
853 ///
854 typedef struct {
855 UINT16 Other :1;
856 UINT16 Unknown :1;
857 UINT16 NonBurst :1;
858 UINT16 Burst :1;
859 UINT16 PipelineBurst :1;
860 UINT16 Synchronous :1;
861 UINT16 Asynchronous :1;
862 UINT16 Reserved :9;
863 } CACHE_SRAM_TYPE_DATA;
864
865 ///
866 /// Cache Information - Error Correction Type.
867 ///
868 typedef enum {
869 CacheErrorOther = 0x01,
870 CacheErrorUnknown = 0x02,
871 CacheErrorNone = 0x03,
872 CacheErrorParity = 0x04,
873 CacheErrorSingleBit = 0x05, ///< ECC
874 CacheErrorMultiBit = 0x06 ///< ECC
875 } CACHE_ERROR_TYPE_DATA;
876
877 ///
878 /// Cache Information - System Cache Type.
879 ///
880 typedef enum {
881 CacheTypeOther = 0x01,
882 CacheTypeUnknown = 0x02,
883 CacheTypeInstruction = 0x03,
884 CacheTypeData = 0x04,
885 CacheTypeUnified = 0x05
886 } CACHE_TYPE_DATA;
887
888 ///
889 /// Cache Information - Associativity.
890 ///
891 typedef enum {
892 CacheAssociativityOther = 0x01,
893 CacheAssociativityUnknown = 0x02,
894 CacheAssociativityDirectMapped = 0x03,
895 CacheAssociativity2Way = 0x04,
896 CacheAssociativity4Way = 0x05,
897 CacheAssociativityFully = 0x06,
898 CacheAssociativity8Way = 0x07,
899 CacheAssociativity16Way = 0x08,
900 CacheAssociativity12Way = 0x09,
901 CacheAssociativity24Way = 0x0A,
902 CacheAssociativity32Way = 0x0B,
903 CacheAssociativity48Way = 0x0C,
904 CacheAssociativity64Way = 0x0D,
905 CacheAssociativity20Way = 0x0E
906 } CACHE_ASSOCIATIVITY_DATA;
907
908 ///
909 /// Cache Information (Type 7).
910 ///
911 /// The information in this structure defines the attributes of CPU cache device in the system.
912 /// One structure is specified for each such device, whether the device is internal to
913 /// or external to the CPU module. Cache modules can be associated with a processor structure
914 /// in one or two ways, depending on the SMBIOS version.
915 ///
916 typedef struct {
917 SMBIOS_STRUCTURE Hdr;
918 SMBIOS_TABLE_STRING SocketDesignation;
919 UINT16 CacheConfiguration;
920 UINT16 MaximumCacheSize;
921 UINT16 InstalledSize;
922 CACHE_SRAM_TYPE_DATA SupportedSRAMType;
923 CACHE_SRAM_TYPE_DATA CurrentSRAMType;
924 UINT8 CacheSpeed;
925 UINT8 ErrorCorrectionType; ///< The enumeration value from CACHE_ERROR_TYPE_DATA.
926 UINT8 SystemCacheType; ///< The enumeration value from CACHE_TYPE_DATA.
927 UINT8 Associativity; ///< The enumeration value from CACHE_ASSOCIATIVITY_DATA.
928 } SMBIOS_TABLE_TYPE7;
929
930 ///
931 /// Port Connector Information - Connector Types.
932 ///
933 typedef enum {
934 PortConnectorTypeNone = 0x00,
935 PortConnectorTypeCentronics = 0x01,
936 PortConnectorTypeMiniCentronics = 0x02,
937 PortConnectorTypeProprietary = 0x03,
938 PortConnectorTypeDB25Male = 0x04,
939 PortConnectorTypeDB25Female = 0x05,
940 PortConnectorTypeDB15Male = 0x06,
941 PortConnectorTypeDB15Female = 0x07,
942 PortConnectorTypeDB9Male = 0x08,
943 PortConnectorTypeDB9Female = 0x09,
944 PortConnectorTypeRJ11 = 0x0A,
945 PortConnectorTypeRJ45 = 0x0B,
946 PortConnectorType50PinMiniScsi = 0x0C,
947 PortConnectorTypeMiniDin = 0x0D,
948 PortConnectorTypeMicriDin = 0x0E,
949 PortConnectorTypePS2 = 0x0F,
950 PortConnectorTypeInfrared = 0x10,
951 PortConnectorTypeHpHil = 0x11,
952 PortConnectorTypeUsb = 0x12,
953 PortConnectorTypeSsaScsi = 0x13,
954 PortConnectorTypeCircularDin8Male = 0x14,
955 PortConnectorTypeCircularDin8Female = 0x15,
956 PortConnectorTypeOnboardIde = 0x16,
957 PortConnectorTypeOnboardFloppy = 0x17,
958 PortConnectorType9PinDualInline = 0x18,
959 PortConnectorType25PinDualInline = 0x19,
960 PortConnectorType50PinDualInline = 0x1A,
961 PortConnectorType68PinDualInline = 0x1B,
962 PortConnectorTypeOnboardSoundInput = 0x1C,
963 PortConnectorTypeMiniCentronicsType14 = 0x1D,
964 PortConnectorTypeMiniCentronicsType26 = 0x1E,
965 PortConnectorTypeHeadPhoneMiniJack = 0x1F,
966 PortConnectorTypeBNC = 0x20,
967 PortConnectorType1394 = 0x21,
968 PortConnectorTypePC98 = 0xA0,
969 PortConnectorTypePC98Hireso = 0xA1,
970 PortConnectorTypePCH98 = 0xA2,
971 PortConnectorTypePC98Note = 0xA3,
972 PortConnectorTypePC98Full = 0xA4,
973 PortConnectorTypeOther = 0xFF
974 } MISC_PORT_CONNECTOR_TYPE;
975
976 ///
977 /// Port Connector Information - Port Types
978 ///
979 typedef enum {
980 PortTypeNone = 0x00,
981 PortTypeParallelXtAtCompatible = 0x01,
982 PortTypeParallelPortPs2 = 0x02,
983 PortTypeParallelPortEcp = 0x03,
984 PortTypeParallelPortEpp = 0x04,
985 PortTypeParallelPortEcpEpp = 0x05,
986 PortTypeSerialXtAtCompatible = 0x06,
987 PortTypeSerial16450Compatible = 0x07,
988 PortTypeSerial16550Compatible = 0x08,
989 PortTypeSerial16550ACompatible = 0x09,
990 PortTypeScsi = 0x0A,
991 PortTypeMidi = 0x0B,
992 PortTypeJoyStick = 0x0C,
993 PortTypeKeyboard = 0x0D,
994 PortTypeMouse = 0x0E,
995 PortTypeSsaScsi = 0x0F,
996 PortTypeUsb = 0x10,
997 PortTypeFireWire = 0x11,
998 PortTypePcmciaTypeI = 0x12,
999 PortTypePcmciaTypeII = 0x13,
1000 PortTypePcmciaTypeIII = 0x14,
1001 PortTypeCardBus = 0x15,
1002 PortTypeAccessBusPort = 0x16,
1003 PortTypeScsiII = 0x17,
1004 PortTypeScsiWide = 0x18,
1005 PortTypePC98 = 0x19,
1006 PortTypePC98Hireso = 0x1A,
1007 PortTypePCH98 = 0x1B,
1008 PortTypeVideoPort = 0x1C,
1009 PortTypeAudioPort = 0x1D,
1010 PortTypeModemPort = 0x1E,
1011 PortTypeNetworkPort = 0x1F,
1012 PortType8251Compatible = 0xA0,
1013 PortType8251FifoCompatible = 0xA1,
1014 PortTypeOther = 0xFF
1015 } MISC_PORT_TYPE;
1016
1017 ///
1018 /// Port Connector Information (Type 8).
1019 ///
1020 /// The information in this structure defines the attributes of a system port connector,
1021 /// e.g. parallel, serial, keyboard, or mouse ports. The port's type and connector information
1022 /// are provided. One structure is present for each port provided by the system.
1023 ///
1024 typedef struct {
1025 SMBIOS_STRUCTURE Hdr;
1026 SMBIOS_TABLE_STRING InternalReferenceDesignator;
1027 UINT8 InternalConnectorType; ///< The enumeration value from MISC_PORT_CONNECTOR_TYPE.
1028 SMBIOS_TABLE_STRING ExternalReferenceDesignator;
1029 UINT8 ExternalConnectorType; ///< The enumeration value from MISC_PORT_CONNECTOR_TYPE.
1030 UINT8 PortType; ///< The enumeration value from MISC_PORT_TYPE.
1031 } SMBIOS_TABLE_TYPE8;
1032
1033 ///
1034 /// System Slots - Slot Type
1035 ///
1036 typedef enum {
1037 SlotTypeOther = 0x01,
1038 SlotTypeUnknown = 0x02,
1039 SlotTypeIsa = 0x03,
1040 SlotTypeMca = 0x04,
1041 SlotTypeEisa = 0x05,
1042 SlotTypePci = 0x06,
1043 SlotTypePcmcia = 0x07,
1044 SlotTypeVlVesa = 0x08,
1045 SlotTypeProprietary = 0x09,
1046 SlotTypeProcessorCardSlot = 0x0A,
1047 SlotTypeProprietaryMemoryCardSlot = 0x0B,
1048 SlotTypeIORiserCardSlot = 0x0C,
1049 SlotTypeNuBus = 0x0D,
1050 SlotTypePci66MhzCapable = 0x0E,
1051 SlotTypeAgp = 0x0F,
1052 SlotTypeApg2X = 0x10,
1053 SlotTypeAgp4X = 0x11,
1054 SlotTypePciX = 0x12,
1055 SlotTypeAgp4x = 0x13,
1056 SlotTypePC98C20 = 0xA0,
1057 SlotTypePC98C24 = 0xA1,
1058 SlotTypePC98E = 0xA2,
1059 SlotTypePC98LocalBus = 0xA3,
1060 SlotTypePC98Card = 0xA4,
1061 SlotTypePciExpress = 0xA5,
1062 SlotTypePciExpressX1 = 0xA6,
1063 SlotTypePciExpressX2 = 0xA7,
1064 SlotTypePciExpressX4 = 0xA8,
1065 SlotTypePciExpressX8 = 0xA9,
1066 SlotTypePciExpressX16 = 0xAA,
1067 SlotTypePciExpressGen2 = 0xAB,
1068 SlotTypePciExpressGen2X1 = 0xAC,
1069 SlotTypePciExpressGen2X2 = 0xAD,
1070 SlotTypePciExpressGen2X4 = 0xAE,
1071 SlotTypePciExpressGen2X8 = 0xAF,
1072 SlotTypePciExpressGen2X16 = 0xB0,
1073 SlotTypePciExpressGen3 = 0xB1,
1074 SlotTypePciExpressGen3X1 = 0xB2,
1075 SlotTypePciExpressGen3X2 = 0xB3,
1076 SlotTypePciExpressGen3X4 = 0xB4,
1077 SlotTypePciExpressGen3X8 = 0xB5,
1078 SlotTypePciExpressGen3X16 = 0xB6
1079 } MISC_SLOT_TYPE;
1080
1081 ///
1082 /// System Slots - Slot Data Bus Width.
1083 ///
1084 typedef enum {
1085 SlotDataBusWidthOther = 0x01,
1086 SlotDataBusWidthUnknown = 0x02,
1087 SlotDataBusWidth8Bit = 0x03,
1088 SlotDataBusWidth16Bit = 0x04,
1089 SlotDataBusWidth32Bit = 0x05,
1090 SlotDataBusWidth64Bit = 0x06,
1091 SlotDataBusWidth128Bit = 0x07,
1092 SlotDataBusWidth1X = 0x08, ///< Or X1
1093 SlotDataBusWidth2X = 0x09, ///< Or X2
1094 SlotDataBusWidth4X = 0x0A, ///< Or X4
1095 SlotDataBusWidth8X = 0x0B, ///< Or X8
1096 SlotDataBusWidth12X = 0x0C, ///< Or X12
1097 SlotDataBusWidth16X = 0x0D, ///< Or X16
1098 SlotDataBusWidth32X = 0x0E ///< Or X32
1099 } MISC_SLOT_DATA_BUS_WIDTH;
1100
1101 ///
1102 /// System Slots - Current Usage.
1103 ///
1104 typedef enum {
1105 SlotUsageOther = 0x01,
1106 SlotUsageUnknown = 0x02,
1107 SlotUsageAvailable = 0x03,
1108 SlotUsageInUse = 0x04
1109 } MISC_SLOT_USAGE;
1110
1111 ///
1112 /// System Slots - Slot Length.
1113 ///
1114 typedef enum {
1115 SlotLengthOther = 0x01,
1116 SlotLengthUnknown = 0x02,
1117 SlotLengthShort = 0x03,
1118 SlotLengthLong = 0x04
1119 } MISC_SLOT_LENGTH;
1120
1121 ///
1122 /// System Slots - Slot Characteristics 1.
1123 ///
1124 typedef struct {
1125 UINT8 CharacteristicsUnknown :1;
1126 UINT8 Provides50Volts :1;
1127 UINT8 Provides33Volts :1;
1128 UINT8 SharedSlot :1;
1129 UINT8 PcCard16Supported :1;
1130 UINT8 CardBusSupported :1;
1131 UINT8 ZoomVideoSupported :1;
1132 UINT8 ModemRingResumeSupported:1;
1133 } MISC_SLOT_CHARACTERISTICS1;
1134 ///
1135 /// System Slots - Slot Characteristics 2.
1136 ///
1137 typedef struct {
1138 UINT8 PmeSignalSupported :1;
1139 UINT8 HotPlugDevicesSupported :1;
1140 UINT8 SmbusSignalSupported :1;
1141 UINT8 Reserved :5; ///< Set to 0.
1142 } MISC_SLOT_CHARACTERISTICS2;
1143
1144 ///
1145 /// System Slots (Type 9)
1146 ///
1147 /// The information in this structure defines the attributes of a system slot.
1148 /// One structure is provided for each slot in the system.
1149 ///
1150 ///
1151 typedef struct {
1152 SMBIOS_STRUCTURE Hdr;
1153 SMBIOS_TABLE_STRING SlotDesignation;
1154 UINT8 SlotType; ///< The enumeration value from MISC_SLOT_TYPE.
1155 UINT8 SlotDataBusWidth; ///< The enumeration value from MISC_SLOT_DATA_BUS_WIDTH.
1156 UINT8 CurrentUsage; ///< The enumeration value from MISC_SLOT_USAGE.
1157 UINT8 SlotLength; ///< The enumeration value from MISC_SLOT_LENGTH.
1158 UINT16 SlotID;
1159 MISC_SLOT_CHARACTERISTICS1 SlotCharacteristics1;
1160 MISC_SLOT_CHARACTERISTICS2 SlotCharacteristics2;
1161 //
1162 // Add for smbios 2.6
1163 //
1164 UINT16 SegmentGroupNum;
1165 UINT8 BusNum;
1166 UINT8 DevFuncNum;
1167 } SMBIOS_TABLE_TYPE9;
1168
1169 ///
1170 /// On Board Devices Information - Device Types.
1171 ///
1172 typedef enum {
1173 OnBoardDeviceTypeOther = 0x01,
1174 OnBoardDeviceTypeUnknown = 0x02,
1175 OnBoardDeviceTypeVideo = 0x03,
1176 OnBoardDeviceTypeScsiController = 0x04,
1177 OnBoardDeviceTypeEthernet = 0x05,
1178 OnBoardDeviceTypeTokenRing = 0x06,
1179 OnBoardDeviceTypeSound = 0x07
1180 } MISC_ONBOARD_DEVICE_TYPE;
1181
1182 ///
1183 /// Device Item Entry
1184 ///
1185 typedef struct {
1186 UINT8 DeviceType; ///< Bit [6:0] - enumeration type of device from MISC_ONBOARD_DEVICE_TYPE.
1187 ///< Bit 7 - 1 : device enabled, 0 : device disabled.
1188 SMBIOS_TABLE_STRING DescriptionString;
1189 } DEVICE_STRUCT;
1190
1191 ///
1192 /// On Board Devices Information (Type 10, obsolete).
1193 ///
1194 /// Note: This structure is obsolete starting with version 2.6 specification; the Onboard Devices Extended
1195 /// Information (Type 41) structure should be used instead . BIOS providers can choose to implement both
1196 /// types to allow existing SMBIOS browsers to properly display the system's onboard devices information.
1197 /// The information in this structure defines the attributes of devices that are onboard (soldered onto)
1198 /// a system element, usually the baseboard. In general, an entry in this table implies that the BIOS
1199 /// has some level of control over the enabling of the associated device for use by the system.
1200 ///
1201 typedef struct {
1202 SMBIOS_STRUCTURE Hdr;
1203 DEVICE_STRUCT Device[1];
1204 } SMBIOS_TABLE_TYPE10;
1205
1206 ///
1207 /// OEM Strings (Type 11).
1208 /// This structure contains free form strings defined by the OEM. Examples of this are:
1209 /// Part Numbers for Reference Documents for the system, contact information for the manufacturer, etc.
1210 ///
1211 typedef struct {
1212 SMBIOS_STRUCTURE Hdr;
1213 UINT8 StringCount;
1214 } SMBIOS_TABLE_TYPE11;
1215
1216 ///
1217 /// System Configuration Options (Type 12).
1218 ///
1219 /// This structure contains information required to configure the base board's Jumpers and Switches.
1220 ///
1221 typedef struct {
1222 SMBIOS_STRUCTURE Hdr;
1223 UINT8 StringCount;
1224 } SMBIOS_TABLE_TYPE12;
1225
1226
1227 ///
1228 /// BIOS Language Information (Type 13).
1229 ///
1230 /// The information in this structure defines the installable language attributes of the BIOS.
1231 ///
1232 typedef struct {
1233 SMBIOS_STRUCTURE Hdr;
1234 UINT8 InstallableLanguages;
1235 UINT8 Flags;
1236 UINT8 Reserved[15];
1237 SMBIOS_TABLE_STRING CurrentLanguages;
1238 } SMBIOS_TABLE_TYPE13;
1239
1240 ///
1241 /// System Event Log - Event Log Types.
1242 ///
1243 typedef enum {
1244 EventLogTypeReserved = 0x00,
1245 EventLogTypeSingleBitECC = 0x01,
1246 EventLogTypeMultiBitECC = 0x02,
1247 EventLogTypeParityMemErr = 0x03,
1248 EventLogTypeBusTimeOut = 0x04,
1249 EventLogTypeIOChannelCheck = 0x05,
1250 EventLogTypeSoftwareNMI = 0x06,
1251 EventLogTypePOSTMemResize = 0x07,
1252 EventLogTypePOSTErr = 0x08,
1253 EventLogTypePCIParityErr = 0x09,
1254 EventLogTypePCISystemErr = 0x0A,
1255 EventLogTypeCPUFailure = 0x0B,
1256 EventLogTypeEISATimeOut = 0x0C,
1257 EventLogTypeMemLogDisabled = 0x0D,
1258 EventLogTypeLoggingDisabled = 0x0E,
1259 EventLogTypeSysLimitExce = 0x10,
1260 EventLogTypeAsyncHWTimer = 0x11,
1261 EventLogTypeSysConfigInfo = 0x12,
1262 EventLogTypeHDInfo = 0x13,
1263 EventLogTypeSysReconfig = 0x14,
1264 EventLogTypeUncorrectCPUErr = 0x15,
1265 EventLogTypeAreaResetAndClr = 0x16,
1266 EventLogTypeSystemBoot = 0x17,
1267 EventLogTypeUnused = 0x18, ///< 0x18 - 0x7F
1268 EventLogTypeAvailForSys = 0x80, ///< 0x80 - 0xFE
1269 EventLogTypeEndOfLog = 0xFF
1270 } EVENT_LOG_TYPE_DATA;
1271
1272 ///
1273 /// System Event Log - Variable Data Format Types.
1274 ///
1275 typedef enum {
1276 EventLogVariableNone = 0x00,
1277 EventLogVariableHandle = 0x01,
1278 EventLogVariableMutilEvent = 0x02,
1279 EventLogVariableMutilEventHandle = 0x03,
1280 EventLogVariablePOSTResultBitmap = 0x04,
1281 EventLogVariableSysManagementType = 0x05,
1282 EventLogVariableMutliEventSysManagmentType = 0x06,
1283 EventLogVariableUnused = 0x07,
1284 EventLogVariableOEMAssigned = 0x80
1285 } EVENT_LOG_VARIABLE_DATA;
1286
1287 ///
1288 /// Group Item Entry
1289 ///
1290 typedef struct {
1291 UINT8 ItemType;
1292 UINT16 ItemHandle;
1293 } GROUP_STRUCT;
1294
1295 ///
1296 /// Event Log Type Descriptors
1297 ///
1298 typedef struct {
1299 UINT8 LogType; ///< The enumeration value from EVENT_LOG_TYPE_DATA.
1300 UINT8 DataFormatType;
1301 } EVENT_LOG_TYPE;
1302
1303 ///
1304 /// Group Associations (Type 14).
1305 ///
1306 /// The Group Associations structure is provided for OEMs who want to specify
1307 /// the arrangement or hierarchy of certain components (including other Group Associations)
1308 /// within the system.
1309 ///
1310 typedef struct {
1311 SMBIOS_STRUCTURE Hdr;
1312 SMBIOS_TABLE_STRING GroupName;
1313 GROUP_STRUCT Group[1];
1314 } SMBIOS_TABLE_TYPE14;
1315
1316 ///
1317 /// System Event Log (Type 15).
1318 ///
1319 /// The presence of this structure within the SMBIOS data returned for a system indicates
1320 /// that the system supports an event log. An event log is a fixed-length area within a
1321 /// non-volatile storage element, starting with a fixed-length (and vendor-specific) header
1322 /// record, followed by one or more variable-length log records.
1323 ///
1324 typedef struct {
1325 SMBIOS_STRUCTURE Hdr;
1326 UINT16 LogAreaLength;
1327 UINT16 LogHeaderStartOffset;
1328 UINT16 LogDataStartOffset;
1329 UINT8 AccessMethod;
1330 UINT8 LogStatus;
1331 UINT32 LogChangeToken;
1332 UINT32 AccessMethodAddress;
1333 UINT8 LogHeaderFormat;
1334 UINT8 NumberOfSupportedLogTypeDescriptors;
1335 UINT8 LengthOfLogTypeDescriptor;
1336 EVENT_LOG_TYPE EventLogTypeDescriptors[1];
1337 } SMBIOS_TABLE_TYPE15;
1338
1339 ///
1340 /// Physical Memory Array - Location.
1341 ///
1342 typedef enum {
1343 MemoryArrayLocationOther = 0x01,
1344 MemoryArrayLocationUnknown = 0x02,
1345 MemoryArrayLocationSystemBoard = 0x03,
1346 MemoryArrayLocationIsaAddonCard = 0x04,
1347 MemoryArrayLocationEisaAddonCard = 0x05,
1348 MemoryArrayLocationPciAddonCard = 0x06,
1349 MemoryArrayLocationMcaAddonCard = 0x07,
1350 MemoryArrayLocationPcmciaAddonCard = 0x08,
1351 MemoryArrayLocationProprietaryAddonCard = 0x09,
1352 MemoryArrayLocationNuBus = 0x0A,
1353 MemoryArrayLocationPc98C20AddonCard = 0xA0,
1354 MemoryArrayLocationPc98C24AddonCard = 0xA1,
1355 MemoryArrayLocationPc98EAddonCard = 0xA2,
1356 MemoryArrayLocationPc98LocalBusAddonCard = 0xA3
1357 } MEMORY_ARRAY_LOCATION;
1358
1359 ///
1360 /// Physical Memory Array - Use.
1361 ///
1362 typedef enum {
1363 MemoryArrayUseOther = 0x01,
1364 MemoryArrayUseUnknown = 0x02,
1365 MemoryArrayUseSystemMemory = 0x03,
1366 MemoryArrayUseVideoMemory = 0x04,
1367 MemoryArrayUseFlashMemory = 0x05,
1368 MemoryArrayUseNonVolatileRam = 0x06,
1369 MemoryArrayUseCacheMemory = 0x07
1370 } MEMORY_ARRAY_USE;
1371
1372 ///
1373 /// Physical Memory Array - Error Correction Types.
1374 ///
1375 typedef enum {
1376 MemoryErrorCorrectionOther = 0x01,
1377 MemoryErrorCorrectionUnknown = 0x02,
1378 MemoryErrorCorrectionNone = 0x03,
1379 MemoryErrorCorrectionParity = 0x04,
1380 MemoryErrorCorrectionSingleBitEcc = 0x05,
1381 MemoryErrorCorrectionMultiBitEcc = 0x06,
1382 MemoryErrorCorrectionCrc = 0x07
1383 } MEMORY_ERROR_CORRECTION;
1384
1385 ///
1386 /// Physical Memory Array (Type 16).
1387 ///
1388 /// This structure describes a collection of memory devices that operate
1389 /// together to form a memory address space.
1390 ///
1391 typedef struct {
1392 SMBIOS_STRUCTURE Hdr;
1393 UINT8 Location; ///< The enumeration value from MEMORY_ARRAY_LOCATION.
1394 UINT8 Use; ///< The enumeration value from MEMORY_ARRAY_USE.
1395 UINT8 MemoryErrorCorrection; ///< The enumeration value from MEMORY_ERROR_CORRECTION.
1396 UINT32 MaximumCapacity;
1397 UINT16 MemoryErrorInformationHandle;
1398 UINT16 NumberOfMemoryDevices;
1399 //
1400 // Add for smbios 2.7
1401 //
1402 UINT64 ExtendedMaximumCapacity;
1403 } SMBIOS_TABLE_TYPE16;
1404
1405 ///
1406 /// Memory Device - Form Factor.
1407 ///
1408 typedef enum {
1409 MemoryFormFactorOther = 0x01,
1410 MemoryFormFactorUnknown = 0x02,
1411 MemoryFormFactorSimm = 0x03,
1412 MemoryFormFactorSip = 0x04,
1413 MemoryFormFactorChip = 0x05,
1414 MemoryFormFactorDip = 0x06,
1415 MemoryFormFactorZip = 0x07,
1416 MemoryFormFactorProprietaryCard = 0x08,
1417 MemoryFormFactorDimm = 0x09,
1418 MemoryFormFactorTsop = 0x0A,
1419 MemoryFormFactorRowOfChips = 0x0B,
1420 MemoryFormFactorRimm = 0x0C,
1421 MemoryFormFactorSodimm = 0x0D,
1422 MemoryFormFactorSrimm = 0x0E,
1423 MemoryFormFactorFbDimm = 0x0F
1424 } MEMORY_FORM_FACTOR;
1425
1426 ///
1427 /// Memory Device - Type
1428 ///
1429 typedef enum {
1430 MemoryTypeOther = 0x01,
1431 MemoryTypeUnknown = 0x02,
1432 MemoryTypeDram = 0x03,
1433 MemoryTypeEdram = 0x04,
1434 MemoryTypeVram = 0x05,
1435 MemoryTypeSram = 0x06,
1436 MemoryTypeRam = 0x07,
1437 MemoryTypeRom = 0x08,
1438 MemoryTypeFlash = 0x09,
1439 MemoryTypeEeprom = 0x0A,
1440 MemoryTypeFeprom = 0x0B,
1441 MemoryTypeEprom = 0x0C,
1442 MemoryTypeCdram = 0x0D,
1443 MemoryType3Dram = 0x0E,
1444 MemoryTypeSdram = 0x0F,
1445 MemoryTypeSgram = 0x10,
1446 MemoryTypeRdram = 0x11,
1447 MemoryTypeDdr = 0x12,
1448 MemoryTypeDdr2 = 0x13,
1449 MemoryTypeDdr2FbDimm = 0x14,
1450 MemoryTypeDdr3 = 0x18,
1451 MemoryTypeFbd2 = 0x19
1452 } MEMORY_DEVICE_TYPE;
1453
1454 typedef struct {
1455 UINT16 Reserved :1;
1456 UINT16 Other :1;
1457 UINT16 Unknown :1;
1458 UINT16 FastPaged :1;
1459 UINT16 StaticColumn :1;
1460 UINT16 PseudoStatic :1;
1461 UINT16 Rambus :1;
1462 UINT16 Synchronous :1;
1463 UINT16 Cmos :1;
1464 UINT16 Edo :1;
1465 UINT16 WindowDram :1;
1466 UINT16 CacheDram :1;
1467 UINT16 Nonvolatile :1;
1468 UINT16 Registered :1;
1469 UINT16 Unbuffered :1;
1470 UINT16 Reserved1 :1;
1471 } MEMORY_DEVICE_TYPE_DETAIL;
1472
1473 ///
1474 /// Memory Device (Type 17).
1475 ///
1476 /// This structure describes a single memory device that is part of
1477 /// a larger Physical Memory Array (Type 16).
1478 /// Note: If a system includes memory-device sockets, the SMBIOS implementation
1479 /// includes a Memory Device structure instance for each slot, whether or not the
1480 /// socket is currently populated.
1481 ///
1482 typedef struct {
1483 SMBIOS_STRUCTURE Hdr;
1484 UINT16 MemoryArrayHandle;
1485 UINT16 MemoryErrorInformationHandle;
1486 UINT16 TotalWidth;
1487 UINT16 DataWidth;
1488 UINT16 Size;
1489 UINT8 FormFactor; ///< The enumeration value from MEMORY_FORM_FACTOR.
1490 UINT8 DeviceSet;
1491 SMBIOS_TABLE_STRING DeviceLocator;
1492 SMBIOS_TABLE_STRING BankLocator;
1493 UINT8 MemoryType; ///< The enumeration value from MEMORY_DEVICE_TYPE.
1494 MEMORY_DEVICE_TYPE_DETAIL TypeDetail;
1495 UINT16 Speed;
1496 SMBIOS_TABLE_STRING Manufacturer;
1497 SMBIOS_TABLE_STRING SerialNumber;
1498 SMBIOS_TABLE_STRING AssetTag;
1499 SMBIOS_TABLE_STRING PartNumber;
1500 //
1501 // Add for smbios 2.6
1502 //
1503 UINT8 Attributes;
1504 //
1505 // Add for smbios 2.7
1506 //
1507 UINT32 ExtendedSize;
1508 UINT16 ConfiguredMemoryClockSpeed;
1509 } SMBIOS_TABLE_TYPE17;
1510
1511 ///
1512 /// 32-bit Memory Error Information - Error Type.
1513 ///
1514 typedef enum {
1515 MemoryErrorOther = 0x01,
1516 MemoryErrorUnknown = 0x02,
1517 MemoryErrorOk = 0x03,
1518 MemoryErrorBadRead = 0x04,
1519 MemoryErrorParity = 0x05,
1520 MemoryErrorSigleBit = 0x06,
1521 MemoryErrorDoubleBit = 0x07,
1522 MemoryErrorMultiBit = 0x08,
1523 MemoryErrorNibble = 0x09,
1524 MemoryErrorChecksum = 0x0A,
1525 MemoryErrorCrc = 0x0B,
1526 MemoryErrorCorrectSingleBit = 0x0C,
1527 MemoryErrorCorrected = 0x0D,
1528 MemoryErrorUnCorrectable = 0x0E
1529 } MEMORY_ERROR_TYPE;
1530
1531 ///
1532 /// 32-bit Memory Error Information - Error Granularity.
1533 ///
1534 typedef enum {
1535 MemoryGranularityOther = 0x01,
1536 MemoryGranularityOtherUnknown = 0x02,
1537 MemoryGranularityDeviceLevel = 0x03,
1538 MemoryGranularityMemPartitionLevel = 0x04
1539 } MEMORY_ERROR_GRANULARITY;
1540
1541 ///
1542 /// 32-bit Memory Error Information - Error Operation.
1543 ///
1544 typedef enum {
1545 MemoryErrorOperationOther = 0x01,
1546 MemoryErrorOperationUnknown = 0x02,
1547 MemoryErrorOperationRead = 0x03,
1548 MemoryErrorOperationWrite = 0x04,
1549 MemoryErrorOperationPartialWrite = 0x05
1550 } MEMORY_ERROR_OPERATION;
1551
1552 ///
1553 /// 32-bit Memory Error Information (Type 18).
1554 ///
1555 /// This structure identifies the specifics of an error that might be detected
1556 /// within a Physical Memory Array.
1557 ///
1558 typedef struct {
1559 SMBIOS_STRUCTURE Hdr;
1560 UINT8 ErrorType; ///< The enumeration value from MEMORY_ERROR_TYPE.
1561 UINT8 ErrorGranularity; ///< The enumeration value from MEMORY_ERROR_GRANULARITY.
1562 UINT8 ErrorOperation; ///< The enumeration value from MEMORY_ERROR_OPERATION.
1563 UINT32 VendorSyndrome;
1564 UINT32 MemoryArrayErrorAddress;
1565 UINT32 DeviceErrorAddress;
1566 UINT32 ErrorResolution;
1567 } SMBIOS_TABLE_TYPE18;
1568
1569 ///
1570 /// Memory Array Mapped Address (Type 19).
1571 ///
1572 /// This structure provides the address mapping for a Physical Memory Array.
1573 /// One structure is present for each contiguous address range described.
1574 ///
1575 typedef struct {
1576 SMBIOS_STRUCTURE Hdr;
1577 UINT32 StartingAddress;
1578 UINT32 EndingAddress;
1579 UINT16 MemoryArrayHandle;
1580 UINT8 PartitionWidth;
1581 //
1582 // Add for smbios 2.7
1583 //
1584 UINT64 ExtendedStartingAddress;
1585 UINT64 ExtendedEndingAddress;
1586 } SMBIOS_TABLE_TYPE19;
1587
1588 ///
1589 /// Memory Device Mapped Address (Type 20).
1590 ///
1591 /// This structure maps memory address space usually to a device-level granularity.
1592 /// One structure is present for each contiguous address range described.
1593 ///
1594 typedef struct {
1595 SMBIOS_STRUCTURE Hdr;
1596 UINT32 StartingAddress;
1597 UINT32 EndingAddress;
1598 UINT16 MemoryDeviceHandle;
1599 UINT16 MemoryArrayMappedAddressHandle;
1600 UINT8 PartitionRowPosition;
1601 UINT8 InterleavePosition;
1602 UINT8 InterleavedDataDepth;
1603 //
1604 // Add for smbios 2.7
1605 //
1606 UINT64 ExtendedStartingAddress;
1607 UINT64 ExtendedEndingAddress;
1608 } SMBIOS_TABLE_TYPE20;
1609
1610 ///
1611 /// Built-in Pointing Device - Type
1612 ///
1613 typedef enum {
1614 PointingDeviceTypeOther = 0x01,
1615 PointingDeviceTypeUnknown = 0x02,
1616 PointingDeviceTypeMouse = 0x03,
1617 PointingDeviceTypeTrackBall = 0x04,
1618 PointingDeviceTypeTrackPoint = 0x05,
1619 PointingDeviceTypeGlidePoint = 0x06,
1620 PointingDeviceTouchPad = 0x07,
1621 PointingDeviceTouchScreen = 0x08,
1622 PointingDeviceOpticalSensor = 0x09
1623 } BUILTIN_POINTING_DEVICE_TYPE;
1624
1625 ///
1626 /// Built-in Pointing Device - Interface.
1627 ///
1628 typedef enum {
1629 PointingDeviceInterfaceOther = 0x01,
1630 PointingDeviceInterfaceUnknown = 0x02,
1631 PointingDeviceInterfaceSerial = 0x03,
1632 PointingDeviceInterfacePs2 = 0x04,
1633 PointingDeviceInterfaceInfrared = 0x05,
1634 PointingDeviceInterfaceHpHil = 0x06,
1635 PointingDeviceInterfaceBusMouse = 0x07,
1636 PointingDeviceInterfaceADB = 0x08,
1637 PointingDeviceInterfaceBusMouseDB9 = 0xA0,
1638 PointingDeviceInterfaceBusMouseMicroDin = 0xA1,
1639 PointingDeviceInterfaceUsb = 0xA2
1640 } BUILTIN_POINTING_DEVICE_INTERFACE;
1641
1642 ///
1643 /// Built-in Pointing Device (Type 21).
1644 ///
1645 /// This structure describes the attributes of the built-in pointing device for the
1646 /// system. The presence of this structure does not imply that the built-in
1647 /// pointing device is active for the system's use!
1648 ///
1649 typedef struct {
1650 SMBIOS_STRUCTURE Hdr;
1651 UINT8 Type; ///< The enumeration value from BUILTIN_POINTING_DEVICE_TYPE.
1652 UINT8 Interface; ///< The enumeration value from BUILTIN_POINTING_DEVICE_INTERFACE.
1653 UINT8 NumberOfButtons;
1654 } SMBIOS_TABLE_TYPE21;
1655
1656 ///
1657 /// Portable Battery - Device Chemistry
1658 ///
1659 typedef enum {
1660 PortableBatteryDeviceChemistryOther = 0x01,
1661 PortableBatteryDeviceChemistryUnknown = 0x02,
1662 PortableBatteryDeviceChemistryLeadAcid = 0x03,
1663 PortableBatteryDeviceChemistryNickelCadmium = 0x04,
1664 PortableBatteryDeviceChemistryNickelMetalHydride = 0x05,
1665 PortableBatteryDeviceChemistryLithiumIon = 0x06,
1666 PortableBatteryDeviceChemistryZincAir = 0x07,
1667 PortableBatteryDeviceChemistryLithiumPolymer = 0x08
1668 } PORTABLE_BATTERY_DEVICE_CHEMISTRY;
1669
1670 ///
1671 /// Portable Battery (Type 22).
1672 ///
1673 /// This structure describes the attributes of the portable battery(s) for the system.
1674 /// The structure contains the static attributes for the group. Each structure describes
1675 /// a single battery pack's attributes.
1676 ///
1677 typedef struct {
1678 SMBIOS_STRUCTURE Hdr;
1679 SMBIOS_TABLE_STRING Location;
1680 SMBIOS_TABLE_STRING Manufacturer;
1681 SMBIOS_TABLE_STRING ManufactureDate;
1682 SMBIOS_TABLE_STRING SerialNumber;
1683 SMBIOS_TABLE_STRING DeviceName;
1684 UINT8 DeviceChemistry; ///< The enumeration value from PORTABLE_BATTERY_DEVICE_CHEMISTRY.
1685 UINT16 DeviceCapacity;
1686 UINT16 DesignVoltage;
1687 SMBIOS_TABLE_STRING SBDSVersionNumber;
1688 UINT8 MaximumErrorInBatteryData;
1689 UINT16 SBDSSerialNumber;
1690 UINT16 SBDSManufactureDate;
1691 SMBIOS_TABLE_STRING SBDSDeviceChemistry;
1692 UINT8 DesignCapacityMultiplier;
1693 UINT32 OEMSpecific;
1694 } SMBIOS_TABLE_TYPE22;
1695
1696 ///
1697 /// System Reset (Type 23)
1698 ///
1699 /// This structure describes whether Automatic System Reset functions enabled (Status).
1700 /// If the system has a watchdog Timer and the timer is not reset (Timer Reset)
1701 /// before the Interval elapses, an automatic system reset will occur. The system will re-boot
1702 /// according to the Boot Option. This function may repeat until the Limit is reached, at which time
1703 /// the system will re-boot according to the Boot Option at Limit.
1704 ///
1705 typedef struct {
1706 SMBIOS_STRUCTURE Hdr;
1707 UINT8 Capabilities;
1708 UINT16 ResetCount;
1709 UINT16 ResetLimit;
1710 UINT16 TimerInterval;
1711 UINT16 Timeout;
1712 } SMBIOS_TABLE_TYPE23;
1713
1714 ///
1715 /// Hardware Security (Type 24).
1716 ///
1717 /// This structure describes the system-wide hardware security settings.
1718 ///
1719 typedef struct {
1720 SMBIOS_STRUCTURE Hdr;
1721 UINT8 HardwareSecuritySettings;
1722 } SMBIOS_TABLE_TYPE24;
1723
1724 ///
1725 /// System Power Controls (Type 25).
1726 ///
1727 /// This structure describes the attributes for controlling the main power supply to the system.
1728 /// Software that interprets this structure uses the month, day, hour, minute, and second values
1729 /// to determine the number of seconds until the next power-on of the system. The presence of
1730 /// this structure implies that a timed power-on facility is available for the system.
1731 ///
1732 typedef struct {
1733 SMBIOS_STRUCTURE Hdr;
1734 UINT8 NextScheduledPowerOnMonth;
1735 UINT8 NextScheduledPowerOnDayOfMonth;
1736 UINT8 NextScheduledPowerOnHour;
1737 UINT8 NextScheduledPowerOnMinute;
1738 UINT8 NextScheduledPowerOnSecond;
1739 } SMBIOS_TABLE_TYPE25;
1740
1741 ///
1742 /// Voltage Probe - Location and Status.
1743 ///
1744 typedef struct {
1745 UINT8 VoltageProbeSite :5;
1746 UINT8 VoltageProbeStatus :3;
1747 } MISC_VOLTAGE_PROBE_LOCATION;
1748
1749 ///
1750 /// Voltage Probe (Type 26)
1751 ///
1752 /// This describes the attributes for a voltage probe in the system.
1753 /// Each structure describes a single voltage probe.
1754 ///
1755 typedef struct {
1756 SMBIOS_STRUCTURE Hdr;
1757 SMBIOS_TABLE_STRING Description;
1758 MISC_VOLTAGE_PROBE_LOCATION LocationAndStatus;
1759 UINT16 MaximumValue;
1760 UINT16 MinimumValue;
1761 UINT16 Resolution;
1762 UINT16 Tolerance;
1763 UINT16 Accuracy;
1764 UINT32 OEMDefined;
1765 UINT16 NominalValue;
1766 } SMBIOS_TABLE_TYPE26;
1767
1768 ///
1769 /// Cooling Device - Device Type and Status.
1770 ///
1771 typedef struct {
1772 UINT8 CoolingDevice :5;
1773 UINT8 CoolingDeviceStatus :3;
1774 } MISC_COOLING_DEVICE_TYPE;
1775
1776 ///
1777 /// Cooling Device (Type 27)
1778 ///
1779 /// This structure describes the attributes for a cooling device in the system.
1780 /// Each structure describes a single cooling device.
1781 ///
1782 typedef struct {
1783 SMBIOS_STRUCTURE Hdr;
1784 UINT16 TemperatureProbeHandle;
1785 MISC_COOLING_DEVICE_TYPE DeviceTypeAndStatus;
1786 UINT8 CoolingUnitGroup;
1787 UINT32 OEMDefined;
1788 UINT16 NominalSpeed;
1789 //
1790 // Add for smbios 2.7
1791 //
1792 SMBIOS_TABLE_STRING Description;
1793 } SMBIOS_TABLE_TYPE27;
1794
1795 ///
1796 /// Temperature Probe - Location and Status.
1797 ///
1798 typedef struct {
1799 UINT8 TemperatureProbeSite :5;
1800 UINT8 TemperatureProbeStatus :3;
1801 } MISC_TEMPERATURE_PROBE_LOCATION;
1802
1803 ///
1804 /// Temperature Probe (Type 28).
1805 ///
1806 /// This structure describes the attributes for a temperature probe in the system.
1807 /// Each structure describes a single temperature probe.
1808 ///
1809 typedef struct {
1810 SMBIOS_STRUCTURE Hdr;
1811 SMBIOS_TABLE_STRING Description;
1812 MISC_TEMPERATURE_PROBE_LOCATION LocationAndStatus;
1813 UINT16 MaximumValue;
1814 UINT16 MinimumValue;
1815 UINT16 Resolution;
1816 UINT16 Tolerance;
1817 UINT16 Accuracy;
1818 UINT32 OEMDefined;
1819 UINT16 NominalValue;
1820 } SMBIOS_TABLE_TYPE28;
1821
1822 ///
1823 /// Electrical Current Probe - Location and Status.
1824 ///
1825 typedef struct {
1826 UINT8 ElectricalCurrentProbeSite :5;
1827 UINT8 ElectricalCurrentProbeStatus :3;
1828 } MISC_ELECTRICAL_CURRENT_PROBE_LOCATION;
1829
1830 ///
1831 /// Electrical Current Probe (Type 29).
1832 ///
1833 /// This structure describes the attributes for an electrical current probe in the system.
1834 /// Each structure describes a single electrical current probe.
1835 ///
1836 typedef struct {
1837 SMBIOS_STRUCTURE Hdr;
1838 SMBIOS_TABLE_STRING Description;
1839 MISC_ELECTRICAL_CURRENT_PROBE_LOCATION LocationAndStatus;
1840 UINT16 MaximumValue;
1841 UINT16 MinimumValue;
1842 UINT16 Resolution;
1843 UINT16 Tolerance;
1844 UINT16 Accuracy;
1845 UINT32 OEMDefined;
1846 UINT16 NominalValue;
1847 } SMBIOS_TABLE_TYPE29;
1848
1849 ///
1850 /// Out-of-Band Remote Access (Type 30).
1851 ///
1852 /// This structure describes the attributes and policy settings of a hardware facility
1853 /// that may be used to gain remote access to a hardware system when the operating system
1854 /// is not available due to power-down status, hardware failures, or boot failures.
1855 ///
1856 typedef struct {
1857 SMBIOS_STRUCTURE Hdr;
1858 SMBIOS_TABLE_STRING ManufacturerName;
1859 UINT8 Connections;
1860 } SMBIOS_TABLE_TYPE30;
1861
1862 ///
1863 /// Boot Integrity Services (BIS) Entry Point (Type 31).
1864 ///
1865 /// Structure type 31 (decimal) is reserved for use by the Boot Integrity Services (BIS).
1866 ///
1867 typedef struct {
1868 SMBIOS_STRUCTURE Hdr;
1869 UINT8 Checksum;
1870 UINT8 Reserved1;
1871 UINT16 Reserved2;
1872 UINT32 BisEntry16;
1873 UINT32 BisEntry32;
1874 UINT64 Reserved3;
1875 UINT32 Reserved4;
1876 } SMBIOS_TABLE_TYPE31;
1877
1878 ///
1879 /// System Boot Information - System Boot Status.
1880 ///
1881 typedef enum {
1882 BootInformationStatusNoError = 0x00,
1883 BootInformationStatusNoBootableMedia = 0x01,
1884 BootInformationStatusNormalOSFailedLoading = 0x02,
1885 BootInformationStatusFirmwareDetectedFailure = 0x03,
1886 BootInformationStatusOSDetectedFailure = 0x04,
1887 BootInformationStatusUserRequestedBoot = 0x05,
1888 BootInformationStatusSystemSecurityViolation = 0x06,
1889 BootInformationStatusPreviousRequestedImage = 0x07,
1890 BootInformationStatusWatchdogTimerExpired = 0x08,
1891 BootInformationStatusStartReserved = 0x09,
1892 BootInformationStatusStartOemSpecific = 0x80,
1893 BootInformationStatusStartProductSpecific = 0xC0
1894 } MISC_BOOT_INFORMATION_STATUS_DATA_TYPE;
1895
1896 ///
1897 /// System Boot Information (Type 32).
1898 ///
1899 /// The client system firmware, e.g. BIOS, communicates the System Boot Status to the
1900 /// client's Pre-boot Execution Environment (PXE) boot image or OS-present management
1901 /// application via this structure. When used in the PXE environment, for example,
1902 /// this code identifies the reason the PXE was initiated and can be used by boot-image
1903 /// software to further automate an enterprise's PXE sessions. For example, an enterprise
1904 /// could choose to automatically download a hardware-diagnostic image to a client whose
1905 /// reason code indicated either a firmware- or operating system-detected hardware failure.
1906 ///
1907 typedef struct {
1908 SMBIOS_STRUCTURE Hdr;
1909 UINT8 Reserved[6];
1910 UINT8 BootStatus; ///< The enumeration value from MISC_BOOT_INFORMATION_STATUS_DATA_TYPE.
1911 } SMBIOS_TABLE_TYPE32;
1912
1913 ///
1914 /// 64-bit Memory Error Information (Type 33).
1915 ///
1916 /// This structure describes an error within a Physical Memory Array,
1917 /// when the error address is above 4G (0xFFFFFFFF).
1918 ///
1919 typedef struct {
1920 SMBIOS_STRUCTURE Hdr;
1921 UINT8 ErrorType; ///< The enumeration value from MEMORY_ERROR_TYPE.
1922 UINT8 ErrorGranularity; ///< The enumeration value from MEMORY_ERROR_GRANULARITY.
1923 UINT8 ErrorOperation; ///< The enumeration value from MEMORY_ERROR_OPERATION.
1924 UINT32 VendorSyndrome;
1925 UINT64 MemoryArrayErrorAddress;
1926 UINT64 DeviceErrorAddress;
1927 UINT32 ErrorResolution;
1928 } SMBIOS_TABLE_TYPE33;
1929
1930 ///
1931 /// Management Device - Type.
1932 ///
1933 typedef enum {
1934 ManagementDeviceTypeOther = 0x01,
1935 ManagementDeviceTypeUnknown = 0x02,
1936 ManagementDeviceTypeLm75 = 0x03,
1937 ManagementDeviceTypeLm78 = 0x04,
1938 ManagementDeviceTypeLm79 = 0x05,
1939 ManagementDeviceTypeLm80 = 0x06,
1940 ManagementDeviceTypeLm81 = 0x07,
1941 ManagementDeviceTypeAdm9240 = 0x08,
1942 ManagementDeviceTypeDs1780 = 0x09,
1943 ManagementDeviceTypeMaxim1617 = 0x0A,
1944 ManagementDeviceTypeGl518Sm = 0x0B,
1945 ManagementDeviceTypeW83781D = 0x0C,
1946 ManagementDeviceTypeHt82H791 = 0x0D
1947 } MISC_MANAGEMENT_DEVICE_TYPE;
1948
1949 ///
1950 /// Management Device - Address Type.
1951 ///
1952 typedef enum {
1953 ManagementDeviceAddressTypeOther = 0x01,
1954 ManagementDeviceAddressTypeUnknown = 0x02,
1955 ManagementDeviceAddressTypeIOPort = 0x03,
1956 ManagementDeviceAddressTypeMemory = 0x04,
1957 ManagementDeviceAddressTypeSmbus = 0x05
1958 } MISC_MANAGEMENT_DEVICE_ADDRESS_TYPE;
1959
1960 ///
1961 /// Management Device (Type 34).
1962 ///
1963 /// The information in this structure defines the attributes of a Management Device.
1964 /// A Management Device might control one or more fans or voltage, current, or temperature
1965 /// probes as defined by one or more Management Device Component structures.
1966 ///
1967 typedef struct {
1968 SMBIOS_STRUCTURE Hdr;
1969 SMBIOS_TABLE_STRING Description;
1970 UINT8 Type; ///< The enumeration value from MISC_MANAGEMENT_DEVICE_TYPE.
1971 UINT32 Address;
1972 UINT8 AddressType; ///< The enumeration value from MISC_MANAGEMENT_DEVICE_ADDRESS_TYPE.
1973 } SMBIOS_TABLE_TYPE34;
1974
1975 ///
1976 /// Management Device Component (Type 35)
1977 ///
1978 /// This structure associates a cooling device or environmental probe with structures
1979 /// that define the controlling hardware device and (optionally) the component's thresholds.
1980 ///
1981 typedef struct {
1982 SMBIOS_STRUCTURE Hdr;
1983 SMBIOS_TABLE_STRING Description;
1984 UINT16 ManagementDeviceHandle;
1985 UINT16 ComponentHandle;
1986 UINT16 ThresholdHandle;
1987 } SMBIOS_TABLE_TYPE35;
1988
1989 ///
1990 /// Management Device Threshold Data (Type 36).
1991 ///
1992 /// The information in this structure defines threshold information for
1993 /// a component (probe or cooling-unit) contained within a Management Device.
1994 ///
1995 typedef struct {
1996 SMBIOS_STRUCTURE Hdr;
1997 UINT16 LowerThresholdNonCritical;
1998 UINT16 UpperThresholdNonCritical;
1999 UINT16 LowerThresholdCritical;
2000 UINT16 UpperThresholdCritical;
2001 UINT16 LowerThresholdNonRecoverable;
2002 UINT16 UpperThresholdNonRecoverable;
2003 } SMBIOS_TABLE_TYPE36;
2004
2005 ///
2006 /// Memory Channel Entry.
2007 ///
2008 typedef struct {
2009 UINT8 DeviceLoad;
2010 UINT16 DeviceHandle;
2011 } MEMORY_DEVICE;
2012
2013 ///
2014 /// Memory Channel - Channel Type.
2015 ///
2016 typedef enum {
2017 MemoryChannelTypeOther = 0x01,
2018 MemoryChannelTypeUnknown = 0x02,
2019 MemoryChannelTypeRambus = 0x03,
2020 MemoryChannelTypeSyncLink = 0x04
2021 } MEMORY_CHANNEL_TYPE;
2022
2023 ///
2024 /// Memory Channel (Type 37)
2025 ///
2026 /// The information in this structure provides the correlation between a Memory Channel
2027 /// and its associated Memory Devices. Each device presents one or more loads to the channel.
2028 /// The sum of all device loads cannot exceed the channel's defined maximum.
2029 ///
2030 typedef struct {
2031 SMBIOS_STRUCTURE Hdr;
2032 UINT8 ChannelType;
2033 UINT8 MaximumChannelLoad;
2034 UINT8 MemoryDeviceCount;
2035 MEMORY_DEVICE MemoryDevice[1];
2036 } SMBIOS_TABLE_TYPE37;
2037
2038 ///
2039 /// IPMI Device Information - BMC Interface Type
2040 ///
2041 typedef enum {
2042 IPMIDeviceInfoInterfaceTypeUnknown = 0x00,
2043 IPMIDeviceInfoInterfaceTypeKCS = 0x01, ///< The Keyboard Controller Style.
2044 IPMIDeviceInfoInterfaceTypeSMIC = 0x02, ///< The Server Management Interface Chip.
2045 IPMIDeviceInfoInterfaceTypeBT = 0x03, ///< The Block Transfer
2046 IPMIDeviceInfoInterfaceTypeReserved = 0x04
2047 } BMC_INTERFACE_TYPE;
2048
2049 ///
2050 /// IPMI Device Information (Type 38).
2051 ///
2052 /// The information in this structure defines the attributes of an
2053 /// Intelligent Platform Management Interface (IPMI) Baseboard Management Controller (BMC).
2054 ///
2055 /// The Type 42 structure can also be used to describe a physical management controller
2056 /// host interface and one or more protocols that share that interface. If IPMI is not
2057 /// shared with other protocols, either the Type 38 or Type 42 structures can be used.
2058 /// Providing Type 38 is recommended for backward compatibility.
2059 ///
2060 typedef struct {
2061 SMBIOS_STRUCTURE Hdr;
2062 UINT8 InterfaceType; ///< The enumeration value from BMC_INTERFACE_TYPE.
2063 UINT8 IPMISpecificationRevision;
2064 UINT8 I2CSlaveAddress;
2065 UINT8 NVStorageDeviceAddress;
2066 UINT64 BaseAddress;
2067 UINT8 BaseAddressModifier_InterruptInfo;
2068 UINT8 InterruptNumber;
2069 } SMBIOS_TABLE_TYPE38;
2070
2071 ///
2072 /// System Power Supply - Power Supply Characteristics.
2073 ///
2074 typedef struct {
2075 UINT16 PowerSupplyHotReplaceable:1;
2076 UINT16 PowerSupplyPresent :1;
2077 UINT16 PowerSupplyUnplugged :1;
2078 UINT16 InputVoltageRangeSwitch :4;
2079 UINT16 PowerSupplyStatus :3;
2080 UINT16 PowerSupplyType :4;
2081 UINT16 Reserved :2;
2082 } SYS_POWER_SUPPLY_CHARACTERISTICS;
2083
2084 ///
2085 /// System Power Supply (Type 39).
2086 ///
2087 /// This structure identifies attributes of a system power supply. One instance
2088 /// of this record is present for each possible power supply in a system.
2089 ///
2090 typedef struct {
2091 SMBIOS_STRUCTURE Hdr;
2092 UINT8 PowerUnitGroup;
2093 SMBIOS_TABLE_STRING Location;
2094 SMBIOS_TABLE_STRING DeviceName;
2095 SMBIOS_TABLE_STRING Manufacturer;
2096 SMBIOS_TABLE_STRING SerialNumber;
2097 SMBIOS_TABLE_STRING AssetTagNumber;
2098 SMBIOS_TABLE_STRING ModelPartNumber;
2099 SMBIOS_TABLE_STRING RevisionLevel;
2100 UINT16 MaxPowerCapacity;
2101 SYS_POWER_SUPPLY_CHARACTERISTICS PowerSupplyCharacteristics;
2102 UINT16 InputVoltageProbeHandle;
2103 UINT16 CoolingDeviceHandle;
2104 UINT16 InputCurrentProbeHandle;
2105 } SMBIOS_TABLE_TYPE39;
2106
2107 ///
2108 /// Additional Information Entry Format.
2109 ///
2110 typedef struct {
2111 UINT8 EntryLength;
2112 UINT16 ReferencedHandle;
2113 UINT8 ReferencedOffset;
2114 SMBIOS_TABLE_STRING EntryString;
2115 UINT8 Value[1];
2116 }ADDITIONAL_INFORMATION_ENTRY;
2117
2118 ///
2119 /// Additional Information (Type 40).
2120 ///
2121 /// This structure is intended to provide additional information for handling unspecified
2122 /// enumerated values and interim field updates in another structure.
2123 ///
2124 typedef struct {
2125 SMBIOS_STRUCTURE Hdr;
2126 UINT8 NumberOfAdditionalInformationEntries;
2127 ADDITIONAL_INFORMATION_ENTRY AdditionalInfoEntries[1];
2128 } SMBIOS_TABLE_TYPE40;
2129
2130 ///
2131 /// Onboard Devices Extended Information - Onboard Device Types.
2132 ///
2133 typedef enum{
2134 OnBoardDeviceExtendedTypeOther = 0x01,
2135 OnBoardDeviceExtendedTypeUnknown = 0x02,
2136 OnBoardDeviceExtendedTypeVideo = 0x03,
2137 OnBoardDeviceExtendedTypeScsiController = 0x04,
2138 OnBoardDeviceExtendedTypeEthernet = 0x05,
2139 OnBoardDeviceExtendedTypeTokenRing = 0x06,
2140 OnBoardDeviceExtendedTypeSound = 0x07,
2141 OnBoardDeviceExtendedTypePATAController = 0x08,
2142 OnBoardDeviceExtendedTypeSATAController = 0x09,
2143 OnBoardDeviceExtendedTypeSASController = 0x0A
2144 } ONBOARD_DEVICE_EXTENDED_INFO_TYPE;
2145
2146 ///
2147 /// Onboard Devices Extended Information (Type 41).
2148 ///
2149 /// The information in this structure defines the attributes of devices that
2150 /// are onboard (soldered onto) a system element, usually the baseboard.
2151 /// In general, an entry in this table implies that the BIOS has some level of
2152 /// control over the enabling of the associated device for use by the system.
2153 ///
2154 typedef struct {
2155 SMBIOS_STRUCTURE Hdr;
2156 SMBIOS_TABLE_STRING ReferenceDesignation;
2157 UINT8 DeviceType; ///< The enumeration value from ONBOARD_DEVICE_EXTENDED_INFO_TYPE
2158 UINT8 DeviceTypeInstance;
2159 UINT16 SegmentGroupNum;
2160 UINT8 BusNum;
2161 UINT8 DevFuncNum;
2162 } SMBIOS_TABLE_TYPE41;
2163
2164 ///
2165 /// Management Controller Host Interface (Type 42).
2166 ///
2167 /// The information in this structure defines the attributes of a Management
2168 /// Controller Host Interface that is not discoverable by "Plug and Play" mechanisms.
2169 ///
2170 /// Type 42 should be used for management controller host interfaces that use protocols
2171 /// other than IPMI or that use multiple protocols on a single host interface type.
2172 ///
2173 /// This structure should also be provided if IPMI is shared with other protocols
2174 /// over the same interface hardware. If IPMI is not shared with other protocols,
2175 /// either the Type 38 or Type 42 structures can be used. Providing Type 38 is
2176 /// recommended for backward compatibility. The structures are not required to
2177 /// be mutually exclusive. Type 38 and Type 42 structures may be implemented
2178 /// simultaneously to provide backward compatibility with IPMI applications or drivers
2179 /// that do not yet recognize the Type 42 structure.
2180 ///
2181 typedef struct {
2182 SMBIOS_STRUCTURE Hdr;
2183 UINT8 InterfaceType;
2184 UINT8 MCHostInterfaceData[1]; ///< This field has a minimum of four bytes
2185 } SMBIOS_TABLE_TYPE42;
2186
2187 ///
2188 /// Inactive (Type 126)
2189 ///
2190 typedef struct {
2191 SMBIOS_STRUCTURE Hdr;
2192 } SMBIOS_TABLE_TYPE126;
2193
2194 ///
2195 /// End-of-Table (Type 127)
2196 ///
2197 typedef struct {
2198 SMBIOS_STRUCTURE Hdr;
2199 } SMBIOS_TABLE_TYPE127;
2200
2201 ///
2202 /// Union of all the possible SMBIOS record types.
2203 ///
2204 typedef union {
2205 SMBIOS_STRUCTURE *Hdr;
2206 SMBIOS_TABLE_TYPE0 *Type0;
2207 SMBIOS_TABLE_TYPE1 *Type1;
2208 SMBIOS_TABLE_TYPE2 *Type2;
2209 SMBIOS_TABLE_TYPE3 *Type3;
2210 SMBIOS_TABLE_TYPE4 *Type4;
2211 SMBIOS_TABLE_TYPE5 *Type5;
2212 SMBIOS_TABLE_TYPE6 *Type6;
2213 SMBIOS_TABLE_TYPE7 *Type7;
2214 SMBIOS_TABLE_TYPE8 *Type8;
2215 SMBIOS_TABLE_TYPE9 *Type9;
2216 SMBIOS_TABLE_TYPE10 *Type10;
2217 SMBIOS_TABLE_TYPE11 *Type11;
2218 SMBIOS_TABLE_TYPE12 *Type12;
2219 SMBIOS_TABLE_TYPE13 *Type13;
2220 SMBIOS_TABLE_TYPE14 *Type14;
2221 SMBIOS_TABLE_TYPE15 *Type15;
2222 SMBIOS_TABLE_TYPE16 *Type16;
2223 SMBIOS_TABLE_TYPE17 *Type17;
2224 SMBIOS_TABLE_TYPE18 *Type18;
2225 SMBIOS_TABLE_TYPE19 *Type19;
2226 SMBIOS_TABLE_TYPE20 *Type20;
2227 SMBIOS_TABLE_TYPE21 *Type21;
2228 SMBIOS_TABLE_TYPE22 *Type22;
2229 SMBIOS_TABLE_TYPE23 *Type23;
2230 SMBIOS_TABLE_TYPE24 *Type24;
2231 SMBIOS_TABLE_TYPE25 *Type25;
2232 SMBIOS_TABLE_TYPE26 *Type26;
2233 SMBIOS_TABLE_TYPE27 *Type27;
2234 SMBIOS_TABLE_TYPE28 *Type28;
2235 SMBIOS_TABLE_TYPE29 *Type29;
2236 SMBIOS_TABLE_TYPE30 *Type30;
2237 SMBIOS_TABLE_TYPE31 *Type31;
2238 SMBIOS_TABLE_TYPE32 *Type32;
2239 SMBIOS_TABLE_TYPE33 *Type33;
2240 SMBIOS_TABLE_TYPE34 *Type34;
2241 SMBIOS_TABLE_TYPE35 *Type35;
2242 SMBIOS_TABLE_TYPE36 *Type36;
2243 SMBIOS_TABLE_TYPE37 *Type37;
2244 SMBIOS_TABLE_TYPE38 *Type38;
2245 SMBIOS_TABLE_TYPE39 *Type39;
2246 SMBIOS_TABLE_TYPE40 *Type40;
2247 SMBIOS_TABLE_TYPE41 *Type41;
2248 SMBIOS_TABLE_TYPE42 *Type42;
2249 SMBIOS_TABLE_TYPE126 *Type126;
2250 SMBIOS_TABLE_TYPE127 *Type127;
2251 UINT8 *Raw;
2252 } SMBIOS_STRUCTURE_POINTER;
2253
2254 #pragma pack()
2255
2256 #endif