]> git.proxmox.com Git - mirror_edk2.git/blob - Vlv2TbltDevicePkg/Library/ResetSystemLib/ResetSystemLib.c
55e48bdadf737b0183f2eb2fc570944c245cb0aa
[mirror_edk2.git] / Vlv2TbltDevicePkg / Library / ResetSystemLib / ResetSystemLib.c
1 /** @file
2
3 Copyright (c) 2007 - 2016, Intel Corporation. All rights reserved.<BR>
4 This program and the accompanying materials are licensed and made available under
5 the terms and conditions of the BSD License that accompanies this distribution.
6 The full text of the license may be found at
7 http://opensource.org/licenses/bsd-license.php.
8
9 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
10 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
11
12
13
14 Module Name:
15
16 IdeBus.h
17
18 Abstract:
19
20 System reset Library Services. This library class provides a set of
21 methods to reset whole system with manipulate ICH.
22
23 **/
24
25
26 #include <Base.h>
27
28
29 #include <Library/ResetSystemLib.h>
30 #include <Library/BaseLib.h>
31 #include <Library/IoLib.h>
32 #include <Library/DebugLib.h>
33 #include <Library/PciLib.h>
34
35 #include "PchRegs.h"
36 #include "Rsci.h"
37 #include "Platform.h"
38
39 #define RESET_GENERATOR_PORT R_PCH_RST_CNT
40
41 VOID
42 EFIAPI
43 PlatformResetHook (
44 UINT8 ResetType
45 )
46 {
47 //
48 // Platform need to save OS reset request/types for next Android boot
49 //
50 IoWrite8 (0x72, CMOS_RESET_TYPE_BY_OS);
51 IoWrite8 (0x73, ResetType);
52 }
53
54 /**
55 Calling this function causes a system-wide reset. This sets
56 all circuitry within the system to its initial state. This type of reset
57 is asynchronous to system operation and operates without regard to
58 cycle boundaries.
59
60 System reset should not return, if it returns, it means the system does
61 not support cold reset.
62 **/
63 VOID
64 EFIAPI
65 ResetCold (
66 VOID
67 )
68 {
69 PlatformResetHook(COLD_RESET);
70 IoWrite8 (RESET_GENERATOR_PORT, 0x2);
71 IoWrite8 (RESET_GENERATOR_PORT, 0x6);
72 }
73
74 /**
75 Calling this function causes a system-wide initialization. The processors
76 are set to their initial state, and pending cycles are not corrupted.
77
78 System reset should not return, if it returns, it means the system does
79 not support warm reset.
80 **/
81 VOID
82 EFIAPI
83 ResetWarm (
84 VOID
85 )
86 {
87 PlatformResetHook(WARM_RESET);
88 IoWrite8 (RESET_GENERATOR_PORT, 0x0);
89 IoWrite8 (RESET_GENERATOR_PORT, 0x4);
90 }
91
92 /**
93 Calling this function causes the system to enter a power state equivalent
94 to the ACPI G2/S5 or G3 states.
95
96 System shutdown should not return, if it returns, it means the system does
97 not support shut down reset.
98 **/
99 VOID
100 EFIAPI
101 ResetShutdown (
102 VOID
103 )
104 {
105 UINT16 PchPmioBase;
106 UINT16 Data16;
107 UINT32 Data32;
108
109 PchPmioBase = (UINT16) (PciRead16 (PCI_LIB_ADDRESS(0, PCI_DEVICE_NUMBER_PCH_LPC, 0, R_PCH_LPC_ACPI_BASE)) & ~BIT0);
110
111 //
112 // Then, GPE0_EN should be disabled to avoid any GPI waking up the system from S5
113 //
114 Data16 = 0;
115 IoWrite16 (
116 (UINTN)(PchPmioBase + R_PCH_ACPI_GPE0a_EN),
117 (UINT16)Data16
118 );
119
120 //
121 // Clear Sleep SMI Status
122 //
123 IoWrite16 (PchPmioBase + R_PCH_SMI_STS,
124 (UINT16)(IoRead16 (PchPmioBase + R_PCH_SMI_STS) | B_PCH_SMI_STS_ON_SLP_EN));
125 //
126 // Clear Sleep Type Enable
127 //
128 IoWrite16 (PchPmioBase + R_PCH_SMI_EN,
129 (UINT16)(IoRead16 (PchPmioBase + R_PCH_SMI_EN) & (~B_PCH_SMI_EN_ON_SLP_EN)));
130 //
131 // Clear Power Button Status
132 //
133 IoWrite16(PchPmioBase + R_PCH_ACPI_PM1_STS, B_PCH_ACPI_PM1_STS_PWRBTN);
134
135 //
136 // Secondly, Power Button Status bit must be cleared
137 //
138 // Write a "1" to bit[8] of power button status register at
139 // (ABASE + PM1_STS) to clear this bit
140 // Clear it through SMI Status register
141 //
142 Data16 = B_PCH_SMI_STS_PM1_STS_REG;
143 IoWrite16 ((UINTN) (PchPmioBase + R_PCH_SMI_STS), Data16);
144
145 //
146 // Finally, transform system into S5 sleep state
147 //
148 Data32 = IoRead32 ((UINTN) (PchPmioBase + R_PCH_ACPI_PM1_CNT));
149
150 Data32 = (UINT32) ((Data32 &~(B_PCH_ACPI_PM1_CNT_SLP_TYP + B_PCH_ACPI_PM1_CNT_SLP_EN)) | V_PCH_ACPI_PM1_CNT_S5);
151
152 IoWrite32 ((UINTN) (PchPmioBase + R_PCH_ACPI_PM1_CNT), Data32);
153
154 Data32 = Data32 | B_PCH_ACPI_PM1_CNT_SLP_EN;
155
156 IoWrite32 ((UINTN) (PchPmioBase + R_PCH_ACPI_PM1_CNT), Data32);
157
158 return;
159 }
160
161 /**
162 Calling this function causes the system to enter a power state for capsule
163 update.
164
165 Reset update should not return, if it returns, it means the system does
166 not support capsule update.
167
168 **/
169 VOID
170 EFIAPI
171 EnterS3WithImmediateWake (
172 VOID
173 )
174 {
175 ASSERT (FALSE);
176 }
177
178 /**
179 This function causes a systemwide reset. The exact type of the reset is
180 defined by the EFI_GUID that follows the Null-terminated Unicode string passed
181 into ResetData. If the platform does not recognize the EFI_GUID in ResetData
182 the platform must pick a supported reset type to perform.The platform may
183 optionally log the parameters from any non-normal reset that occurs.
184
185 @param[in] DataSize The size, in bytes, of ResetData.
186 @param[in] ResetData The data buffer starts with a Null-terminated string,
187 followed by the EFI_GUID.
188 **/
189 VOID
190 EFIAPI
191 ResetPlatformSpecific (
192 IN UINTN DataSize,
193 IN VOID *ResetData
194 )
195 {
196 ResetCold ();
197 }