//\r
// Map the entire physical memory space as cached. The only device\r
// we care about is the GIC, which will be stage 2 mapped as a device\r
//\r
// Map the entire physical memory space as cached. The only device\r
// we care about is the GIC, which will be stage 2 mapped as a device\r