]> git.proxmox.com Git - mirror_qemu.git/blame - target-i386/cpuid.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
target-i386: Introduce x86_cpuid_version_set_model()
[mirror_qemu.git] / target-i386 / cpuid.c
CommitLineData
c6dc6f63
AP		 1/*
2 * i386 CPUID helper functions
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19#include <stdlib.h>
20#include <stdio.h>
21#include <string.h>
22#include <inttypes.h>
23
24#include "cpu.h"
25#include "kvm.h"
26
27#include "qemu-option.h"
28#include "qemu-config.h"
29
28f52cc0
VR		 30#include "hyperv.h"
31
c6dc6f63
AP		 32/* feature flags taken from "Intel Processor Identification and the CPUID
33 * Instruction" and AMD's "CPUID Specification". In cases of disagreement
34 * between feature naming conventions, aliases may be added.
35 */
36static const char *feature_name[] = {
37 "fpu", "vme", "de", "pse",
38 "tsc", "msr", "pae", "mce",
39 "cx8", "apic", NULL, "sep",
40 "mtrr", "pge", "mca", "cmov",
41 "pat", "pse36", "pn" /* Intel psn */, "clflush" /* Intel clfsh */,
42 NULL, "ds" /* Intel dts */, "acpi", "mmx",
43 "fxsr", "sse", "sse2", "ss",
44 "ht" /* Intel htt */, "tm", "ia64", "pbe",
45};
46static const char *ext_feature_name[] = {
f370be3c 47 "pni|sse3" /* Intel,AMD sse3 */, "pclmulqdq|pclmuldq", "dtes64", "monitor",
e117f772 48 "ds_cpl", "vmx", "smx", "est",
c6dc6f63 49 "tm2", "ssse3", "cid", NULL,
e117f772 50 "fma", "cx16", "xtpr", "pdcm",
c6dc6f63 51 NULL, NULL, "dca", "sse4.1|sse4_1",
e117f772
AP		 52 "sse4.2|sse4_2", "x2apic", "movbe", "popcnt",
53 NULL, "aes", "xsave", "osxsave",
54 "avx", NULL, NULL, "hypervisor",
c6dc6f63
AP		 55};
56static const char *ext2_feature_name[] = {
57 "fpu", "vme", "de", "pse",
58 "tsc", "msr", "pae", "mce",
59 "cx8" /* AMD CMPXCHG8B */, "apic", NULL, "syscall",
60 "mtrr", "pge", "mca", "cmov",
61 "pat", "pse36", NULL, NULL /* Linux mp */,
3ac8ebfe 62 "nx|xd", NULL, "mmxext", "mmx",
f370be3c 63 "fxsr", "fxsr_opt|ffxsr", "pdpe1gb" /* AMD Page1GB */, "rdtscp",
3ac8ebfe 64 NULL, "lm|i64", "3dnowext", "3dnow",
c6dc6f63
AP		 65};
66static const char *ext3_feature_name[] = {
67 "lahf_lm" /* AMD LahfSahf */, "cmp_legacy", "svm", "extapic" /* AMD ExtApicSpace */,
68 "cr8legacy" /* AMD AltMovCr8 */, "abm", "sse4a", "misalignsse",
e117f772 69 "3dnowprefetch", "osvw", "ibs", "xop",
c6dc6f63 70 "skinit", "wdt", NULL, NULL,
e117f772 71 "fma4", NULL, "cvt16", "nodeid_msr",
c6dc6f63
AP		 72 NULL, NULL, NULL, NULL,
73 NULL, NULL, NULL, NULL,
74 NULL, NULL, NULL, NULL,
75};
76
77static const char *kvm_feature_name[] = {
642258c6 78 "kvmclock", "kvm_nopiodelay", "kvm_mmu", "kvmclock", "kvm_asyncpf", NULL, NULL, NULL,
c6dc6f63
AP		 79 NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
80 NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
81 NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
82};
83
296acb64
JR		 84static const char *svm_feature_name[] = {
85 "npt", "lbrv", "svm_lock", "nrip_save",
86 "tsc_scale", "vmcb_clean", "flushbyasid", "decodeassists",
87 NULL, NULL, "pause_filter", NULL,
88 "pfthreshold", NULL, NULL, NULL,
89 NULL, NULL, NULL, NULL,
90 NULL, NULL, NULL, NULL,
91 NULL, NULL, NULL, NULL,
92 NULL, NULL, NULL, NULL,
93};
94
c6dc6f63
AP		 95/* collects per-function cpuid data
96 */
97typedef struct model_features_t {
98 uint32_t *guest_feat;
99 uint32_t *host_feat;
100 uint32_t check_feat;
101 const char **flag_names;
102 uint32_t cpuid;
103 } model_features_t;
104
105int check_cpuid = 0;
106int enforce_cpuid = 0;
107
bb44e0d1
JK		 108void host_cpuid(uint32_t function, uint32_t count,
109 uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)
bdde476a
AP		 110{
111#if defined(CONFIG_KVM)
a1fd24af
AL		 112 uint32_t vec[4];
113
114#ifdef __x86_64__
115 asm volatile("cpuid"
116 : "=a"(vec[0]), "=b"(vec[1]),
117 "=c"(vec[2]), "=d"(vec[3])
118 : "0"(function), "c"(count) : "cc");
119#else
120 asm volatile("pusha \n\t"
121 "cpuid \n\t"
122 "mov %%eax, 0(%2) \n\t"
123 "mov %%ebx, 4(%2) \n\t"
124 "mov %%ecx, 8(%2) \n\t"
125 "mov %%edx, 12(%2) \n\t"
126 "popa"
127 : : "a"(function), "c"(count), "S"(vec)
128 : "memory", "cc");
129#endif
130
bdde476a 131 if (eax)
a1fd24af 132 *eax = vec[0];
bdde476a 133 if (ebx)
a1fd24af 134 *ebx = vec[1];
bdde476a 135 if (ecx)
a1fd24af 136 *ecx = vec[2];
bdde476a 137 if (edx)
a1fd24af 138 *edx = vec[3];
bdde476a
AP		 139#endif
140}
c6dc6f63
AP		 141
142#define iswhite(c) ((c) && ((c) <= ' ' || '~' < (c)))
143
144/* general substring compare of *[s1..e1) and *[s2..e2). sx is start of
145 * a substring. ex if !NULL points to the first char after a substring,
146 * otherwise the string is assumed to sized by a terminating nul.
147 * Return lexical ordering of *s1:*s2.
148 */
149static int sstrcmp(const char *s1, const char *e1, const char *s2,
150 const char *e2)
151{
152 for (;;) {
153 if (!*s1 || !*s2 || *s1 != *s2)
154 return (*s1 - *s2);
155 ++s1, ++s2;
156 if (s1 == e1 && s2 == e2)
157 return (0);
158 else if (s1 == e1)
159 return (*s2);
160 else if (s2 == e2)
161 return (*s1);
162 }
163}
164
165/* compare *[s..e) to *altstr. *altstr may be a simple string or multiple
166 * '|' delimited (possibly empty) strings in which case search for a match
167 * within the alternatives proceeds left to right. Return 0 for success,
168 * non-zero otherwise.
169 */
170static int altcmp(const char *s, const char *e, const char *altstr)
171{
172 const char *p, *q;
173
174 for (q = p = altstr; ; ) {
175 while (*p && *p != '|')
176 ++p;
177 if ((q == p && !*s) || (q != p && !sstrcmp(s, e, q, p)))
178 return (0);
179 if (!*p)
180 return (1);
181 else
182 q = ++p;
183 }
184}
185
186/* search featureset for flag *[s..e), if found set corresponding bit in
e41e0fc6 187 * *pval and return true, otherwise return false
c6dc6f63 188 */
e41e0fc6
JK		 189static bool lookup_feature(uint32_t *pval, const char *s, const char *e,
190 const char **featureset)
c6dc6f63
AP		 191{
192 uint32_t mask;
193 const char **ppc;
e41e0fc6 194 bool found = false;
c6dc6f63 195
e41e0fc6 196 for (mask = 1, ppc = featureset; mask; mask <<= 1, ++ppc) {
c6dc6f63
AP		 197 if (*ppc && !altcmp(s, e, *ppc)) {
198 *pval |= mask;
e41e0fc6 199 found = true;
c6dc6f63 200 }
e41e0fc6
JK		 201 }
202 return found;
c6dc6f63
AP		 203}
204
205static void add_flagname_to_bitmaps(const char *flagname, uint32_t *features,
206 uint32_t *ext_features,
207 uint32_t *ext2_features,
208 uint32_t *ext3_features,
296acb64
JR		 209 uint32_t *kvm_features,
210 uint32_t *svm_features)
c6dc6f63
AP		 211{
212 if (!lookup_feature(features, flagname, NULL, feature_name) &&
213 !lookup_feature(ext_features, flagname, NULL, ext_feature_name) &&
214 !lookup_feature(ext2_features, flagname, NULL, ext2_feature_name) &&
215 !lookup_feature(ext3_features, flagname, NULL, ext3_feature_name) &&
296acb64
JR		 216 !lookup_feature(kvm_features, flagname, NULL, kvm_feature_name) &&
217 !lookup_feature(svm_features, flagname, NULL, svm_feature_name))
c6dc6f63
AP		 218 fprintf(stderr, "CPU feature %s not found\n", flagname);
219}
220
221typedef struct x86_def_t {
222 struct x86_def_t *next;
223 const char *name;
224 uint32_t level;
225 uint32_t vendor1, vendor2, vendor3;
226 int family;
227 int model;
228 int stepping;
b862d1fe 229 int tsc_khz;
296acb64
JR		 230 uint32_t features, ext_features, ext2_features, ext3_features;
231 uint32_t kvm_features, svm_features;
c6dc6f63
AP		 232 uint32_t xlevel;
233 char model_id[48];
234 int vendor_override;
235 uint32_t flags;
b3baa152
BW		 236 /* Store the results of Centaur's CPUID instructions */
237 uint32_t ext4_features;
238 uint32_t xlevel2;
c6dc6f63
AP		 239} x86_def_t;
240
241#define I486_FEATURES (CPUID_FP87 | CPUID_VME | CPUID_PSE)
242#define PENTIUM_FEATURES (I486_FEATURES | CPUID_DE | CPUID_TSC | \
243 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_MMX | CPUID_APIC)
244#define PENTIUM2_FEATURES (PENTIUM_FEATURES | CPUID_PAE | CPUID_SEP | \
245 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
246 CPUID_PSE36 | CPUID_FXSR)
247#define PENTIUM3_FEATURES (PENTIUM2_FEATURES | CPUID_SSE)
248#define PPRO_FEATURES (CPUID_FP87 | CPUID_DE | CPUID_PSE | CPUID_TSC | \
249 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_PGE | CPUID_CMOV | \
250 CPUID_PAT | CPUID_FXSR | CPUID_MMX | CPUID_SSE | CPUID_SSE2 | \
251 CPUID_PAE | CPUID_SEP | CPUID_APIC)
42673936 252#define EXT2_FEATURE_MASK 0x0183F3FF
c6dc6f63 253
551a2dec
AP		 254#define TCG_FEATURES (CPUID_FP87 | CPUID_PSE | CPUID_TSC | CPUID_MSR | \
255 CPUID_PAE | CPUID_MCE | CPUID_CX8 | CPUID_APIC | CPUID_SEP | \
256 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
257 CPUID_PSE36 | CPUID_CLFLUSH | CPUID_ACPI | CPUID_MMX | \
258 CPUID_FXSR | CPUID_SSE | CPUID_SSE2 | CPUID_SS)
8560efed
AJ		 259 /* partly implemented:
260 CPUID_MTRR, CPUID_MCA, CPUID_CLFLUSH (needed for Win64)
261 CPUID_PSE36 (needed for Solaris) */
262 /* missing:
263 CPUID_VME, CPUID_DTS, CPUID_SS, CPUID_HT, CPUID_TM, CPUID_PBE */
551a2dec 264#define TCG_EXT_FEATURES (CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | \
8713f8ff 265 CPUID_EXT_CX16 | CPUID_EXT_POPCNT | \
551a2dec 266 CPUID_EXT_HYPERVISOR)
8560efed
AJ		 267 /* missing:
268 CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_VMX, CPUID_EXT_EST,
8713f8ff 269 CPUID_EXT_TM2, CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_XSAVE */
551a2dec
AP		 270#define TCG_EXT2_FEATURES ((TCG_FEATURES & EXT2_FEATURE_MASK) | \
271 CPUID_EXT2_NX | CPUID_EXT2_MMXEXT | CPUID_EXT2_RDTSCP | \
272 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT)
8560efed
AJ		 273 /* missing:
274 CPUID_EXT2_PDPE1GB */
551a2dec
AP		 275#define TCG_EXT3_FEATURES (CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM | \
276 CPUID_EXT3_CR8LEG | CPUID_EXT3_ABM | CPUID_EXT3_SSE4A)
296acb64 277#define TCG_SVM_FEATURES 0
551a2dec 278
c6dc6f63
AP		 279/* maintains list of cpu model definitions
280 */
281static x86_def_t *x86_defs = {NULL};
282
283/* built-in cpu model definitions (deprecated)
284 */
285static x86_def_t builtin_x86_defs[] = {
c6dc6f63
AP		 286 {
287 .name = "qemu64",
288 .level = 4,
289 .vendor1 = CPUID_VENDOR_AMD_1,
290 .vendor2 = CPUID_VENDOR_AMD_2,
291 .vendor3 = CPUID_VENDOR_AMD_3,
292 .family = 6,
293 .model = 2,
294 .stepping = 3,
295 .features = PPRO_FEATURES |
c6dc6f63 296 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
c6dc6f63
AP		 297 CPUID_PSE36,
298 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_CX16 | CPUID_EXT_POPCNT,
42673936 299 .ext2_features = (PPRO_FEATURES & EXT2_FEATURE_MASK) |
c6dc6f63
AP		 300 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
301 .ext3_features = CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
302 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
303 .xlevel = 0x8000000A,
304 .model_id = "QEMU Virtual CPU version " QEMU_VERSION,
305 },
306 {
307 .name = "phenom",
308 .level = 5,
309 .vendor1 = CPUID_VENDOR_AMD_1,
310 .vendor2 = CPUID_VENDOR_AMD_2,
311 .vendor3 = CPUID_VENDOR_AMD_3,
312 .family = 16,
313 .model = 2,
314 .stepping = 3,
c6dc6f63
AP		 315 .features = PPRO_FEATURES |
316 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
8560efed 317 CPUID_PSE36 | CPUID_VME | CPUID_HT,
c6dc6f63
AP		 318 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_CX16 |
319 CPUID_EXT_POPCNT,
42673936 320 .ext2_features = (PPRO_FEATURES & EXT2_FEATURE_MASK) |
c6dc6f63
AP		 321 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX |
322 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_MMXEXT |
8560efed 323 CPUID_EXT2_FFXSR | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP,
c6dc6f63
AP		 324 /* Missing: CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
325 CPUID_EXT3_CR8LEG,
326 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
327 CPUID_EXT3_OSVW, CPUID_EXT3_IBS */
328 .ext3_features = CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
329 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
296acb64 330 .svm_features = CPUID_SVM_NPT | CPUID_SVM_LBRV,
c6dc6f63
AP		 331 .xlevel = 0x8000001A,
332 .model_id = "AMD Phenom(tm) 9550 Quad-Core Processor"
333 },
334 {
335 .name = "core2duo",
336 .level = 10,
337 .family = 6,
338 .model = 15,
339 .stepping = 11,
c6dc6f63
AP		 340 .features = PPRO_FEATURES |
341 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
8560efed
AJ		 342 CPUID_PSE36 | CPUID_VME | CPUID_DTS | CPUID_ACPI | CPUID_SS |
343 CPUID_HT | CPUID_TM | CPUID_PBE,
344 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
345 CPUID_EXT_DTES64 | CPUID_EXT_DSCPL | CPUID_EXT_VMX | CPUID_EXT_EST |
346 CPUID_EXT_TM2 | CPUID_EXT_CX16 | CPUID_EXT_XTPR | CPUID_EXT_PDCM,
c6dc6f63
AP		 347 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
348 .ext3_features = CPUID_EXT3_LAHF_LM,
349 .xlevel = 0x80000008,
350 .model_id = "Intel(R) Core(TM)2 Duo CPU T7700 @ 2.40GHz",
351 },
352 {
353 .name = "kvm64",
354 .level = 5,
355 .vendor1 = CPUID_VENDOR_INTEL_1,
356 .vendor2 = CPUID_VENDOR_INTEL_2,
357 .vendor3 = CPUID_VENDOR_INTEL_3,
358 .family = 15,
359 .model = 6,
360 .stepping = 1,
361 /* Missing: CPUID_VME, CPUID_HT */
362 .features = PPRO_FEATURES |
363 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
364 CPUID_PSE36,
365 /* Missing: CPUID_EXT_POPCNT, CPUID_EXT_MONITOR */
366 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_CX16,
367 /* Missing: CPUID_EXT2_PDPE1GB, CPUID_EXT2_RDTSCP */
42673936 368 .ext2_features = (PPRO_FEATURES & EXT2_FEATURE_MASK) |
c6dc6f63
AP		 369 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
370 /* Missing: CPUID_EXT3_LAHF_LM, CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
371 CPUID_EXT3_CR8LEG, CPUID_EXT3_ABM, CPUID_EXT3_SSE4A,
372 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
373 CPUID_EXT3_OSVW, CPUID_EXT3_IBS, CPUID_EXT3_SVM */
374 .ext3_features = 0,
375 .xlevel = 0x80000008,
376 .model_id = "Common KVM processor"
377 },
c6dc6f63
AP		 378 {
379 .name = "qemu32",
380 .level = 4,
381 .family = 6,
382 .model = 3,
383 .stepping = 3,
384 .features = PPRO_FEATURES,
385 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_POPCNT,
58012d66 386 .xlevel = 0x80000004,
c6dc6f63
AP		 387 .model_id = "QEMU Virtual CPU version " QEMU_VERSION,
388 },
eafaf1e5
AP		 389 {
390 .name = "kvm32",
391 .level = 5,
392 .family = 15,
393 .model = 6,
394 .stepping = 1,
395 .features = PPRO_FEATURES |
396 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_PSE36,
397 .ext_features = CPUID_EXT_SSE3,
398 .ext2_features = PPRO_FEATURES & EXT2_FEATURE_MASK,
399 .ext3_features = 0,
400 .xlevel = 0x80000008,
401 .model_id = "Common 32-bit KVM processor"
402 },
c6dc6f63
AP		 403 {
404 .name = "coreduo",
405 .level = 10,
406 .family = 6,
407 .model = 14,
408 .stepping = 8,
c6dc6f63 409 .features = PPRO_FEATURES | CPUID_VME |
8560efed
AJ		 410 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_DTS | CPUID_ACPI |
411 CPUID_SS | CPUID_HT | CPUID_TM | CPUID_PBE,
412 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_VMX |
413 CPUID_EXT_EST | CPUID_EXT_TM2 | CPUID_EXT_XTPR | CPUID_EXT_PDCM,
c6dc6f63
AP		 414 .ext2_features = CPUID_EXT2_NX,
415 .xlevel = 0x80000008,
416 .model_id = "Genuine Intel(R) CPU T2600 @ 2.16GHz",
417 },
418 {
419 .name = "486",
58012d66 420 .level = 1,
c6dc6f63
AP		 421 .family = 4,
422 .model = 0,
423 .stepping = 0,
424 .features = I486_FEATURES,
425 .xlevel = 0,
426 },
427 {
428 .name = "pentium",
429 .level = 1,
430 .family = 5,
431 .model = 4,
432 .stepping = 3,
433 .features = PENTIUM_FEATURES,
434 .xlevel = 0,
435 },
436 {
437 .name = "pentium2",
438 .level = 2,
439 .family = 6,
440 .model = 5,
441 .stepping = 2,
442 .features = PENTIUM2_FEATURES,
443 .xlevel = 0,
444 },
445 {
446 .name = "pentium3",
447 .level = 2,
448 .family = 6,
449 .model = 7,
450 .stepping = 3,
451 .features = PENTIUM3_FEATURES,
452 .xlevel = 0,
453 },
454 {
455 .name = "athlon",
456 .level = 2,
457 .vendor1 = CPUID_VENDOR_AMD_1,
458 .vendor2 = CPUID_VENDOR_AMD_2,
459 .vendor3 = CPUID_VENDOR_AMD_3,
460 .family = 6,
461 .model = 2,
462 .stepping = 3,
463 .features = PPRO_FEATURES | CPUID_PSE36 | CPUID_VME | CPUID_MTRR | CPUID_MCA,
42673936 464 .ext2_features = (PPRO_FEATURES & EXT2_FEATURE_MASK) | CPUID_EXT2_MMXEXT | CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT,
c6dc6f63
AP		 465 .xlevel = 0x80000008,
466 /* XXX: put another string ? */
467 .model_id = "QEMU Virtual CPU version " QEMU_VERSION,
468 },
469 {
470 .name = "n270",
471 /* original is on level 10 */
472 .level = 5,
473 .family = 6,
474 .model = 28,
475 .stepping = 2,
476 .features = PPRO_FEATURES |
8560efed
AJ		 477 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_VME | CPUID_DTS |
478 CPUID_ACPI | CPUID_SS | CPUID_HT | CPUID_TM | CPUID_PBE,
c6dc6f63 479 /* Some CPUs got no CPUID_SEP */
8560efed
AJ		 480 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
481 CPUID_EXT_DSCPL | CPUID_EXT_EST | CPUID_EXT_TM2 | CPUID_EXT_XTPR,
42673936 482 .ext2_features = (PPRO_FEATURES & EXT2_FEATURE_MASK) | CPUID_EXT2_NX,
8560efed 483 .ext3_features = CPUID_EXT3_LAHF_LM,
c6dc6f63
AP		 484 .xlevel = 0x8000000A,
485 .model_id = "Intel(R) Atom(TM) CPU N270 @ 1.60GHz",
486 },
487};
488
489static int cpu_x86_fill_model_id(char *str)
490{
491 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
492 int i;
493
494 for (i = 0; i < 3; i++) {
495 host_cpuid(0x80000002 + i, 0, &eax, &ebx, &ecx, &edx);
496 memcpy(str + i * 16 + 0, &eax, 4);
497 memcpy(str + i * 16 + 4, &ebx, 4);
498 memcpy(str + i * 16 + 8, &ecx, 4);
499 memcpy(str + i * 16 + 12, &edx, 4);
500 }
501 return 0;
502}
503
504static int cpu_x86_fill_host(x86_def_t *x86_cpu_def)
505{
506 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
507
508 x86_cpu_def->name = "host";
509 host_cpuid(0x0, 0, &eax, &ebx, &ecx, &edx);
510 x86_cpu_def->level = eax;
511 x86_cpu_def->vendor1 = ebx;
512 x86_cpu_def->vendor2 = edx;
513 x86_cpu_def->vendor3 = ecx;
514
515 host_cpuid(0x1, 0, &eax, &ebx, &ecx, &edx);
516 x86_cpu_def->family = ((eax >> 8) & 0x0F) + ((eax >> 20) & 0xFF);
517 x86_cpu_def->model = ((eax >> 4) & 0x0F) | ((eax & 0xF0000) >> 12);
518 x86_cpu_def->stepping = eax & 0x0F;
519 x86_cpu_def->ext_features = ecx;
520 x86_cpu_def->features = edx;
521
522 host_cpuid(0x80000000, 0, &eax, &ebx, &ecx, &edx);
523 x86_cpu_def->xlevel = eax;
524
525 host_cpuid(0x80000001, 0, &eax, &ebx, &ecx, &edx);
526 x86_cpu_def->ext2_features = edx;
527 x86_cpu_def->ext3_features = ecx;
528 cpu_x86_fill_model_id(x86_cpu_def->model_id);
529 x86_cpu_def->vendor_override = 0;
530
b3baa152
BW		 531 /* Call Centaur's CPUID instruction. */
532 if (x86_cpu_def->vendor1 == CPUID_VENDOR_VIA_1 &&
533 x86_cpu_def->vendor2 == CPUID_VENDOR_VIA_2 &&
534 x86_cpu_def->vendor3 == CPUID_VENDOR_VIA_3) {
535 host_cpuid(0xC0000000, 0, &eax, &ebx, &ecx, &edx);
536 if (eax >= 0xC0000001) {
537 /* Support VIA max extended level */
538 x86_cpu_def->xlevel2 = eax;
539 host_cpuid(0xC0000001, 0, &eax, &ebx, &ecx, &edx);
540 x86_cpu_def->ext4_features = edx;
541 }
542 }
296acb64
JR		 543
544 /*
545 * Every SVM feature requires emulation support in KVM - so we can't just
546 * read the host features here. KVM might even support SVM features not
547 * available on the host hardware. Just set all bits and mask out the
548 * unsupported ones later.
549 */
550 x86_cpu_def->svm_features = -1;
551
c6dc6f63
AP		 552 return 0;
553}
554
555static int unavailable_host_feature(struct model_features_t *f, uint32_t mask)
556{
557 int i;
558
559 for (i = 0; i < 32; ++i)
560 if (1 << i & mask) {
561 fprintf(stderr, "warning: host cpuid %04x_%04x lacks requested"
562 " flag '%s' [0x%08x]\n",
563 f->cpuid >> 16, f->cpuid & 0xffff,
564 f->flag_names[i] ? f->flag_names[i] : "[reserved]", mask);
565 break;
566 }
567 return 0;
568}
569
570/* best effort attempt to inform user requested cpu flags aren't making
571 * their way to the guest. Note: ft[].check_feat ideally should be
572 * specified via a guest_def field to suppress report of extraneous flags.
573 */
574static int check_features_against_host(x86_def_t *guest_def)
575{
576 x86_def_t host_def;
577 uint32_t mask;
578 int rv, i;
579 struct model_features_t ft[] = {
580 {&guest_def->features, &host_def.features,
581 ~0, feature_name, 0x00000000},
582 {&guest_def->ext_features, &host_def.ext_features,
583 ~CPUID_EXT_HYPERVISOR, ext_feature_name, 0x00000001},
584 {&guest_def->ext2_features, &host_def.ext2_features,
585 ~PPRO_FEATURES, ext2_feature_name, 0x80000000},
586 {&guest_def->ext3_features, &host_def.ext3_features,
587 ~CPUID_EXT3_SVM, ext3_feature_name, 0x80000001}};
588
589 cpu_x86_fill_host(&host_def);
66fe09ee 590 for (rv = 0, i = 0; i < ARRAY_SIZE(ft); ++i)
c6dc6f63
AP		 591 for (mask = 1; mask; mask <<= 1)
592 if (ft[i].check_feat & mask && *ft[i].guest_feat & mask &&
593 !(*ft[i].host_feat & mask)) {
594 unavailable_host_feature(&ft[i], mask);
595 rv = 1;
596 }
597 return rv;
598}
599
ed5e1ec3
AF		 600static void x86_cpuid_version_set_family(CPUX86State *env, int family)
601{
602 env->cpuid_version &= ~0xff00f00;
603 if (family > 0x0f) {
604 env->cpuid_version |= 0xf00 | ((family - 0x0f) << 20);
605 } else {
606 env->cpuid_version |= family << 8;
607 }
608}
609
b0704cbd
AF		 610static void x86_cpuid_version_set_model(CPUX86State *env, int model)
611{
612 env->cpuid_version &= ~0xf00f0;
613 env->cpuid_version |= ((model & 0xf) << 4) | ((model >> 4) << 16);
614}
615
c6dc6f63
AP		 616static int cpu_x86_find_by_name(x86_def_t *x86_cpu_def, const char *cpu_model)
617{
618 unsigned int i;
619 x86_def_t *def;
620
d3c481b3 621 char *s = g_strdup(cpu_model);
c6dc6f63 622 char *featurestr, *name = strtok(s, ",");
296acb64
JR		 623 /* Features to be added*/
624 uint32_t plus_features = 0, plus_ext_features = 0;
625 uint32_t plus_ext2_features = 0, plus_ext3_features = 0;
626 uint32_t plus_kvm_features = 0, plus_svm_features = 0;
627 /* Features to be removed */
628 uint32_t minus_features = 0, minus_ext_features = 0;
629 uint32_t minus_ext2_features = 0, minus_ext3_features = 0;
630 uint32_t minus_kvm_features = 0, minus_svm_features = 0;
c6dc6f63
AP		 631 uint32_t numvalue;
632
633 for (def = x86_defs; def; def = def->next)
04c5b17a 634 if (name && !strcmp(name, def->name))
c6dc6f63 635 break;
04c5b17a 636 if (kvm_enabled() && name && strcmp(name, "host") == 0) {
c6dc6f63
AP		 637 cpu_x86_fill_host(x86_cpu_def);
638 } else if (!def) {
639 goto error;
640 } else {
641 memcpy(x86_cpu_def, def, sizeof(*def));
642 }
643
644 plus_kvm_features = ~0; /* not supported bits will be filtered out later */
645
646 add_flagname_to_bitmaps("hypervisor", &plus_features,
647 &plus_ext_features, &plus_ext2_features, &plus_ext3_features,
296acb64 648 &plus_kvm_features, &plus_svm_features);
c6dc6f63
AP		 649
650 featurestr = strtok(NULL, ",");
651
652 while (featurestr) {
653 char *val;
654 if (featurestr[0] == '+') {
296acb64
JR		 655 add_flagname_to_bitmaps(featurestr + 1, &plus_features,
656 &plus_ext_features, &plus_ext2_features,
657 &plus_ext3_features, &plus_kvm_features,
658 &plus_svm_features);
c6dc6f63 659 } else if (featurestr[0] == '-') {
296acb64
JR		 660 add_flagname_to_bitmaps(featurestr + 1, &minus_features,
661 &minus_ext_features, &minus_ext2_features,
662 &minus_ext3_features, &minus_kvm_features,
663 &minus_svm_features);
c6dc6f63
AP		 664 } else if ((val = strchr(featurestr, '='))) {
665 *val = 0; val++;
666 if (!strcmp(featurestr, "family")) {
667 char *err;
668 numvalue = strtoul(val, &err, 0);
669 if (!*val || *err) {
670 fprintf(stderr, "bad numerical value %s\n", val);
671 goto error;
672 }
673 x86_cpu_def->family = numvalue;
674 } else if (!strcmp(featurestr, "model")) {
675 char *err;
676 numvalue = strtoul(val, &err, 0);
677 if (!*val || *err || numvalue > 0xff) {
678 fprintf(stderr, "bad numerical value %s\n", val);
679 goto error;
680 }
681 x86_cpu_def->model = numvalue;
682 } else if (!strcmp(featurestr, "stepping")) {
683 char *err;
684 numvalue = strtoul(val, &err, 0);
685 if (!*val || *err || numvalue > 0xf) {
686 fprintf(stderr, "bad numerical value %s\n", val);
687 goto error;
688 }
689 x86_cpu_def->stepping = numvalue ;
690 } else if (!strcmp(featurestr, "level")) {
691 char *err;
692 numvalue = strtoul(val, &err, 0);
693 if (!*val || *err) {
694 fprintf(stderr, "bad numerical value %s\n", val);
695 goto error;
696 }
697 x86_cpu_def->level = numvalue;
698 } else if (!strcmp(featurestr, "xlevel")) {
699 char *err;
700 numvalue = strtoul(val, &err, 0);
701 if (!*val || *err) {
702 fprintf(stderr, "bad numerical value %s\n", val);
703 goto error;
704 }
705 if (numvalue < 0x80000000) {
2f7a21c4 706 numvalue += 0x80000000;
c6dc6f63
AP		 707 }
708 x86_cpu_def->xlevel = numvalue;
709 } else if (!strcmp(featurestr, "vendor")) {
710 if (strlen(val) != 12) {
711 fprintf(stderr, "vendor string must be 12 chars long\n");
712 goto error;
713 }
714 x86_cpu_def->vendor1 = 0;
715 x86_cpu_def->vendor2 = 0;
716 x86_cpu_def->vendor3 = 0;
717 for(i = 0; i < 4; i++) {
718 x86_cpu_def->vendor1 |= ((uint8_t)val[i ]) << (8 * i);
719 x86_cpu_def->vendor2 |= ((uint8_t)val[i + 4]) << (8 * i);
720 x86_cpu_def->vendor3 |= ((uint8_t)val[i + 8]) << (8 * i);
721 }
722 x86_cpu_def->vendor_override = 1;
723 } else if (!strcmp(featurestr, "model_id")) {
724 pstrcpy(x86_cpu_def->model_id, sizeof(x86_cpu_def->model_id),
725 val);
b862d1fe
JR		 726 } else if (!strcmp(featurestr, "tsc_freq")) {
727 int64_t tsc_freq;
728 char *err;
729
730 tsc_freq = strtosz_suffix_unit(val, &err,
731 STRTOSZ_DEFSUFFIX_B, 1000);
45009a30 732 if (tsc_freq < 0 || *err) {
b862d1fe
JR		 733 fprintf(stderr, "bad numerical value %s\n", val);
734 goto error;
735 }
736 x86_cpu_def->tsc_khz = tsc_freq / 1000;
28f52cc0
VR		 737 } else if (!strcmp(featurestr, "hv_spinlocks")) {
738 char *err;
739 numvalue = strtoul(val, &err, 0);
740 if (!*val || *err) {
741 fprintf(stderr, "bad numerical value %s\n", val);
742 goto error;
743 }
744 hyperv_set_spinlock_retries(numvalue);
c6dc6f63
AP		 745 } else {
746 fprintf(stderr, "unrecognized feature %s\n", featurestr);
747 goto error;
748 }
749 } else if (!strcmp(featurestr, "check")) {
750 check_cpuid = 1;
751 } else if (!strcmp(featurestr, "enforce")) {
752 check_cpuid = enforce_cpuid = 1;
28f52cc0
VR		 753 } else if (!strcmp(featurestr, "hv_relaxed")) {
754 hyperv_enable_relaxed_timing(true);
755 } else if (!strcmp(featurestr, "hv_vapic")) {
756 hyperv_enable_vapic_recommended(true);
c6dc6f63
AP		 757 } else {
758 fprintf(stderr, "feature string `%s' not in format (+feature|-feature|feature=xyz)\n", featurestr);
759 goto error;
760 }
761 featurestr = strtok(NULL, ",");
762 }
763 x86_cpu_def->features |= plus_features;
764 x86_cpu_def->ext_features |= plus_ext_features;
765 x86_cpu_def->ext2_features |= plus_ext2_features;
766 x86_cpu_def->ext3_features |= plus_ext3_features;
767 x86_cpu_def->kvm_features |= plus_kvm_features;
296acb64 768 x86_cpu_def->svm_features |= plus_svm_features;
c6dc6f63
AP		 769 x86_cpu_def->features &= ~minus_features;
770 x86_cpu_def->ext_features &= ~minus_ext_features;
771 x86_cpu_def->ext2_features &= ~minus_ext2_features;
772 x86_cpu_def->ext3_features &= ~minus_ext3_features;
773 x86_cpu_def->kvm_features &= ~minus_kvm_features;
296acb64 774 x86_cpu_def->svm_features &= ~minus_svm_features;
c6dc6f63
AP		 775 if (check_cpuid) {
776 if (check_features_against_host(x86_cpu_def) && enforce_cpuid)
777 goto error;
778 }
d3c481b3 779 g_free(s);
c6dc6f63
AP		 780 return 0;
781
782error:
d3c481b3 783 g_free(s);
c6dc6f63
AP		 784 return -1;
785}
786
787/* generate a composite string into buf of all cpuid names in featureset
788 * selected by fbits. indicate truncation at bufsize in the event of overflow.
789 * if flags, suppress names undefined in featureset.
790 */
791static void listflags(char *buf, int bufsize, uint32_t fbits,
792 const char **featureset, uint32_t flags)
793{
794 const char **p = &featureset[31];
795 char *q, *b, bit;
796 int nc;
797
798 b = 4 <= bufsize ? buf + (bufsize -= 3) - 1 : NULL;
799 *buf = '\0';
800 for (q = buf, bit = 31; fbits && bufsize; --p, fbits &= ~(1 << bit), --bit)
801 if (fbits & 1 << bit && (*p || !flags)) {
802 if (*p)
803 nc = snprintf(q, bufsize, "%s%s", q == buf ? "" : " ", *p);
804 else
805 nc = snprintf(q, bufsize, "%s[%d]", q == buf ? "" : " ", bit);
806 if (bufsize <= nc) {
807 if (b) {
808 memcpy(b, "...", sizeof("..."));
809 }
810 return;
811 }
812 q += nc;
813 bufsize -= nc;
814 }
815}
816
817/* generate CPU information:
818 * -? list model names
819 * -?model list model names/IDs
820 * -?dump output all model (x86_def_t) data
821 * -?cpuid list all recognized cpuid flag names
822 */
9a78eead 823void x86_cpu_list(FILE *f, fprintf_function cpu_fprintf, const char *optarg)
c6dc6f63
AP		 824{
825 unsigned char model = !strcmp("?model", optarg);
826 unsigned char dump = !strcmp("?dump", optarg);
827 unsigned char cpuid = !strcmp("?cpuid", optarg);
828 x86_def_t *def;
829 char buf[256];
830
831 if (cpuid) {
832 (*cpu_fprintf)(f, "Recognized CPUID flags:\n");
833 listflags(buf, sizeof (buf), (uint32_t)~0, feature_name, 1);
834 (*cpu_fprintf)(f, " f_edx: %s\n", buf);
835 listflags(buf, sizeof (buf), (uint32_t)~0, ext_feature_name, 1);
836 (*cpu_fprintf)(f, " f_ecx: %s\n", buf);
837 listflags(buf, sizeof (buf), (uint32_t)~0, ext2_feature_name, 1);
838 (*cpu_fprintf)(f, " extf_edx: %s\n", buf);
839 listflags(buf, sizeof (buf), (uint32_t)~0, ext3_feature_name, 1);
840 (*cpu_fprintf)(f, " extf_ecx: %s\n", buf);
841 return;
842 }
843 for (def = x86_defs; def; def = def->next) {
844 snprintf(buf, sizeof (buf), def->flags ? "[%s]": "%s", def->name);
845 if (model || dump) {
846 (*cpu_fprintf)(f, "x86 %16s %-48s\n", buf, def->model_id);
847 } else {
848 (*cpu_fprintf)(f, "x86 %16s\n", buf);
849 }
850 if (dump) {
851 memcpy(buf, &def->vendor1, sizeof (def->vendor1));
852 memcpy(buf + 4, &def->vendor2, sizeof (def->vendor2));
853 memcpy(buf + 8, &def->vendor3, sizeof (def->vendor3));
854 buf[12] = '\0';
855 (*cpu_fprintf)(f,
856 " family %d model %d stepping %d level %d xlevel 0x%x"
857 " vendor \"%s\"\n",
858 def->family, def->model, def->stepping, def->level,
859 def->xlevel, buf);
860 listflags(buf, sizeof (buf), def->features, feature_name, 0);
861 (*cpu_fprintf)(f, " feature_edx %08x (%s)\n", def->features,
862 buf);
863 listflags(buf, sizeof (buf), def->ext_features, ext_feature_name,
864 0);
865 (*cpu_fprintf)(f, " feature_ecx %08x (%s)\n", def->ext_features,
866 buf);
867 listflags(buf, sizeof (buf), def->ext2_features, ext2_feature_name,
868 0);
869 (*cpu_fprintf)(f, " extfeature_edx %08x (%s)\n",
870 def->ext2_features, buf);
871 listflags(buf, sizeof (buf), def->ext3_features, ext3_feature_name,
872 0);
873 (*cpu_fprintf)(f, " extfeature_ecx %08x (%s)\n",
874 def->ext3_features, buf);
875 (*cpu_fprintf)(f, "\n");
876 }
877 }
ed2c54d4
AP		 878 if (kvm_enabled()) {
879 (*cpu_fprintf)(f, "x86 %16s\n", "[host]");
880 }
c6dc6f63
AP		 881}
882
883int cpu_x86_register (CPUX86State *env, const char *cpu_model)
884{
885 x86_def_t def1, *def = &def1;
886
db0ad1ba
JR		 887 memset(def, 0, sizeof(*def));
888
c6dc6f63
AP		 889 if (cpu_x86_find_by_name(def, cpu_model) < 0)
890 return -1;
891 if (def->vendor1) {
892 env->cpuid_vendor1 = def->vendor1;
893 env->cpuid_vendor2 = def->vendor2;
894 env->cpuid_vendor3 = def->vendor3;
895 } else {
896 env->cpuid_vendor1 = CPUID_VENDOR_INTEL_1;
897 env->cpuid_vendor2 = CPUID_VENDOR_INTEL_2;
898 env->cpuid_vendor3 = CPUID_VENDOR_INTEL_3;
899 }
900 env->cpuid_vendor_override = def->vendor_override;
901 env->cpuid_level = def->level;
ed5e1ec3 902 x86_cpuid_version_set_family(env, def->family);
b0704cbd 903 x86_cpuid_version_set_model(env, def->model);
c6dc6f63
AP		 904 env->cpuid_version |= def->stepping;
905 env->cpuid_features = def->features;
c6dc6f63
AP		 906 env->cpuid_ext_features = def->ext_features;
907 env->cpuid_ext2_features = def->ext2_features;
4d067ed7 908 env->cpuid_ext3_features = def->ext3_features;
c6dc6f63
AP		 909 env->cpuid_xlevel = def->xlevel;
910 env->cpuid_kvm_features = def->kvm_features;
296acb64 911 env->cpuid_svm_features = def->svm_features;
b3baa152
BW		 912 env->cpuid_ext4_features = def->ext4_features;
913 env->cpuid_xlevel2 = def->xlevel2;
b862d1fe 914 env->tsc_khz = def->tsc_khz;
551a2dec
AP		 915 if (!kvm_enabled()) {
916 env->cpuid_features &= TCG_FEATURES;
917 env->cpuid_ext_features &= TCG_EXT_FEATURES;
918 env->cpuid_ext2_features &= (TCG_EXT2_FEATURES
919#ifdef TARGET_X86_64
920 | CPUID_EXT2_SYSCALL | CPUID_EXT2_LM
921#endif
922 );
923 env->cpuid_ext3_features &= TCG_EXT3_FEATURES;
296acb64 924 env->cpuid_svm_features &= TCG_SVM_FEATURES;
551a2dec 925 }
c6dc6f63
AP		 926 {
927 const char *model_id = def->model_id;
928 int c, len, i;
929 if (!model_id)
930 model_id = "";
931 len = strlen(model_id);
932 for(i = 0; i < 48; i++) {
933 if (i >= len)
934 c = '\0';
935 else
936 c = (uint8_t)model_id[i];
937 env->cpuid_model[i >> 2] |= c << (8 * (i & 3));
938 }
939 }
940 return 0;
941}
942
943#if !defined(CONFIG_USER_ONLY)
944/* copy vendor id string to 32 bit register, nul pad as needed
945 */
946static void cpyid(const char *s, uint32_t *id)
947{
948 char *d = (char *)id;
949 char i;
950
951 for (i = sizeof (*id); i--; )
952 *d++ = *s ? *s++ : '\0';
953}
954
955/* interpret radix and convert from string to arbitrary scalar,
956 * otherwise flag failure
957 */
958#define setscalar(pval, str, perr) \
959{ \
960 char *pend; \
961 unsigned long ul; \
962 \
963 ul = strtoul(str, &pend, 0); \
964 *str && !*pend ? (*pval = ul) : (*perr = 1); \
965}
966
967/* map cpuid options to feature bits, otherwise return failure
968 * (option tags in *str are delimited by whitespace)
969 */
970static void setfeatures(uint32_t *pval, const char *str,
971 const char **featureset, int *perr)
972{
973 const char *p, *q;
974
975 for (q = p = str; *p || *q; q = p) {
976 while (iswhite(*p))
977 q = ++p;
978 while (*p && !iswhite(*p))
979 ++p;
980 if (!*q && !*p)
981 return;
982 if (!lookup_feature(pval, q, p, featureset)) {
983 fprintf(stderr, "error: feature \"%.*s\" not available in set\n",
984 (int)(p - q), q);
985 *perr = 1;
986 return;
987 }
988 }
989}
990
991/* map config file options to x86_def_t form
992 */
993static int cpudef_setfield(const char *name, const char *str, void *opaque)
994{
995 x86_def_t *def = opaque;
996 int err = 0;
997
998 if (!strcmp(name, "name")) {
99e1dec0 999 g_free((void *)def->name);
d3c481b3 1000 def->name = g_strdup(str);
c6dc6f63
AP		 1001 } else if (!strcmp(name, "model_id")) {
1002 strncpy(def->model_id, str, sizeof (def->model_id));
1003 } else if (!strcmp(name, "level")) {
1004 setscalar(&def->level, str, &err)
1005 } else if (!strcmp(name, "vendor")) {
1006 cpyid(&str[0], &def->vendor1);
1007 cpyid(&str[4], &def->vendor2);
1008 cpyid(&str[8], &def->vendor3);
1009 } else if (!strcmp(name, "family")) {
1010 setscalar(&def->family, str, &err)
1011 } else if (!strcmp(name, "model")) {
1012 setscalar(&def->model, str, &err)
1013 } else if (!strcmp(name, "stepping")) {
1014 setscalar(&def->stepping, str, &err)
1015 } else if (!strcmp(name, "feature_edx")) {
1016 setfeatures(&def->features, str, feature_name, &err);
1017 } else if (!strcmp(name, "feature_ecx")) {
1018 setfeatures(&def->ext_features, str, ext_feature_name, &err);
1019 } else if (!strcmp(name, "extfeature_edx")) {
1020 setfeatures(&def->ext2_features, str, ext2_feature_name, &err);
1021 } else if (!strcmp(name, "extfeature_ecx")) {
1022 setfeatures(&def->ext3_features, str, ext3_feature_name, &err);
1023 } else if (!strcmp(name, "xlevel")) {
1024 setscalar(&def->xlevel, str, &err)
1025 } else {
1026 fprintf(stderr, "error: unknown option [%s = %s]\n", name, str);
1027 return (1);
1028 }
1029 if (err) {
1030 fprintf(stderr, "error: bad option value [%s = %s]\n", name, str);
1031 return (1);
1032 }
1033 return (0);
1034}
1035
1036/* register config file entry as x86_def_t
1037 */
1038static int cpudef_register(QemuOpts *opts, void *opaque)
1039{
7267c094 1040 x86_def_t *def = g_malloc0(sizeof (x86_def_t));
c6dc6f63
AP		 1041
1042 qemu_opt_foreach(opts, cpudef_setfield, def, 1);
1043 def->next = x86_defs;
1044 x86_defs = def;
1045 return (0);
1046}
0e26b7b8
BS		 1047
1048void cpu_clear_apic_feature(CPUX86State *env)
1049{
1050 env->cpuid_features &= ~CPUID_APIC;
1051}
1052
c6dc6f63
AP		 1053#endif /* !CONFIG_USER_ONLY */
1054
1055/* register "cpudef" models defined in configuration file. Here we first
1056 * preload any built-in definitions
1057 */
1058void x86_cpudef_setup(void)
1059{
1060 int i;
1061
1062 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); ++i) {
1063 builtin_x86_defs[i].next = x86_defs;
1064 builtin_x86_defs[i].flags = 1;
1065 x86_defs = &builtin_x86_defs[i];
1066 }
1067#if !defined(CONFIG_USER_ONLY)
3329f07b 1068 qemu_opts_foreach(qemu_find_opts("cpudef"), cpudef_register, NULL, 0);
c6dc6f63
AP		 1069#endif
1070}
1071
c6dc6f63
AP		 1072static void get_cpuid_vendor(CPUX86State *env, uint32_t *ebx,
1073 uint32_t *ecx, uint32_t *edx)
1074{
1075 *ebx = env->cpuid_vendor1;
1076 *edx = env->cpuid_vendor2;
1077 *ecx = env->cpuid_vendor3;
1078
1079 /* sysenter isn't supported on compatibility mode on AMD, syscall
1080 * isn't supported in compatibility mode on Intel.
1081 * Normally we advertise the actual cpu vendor, but you can override
1082 * this if you want to use KVM's sysenter/syscall emulation
1083 * in compatibility mode and when doing cross vendor migration
1084 */
89354998 1085 if (kvm_enabled() && ! env->cpuid_vendor_override) {
c6dc6f63
AP		 1086 host_cpuid(0, 0, NULL, ebx, ecx, edx);
1087 }
1088}
1089
1090void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
1091 uint32_t *eax, uint32_t *ebx,
1092 uint32_t *ecx, uint32_t *edx)
1093{
1094 /* test if maximum index reached */
1095 if (index & 0x80000000) {
b3baa152
BW		 1096 if (index > env->cpuid_xlevel) {
1097 if (env->cpuid_xlevel2 > 0) {
1098 /* Handle the Centaur's CPUID instruction. */
1099 if (index > env->cpuid_xlevel2) {
1100 index = env->cpuid_xlevel2;
1101 } else if (index < 0xC0000000) {
1102 index = env->cpuid_xlevel;
1103 }
1104 } else {
1105 index = env->cpuid_xlevel;
1106 }
1107 }
c6dc6f63
AP		 1108 } else {
1109 if (index > env->cpuid_level)
1110 index = env->cpuid_level;
1111 }
1112
1113 switch(index) {
1114 case 0:
1115 *eax = env->cpuid_level;
1116 get_cpuid_vendor(env, ebx, ecx, edx);
1117 break;
1118 case 1:
1119 *eax = env->cpuid_version;
1120 *ebx = (env->cpuid_apic_id << 24) | 8 << 8; /* CLFLUSH size in quad words, Linux wants it. */
1121 *ecx = env->cpuid_ext_features;
1122 *edx = env->cpuid_features;
1123 if (env->nr_cores * env->nr_threads > 1) {
1124 *ebx |= (env->nr_cores * env->nr_threads) << 16;
1125 *edx |= 1 << 28; /* HTT bit */
1126 }
1127 break;
1128 case 2:
1129 /* cache info: needed for Pentium Pro compatibility */
1130 *eax = 1;
1131 *ebx = 0;
1132 *ecx = 0;
1133 *edx = 0x2c307d;
1134 break;
1135 case 4:
1136 /* cache info: needed for Core compatibility */
1137 if (env->nr_cores > 1) {
2f7a21c4 1138 *eax = (env->nr_cores - 1) << 26;
c6dc6f63 1139 } else {
2f7a21c4 1140 *eax = 0;
c6dc6f63
AP		 1141 }
1142 switch (count) {
1143 case 0: /* L1 dcache info */
1144 *eax |= 0x0000121;
1145 *ebx = 0x1c0003f;
1146 *ecx = 0x000003f;
1147 *edx = 0x0000001;
1148 break;
1149 case 1: /* L1 icache info */
1150 *eax |= 0x0000122;
1151 *ebx = 0x1c0003f;
1152 *ecx = 0x000003f;
1153 *edx = 0x0000001;
1154 break;
1155 case 2: /* L2 cache info */
1156 *eax |= 0x0000143;
1157 if (env->nr_threads > 1) {
1158 *eax |= (env->nr_threads - 1) << 14;
1159 }
1160 *ebx = 0x3c0003f;
1161 *ecx = 0x0000fff;
1162 *edx = 0x0000001;
1163 break;
1164 default: /* end of info */
1165 *eax = 0;
1166 *ebx = 0;
1167 *ecx = 0;
1168 *edx = 0;
1169 break;
1170 }
1171 break;
1172 case 5:
1173 /* mwait info: needed for Core compatibility */
1174 *eax = 0; /* Smallest monitor-line size in bytes */
1175 *ebx = 0; /* Largest monitor-line size in bytes */
1176 *ecx = CPUID_MWAIT_EMX | CPUID_MWAIT_IBE;
1177 *edx = 0;
1178 break;
1179 case 6:
1180 /* Thermal and Power Leaf */
1181 *eax = 0;
1182 *ebx = 0;
1183 *ecx = 0;
1184 *edx = 0;
1185 break;
f7911686
YW		 1186 case 7:
1187 if (kvm_enabled()) {
ba9bc59e
JK		 1188 KVMState *s = env->kvm_state;
1189
1190 *eax = kvm_arch_get_supported_cpuid(s, 0x7, count, R_EAX);
1191 *ebx = kvm_arch_get_supported_cpuid(s, 0x7, count, R_EBX);
1192 *ecx = kvm_arch_get_supported_cpuid(s, 0x7, count, R_ECX);
1193 *edx = kvm_arch_get_supported_cpuid(s, 0x7, count, R_EDX);
f7911686
YW		 1194 } else {
1195 *eax = 0;
1196 *ebx = 0;
1197 *ecx = 0;
1198 *edx = 0;
1199 }
1200 break;
c6dc6f63
AP		 1201 case 9:
1202 /* Direct Cache Access Information Leaf */
1203 *eax = 0; /* Bits 0-31 in DCA_CAP MSR */
1204 *ebx = 0;
1205 *ecx = 0;
1206 *edx = 0;
1207 break;
1208 case 0xA:
1209 /* Architectural Performance Monitoring Leaf */
a0fa8208
GN		 1210 if (kvm_enabled()) {
1211 KVMState *s = env->kvm_state;
1212
1213 *eax = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EAX);
1214 *ebx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EBX);
1215 *ecx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_ECX);
1216 *edx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EDX);
1217 } else {
1218 *eax = 0;
1219 *ebx = 0;
1220 *ecx = 0;
1221 *edx = 0;
1222 }
c6dc6f63 1223 break;
51e49430
SY		 1224 case 0xD:
1225 /* Processor Extended State */
1226 if (!(env->cpuid_ext_features & CPUID_EXT_XSAVE)) {
1227 *eax = 0;
1228 *ebx = 0;
1229 *ecx = 0;
1230 *edx = 0;
1231 break;
1232 }
1233 if (kvm_enabled()) {
ba9bc59e
JK		 1234 KVMState *s = env->kvm_state;
1235
1236 *eax = kvm_arch_get_supported_cpuid(s, 0xd, count, R_EAX);
1237 *ebx = kvm_arch_get_supported_cpuid(s, 0xd, count, R_EBX);
1238 *ecx = kvm_arch_get_supported_cpuid(s, 0xd, count, R_ECX);
1239 *edx = kvm_arch_get_supported_cpuid(s, 0xd, count, R_EDX);
51e49430
SY		 1240 } else {
1241 *eax = 0;
1242 *ebx = 0;
1243 *ecx = 0;
1244 *edx = 0;
1245 }
1246 break;
c6dc6f63
AP		 1247 case 0x80000000:
1248 *eax = env->cpuid_xlevel;
1249 *ebx = env->cpuid_vendor1;
1250 *edx = env->cpuid_vendor2;
1251 *ecx = env->cpuid_vendor3;
1252 break;
1253 case 0x80000001:
1254 *eax = env->cpuid_version;
1255 *ebx = 0;
1256 *ecx = env->cpuid_ext3_features;
1257 *edx = env->cpuid_ext2_features;
1258
1259 /* The Linux kernel checks for the CMPLegacy bit and
1260 * discards multiple thread information if it is set.
1261 * So dont set it here for Intel to make Linux guests happy.
1262 */
1263 if (env->nr_cores * env->nr_threads > 1) {
1264 uint32_t tebx, tecx, tedx;
1265 get_cpuid_vendor(env, &tebx, &tecx, &tedx);
1266 if (tebx != CPUID_VENDOR_INTEL_1 ||
1267 tedx != CPUID_VENDOR_INTEL_2 ||
1268 tecx != CPUID_VENDOR_INTEL_3) {
1269 *ecx |= 1 << 1; /* CmpLegacy bit */
1270 }
1271 }
c6dc6f63
AP		 1272 break;
1273 case 0x80000002:
1274 case 0x80000003:
1275 case 0x80000004:
1276 *eax = env->cpuid_model[(index - 0x80000002) * 4 + 0];
1277 *ebx = env->cpuid_model[(index - 0x80000002) * 4 + 1];
1278 *ecx = env->cpuid_model[(index - 0x80000002) * 4 + 2];
1279 *edx = env->cpuid_model[(index - 0x80000002) * 4 + 3];
1280 break;
1281 case 0x80000005:
1282 /* cache info (L1 cache) */
1283 *eax = 0x01ff01ff;
1284 *ebx = 0x01ff01ff;
1285 *ecx = 0x40020140;
1286 *edx = 0x40020140;
1287 break;
1288 case 0x80000006:
1289 /* cache info (L2 cache) */
1290 *eax = 0;
1291 *ebx = 0x42004200;
1292 *ecx = 0x02008140;
1293 *edx = 0;
1294 break;
1295 case 0x80000008:
1296 /* virtual & phys address size in low 2 bytes. */
1297/* XXX: This value must match the one used in the MMU code. */
1298 if (env->cpuid_ext2_features & CPUID_EXT2_LM) {
1299 /* 64 bit processor */
1300/* XXX: The physical address space is limited to 42 bits in exec.c. */
1301 *eax = 0x00003028; /* 48 bits virtual, 40 bits physical */
1302 } else {
1303 if (env->cpuid_features & CPUID_PSE36)
1304 *eax = 0x00000024; /* 36 bits physical */
1305 else
1306 *eax = 0x00000020; /* 32 bits physical */
1307 }
1308 *ebx = 0;
1309 *ecx = 0;
1310 *edx = 0;
1311 if (env->nr_cores * env->nr_threads > 1) {
1312 *ecx |= (env->nr_cores * env->nr_threads) - 1;
1313 }
1314 break;
1315 case 0x8000000A:
296acb64
JR		 1316 if (env->cpuid_ext3_features & CPUID_EXT3_SVM) {
1317 *eax = 0x00000001; /* SVM Revision */
1318 *ebx = 0x00000010; /* nr of ASIDs */
1319 *ecx = 0;
1320 *edx = env->cpuid_svm_features; /* optional features */
1321 } else {
1322 *eax = 0;
1323 *ebx = 0;
1324 *ecx = 0;
1325 *edx = 0;
1326 }
c6dc6f63 1327 break;
b3baa152
BW		 1328 case 0xC0000000:
1329 *eax = env->cpuid_xlevel2;
1330 *ebx = 0;
1331 *ecx = 0;
1332 *edx = 0;
1333 break;
1334 case 0xC0000001:
1335 /* Support for VIA CPU's CPUID instruction */
1336 *eax = env->cpuid_version;
1337 *ebx = 0;
1338 *ecx = 0;
1339 *edx = env->cpuid_ext4_features;
1340 break;
1341 case 0xC0000002:
1342 case 0xC0000003:
1343 case 0xC0000004:
1344 /* Reserved for the future, and now filled with zero */
1345 *eax = 0;
1346 *ebx = 0;
1347 *ecx = 0;
1348 *edx = 0;
1349 break;
c6dc6f63
AP		 1350 default:
1351 /* reserved values: zero */
1352 *eax = 0;
1353 *ebx = 0;
1354 *ecx = 0;
1355 *edx = 0;
1356 break;
1357 }
1358}
QEMU mirror