]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright (c) 2007-2008 Intel Corporation | |
4 | * Jesse Barnes <jesse.barnes@intel.com> | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the next | |
14 | * paragraph) shall be included in all copies or substantial portions of the | |
15 | * Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
22 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
23 | * IN THE SOFTWARE. | |
24 | */ | |
25 | #ifndef __INTEL_DRV_H__ | |
26 | #define __INTEL_DRV_H__ | |
27 | ||
28 | #include <linux/i2c.h> | |
760285e7 | 29 | #include <drm/i915_drm.h> |
80824003 | 30 | #include "i915_drv.h" |
760285e7 DH |
31 | #include <drm/drm_crtc.h> |
32 | #include <drm/drm_crtc_helper.h> | |
33 | #include <drm/drm_fb_helper.h> | |
612a9aab | 34 | #include <drm/drm_dp_helper.h> |
913d8d11 | 35 | |
1d5bfac9 DV |
36 | /** |
37 | * _wait_for - magic (register) wait macro | |
38 | * | |
39 | * Does the right thing for modeset paths when run under kdgb or similar atomic | |
40 | * contexts. Note that it's important that we check the condition again after | |
41 | * having timed out, since the timeout could be due to preemption or similar and | |
42 | * we've never had a chance to check the condition before the timeout. | |
43 | */ | |
481b6af3 | 44 | #define _wait_for(COND, MS, W) ({ \ |
1d5bfac9 | 45 | unsigned long timeout__ = jiffies + msecs_to_jiffies(MS) + 1; \ |
913d8d11 | 46 | int ret__ = 0; \ |
0206e353 | 47 | while (!(COND)) { \ |
913d8d11 | 48 | if (time_after(jiffies, timeout__)) { \ |
1d5bfac9 DV |
49 | if (!(COND)) \ |
50 | ret__ = -ETIMEDOUT; \ | |
913d8d11 CW |
51 | break; \ |
52 | } \ | |
0cc2764c BW |
53 | if (W && drm_can_sleep()) { \ |
54 | msleep(W); \ | |
55 | } else { \ | |
56 | cpu_relax(); \ | |
57 | } \ | |
913d8d11 CW |
58 | } \ |
59 | ret__; \ | |
60 | }) | |
61 | ||
481b6af3 CW |
62 | #define wait_for(COND, MS) _wait_for(COND, MS, 1) |
63 | #define wait_for_atomic(COND, MS) _wait_for(COND, MS, 0) | |
6effa33b DV |
64 | #define wait_for_atomic_us(COND, US) _wait_for((COND), \ |
65 | DIV_ROUND_UP((US), 1000), 0) | |
481b6af3 | 66 | |
021357ac CW |
67 | #define KHz(x) (1000*x) |
68 | #define MHz(x) KHz(1000*x) | |
69 | ||
79e53945 JB |
70 | /* |
71 | * Display related stuff | |
72 | */ | |
73 | ||
74 | /* store information about an Ixxx DVO */ | |
75 | /* The i830->i865 use multiple DVOs with multiple i2cs */ | |
76 | /* the i915, i945 have a single sDVO i2c bus - which is different */ | |
77 | #define MAX_OUTPUTS 6 | |
78 | /* maximum connectors per crtcs in the mode set */ | |
79 | #define INTELFB_CONN_LIMIT 4 | |
80 | ||
81 | #define INTEL_I2C_BUS_DVO 1 | |
82 | #define INTEL_I2C_BUS_SDVO 2 | |
83 | ||
84 | /* these are outputs from the chip - integrated only | |
85 | external chips are via DVO or SDVO output */ | |
86 | #define INTEL_OUTPUT_UNUSED 0 | |
87 | #define INTEL_OUTPUT_ANALOG 1 | |
88 | #define INTEL_OUTPUT_DVO 2 | |
89 | #define INTEL_OUTPUT_SDVO 3 | |
90 | #define INTEL_OUTPUT_LVDS 4 | |
91 | #define INTEL_OUTPUT_TVOUT 5 | |
7d57382e | 92 | #define INTEL_OUTPUT_HDMI 6 |
a4fc5ed6 | 93 | #define INTEL_OUTPUT_DISPLAYPORT 7 |
32f9d658 | 94 | #define INTEL_OUTPUT_EDP 8 |
00c09d70 | 95 | #define INTEL_OUTPUT_UNKNOWN 9 |
79e53945 JB |
96 | |
97 | #define INTEL_DVO_CHIP_NONE 0 | |
98 | #define INTEL_DVO_CHIP_LVDS 1 | |
99 | #define INTEL_DVO_CHIP_TMDS 2 | |
100 | #define INTEL_DVO_CHIP_TVOUT 4 | |
101 | ||
79e53945 JB |
102 | struct intel_framebuffer { |
103 | struct drm_framebuffer base; | |
05394f39 | 104 | struct drm_i915_gem_object *obj; |
79e53945 JB |
105 | }; |
106 | ||
37811fcc CW |
107 | struct intel_fbdev { |
108 | struct drm_fb_helper helper; | |
109 | struct intel_framebuffer ifb; | |
110 | struct list_head fbdev_list; | |
111 | struct drm_display_mode *our_mode; | |
112 | }; | |
79e53945 | 113 | |
21d40d37 | 114 | struct intel_encoder { |
4ef69c7a | 115 | struct drm_encoder base; |
9a935856 DV |
116 | /* |
117 | * The new crtc this encoder will be driven from. Only differs from | |
118 | * base->crtc while a modeset is in progress. | |
119 | */ | |
120 | struct intel_crtc *new_crtc; | |
121 | ||
79e53945 | 122 | int type; |
66a9278e DV |
123 | /* |
124 | * Intel hw has only one MUX where encoders could be clone, hence a | |
125 | * simple flag is enough to compute the possible_clones mask. | |
126 | */ | |
127 | bool cloneable; | |
5ab432ef | 128 | bool connectors_active; |
21d40d37 | 129 | void (*hot_plug)(struct intel_encoder *); |
7ae89233 DV |
130 | bool (*compute_config)(struct intel_encoder *, |
131 | struct intel_crtc_config *); | |
dafd226c | 132 | void (*pre_pll_enable)(struct intel_encoder *); |
bf49ec8c | 133 | void (*pre_enable)(struct intel_encoder *); |
ef9c3aee | 134 | void (*enable)(struct intel_encoder *); |
6cc5f341 | 135 | void (*mode_set)(struct intel_encoder *intel_encoder); |
ef9c3aee | 136 | void (*disable)(struct intel_encoder *); |
bf49ec8c | 137 | void (*post_disable)(struct intel_encoder *); |
f0947c37 DV |
138 | /* Read out the current hw state of this connector, returning true if |
139 | * the encoder is active. If the encoder is enabled it also set the pipe | |
140 | * it is connected to in the pipe parameter. */ | |
141 | bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe); | |
045ac3b5 | 142 | /* Reconstructs the equivalent mode flags for the current hardware |
fdafa9e2 | 143 | * state. This must be called _after_ display->get_pipe_config has |
63000ef6 XZ |
144 | * pre-filled the pipe config. Note that intel_encoder->base.crtc must |
145 | * be set correctly before calling this function. */ | |
045ac3b5 JB |
146 | void (*get_config)(struct intel_encoder *, |
147 | struct intel_crtc_config *pipe_config); | |
f8aed700 | 148 | int crtc_mask; |
1d843f9d | 149 | enum hpd_pin hpd_pin; |
79e53945 JB |
150 | }; |
151 | ||
1d508706 | 152 | struct intel_panel { |
dd06f90e | 153 | struct drm_display_mode *fixed_mode; |
4d891523 | 154 | int fitting_mode; |
1d508706 JN |
155 | }; |
156 | ||
5daa55eb ZW |
157 | struct intel_connector { |
158 | struct drm_connector base; | |
9a935856 DV |
159 | /* |
160 | * The fixed encoder this connector is connected to. | |
161 | */ | |
df0e9248 | 162 | struct intel_encoder *encoder; |
9a935856 DV |
163 | |
164 | /* | |
165 | * The new encoder this connector will be driven. Only differs from | |
166 | * encoder while a modeset is in progress. | |
167 | */ | |
168 | struct intel_encoder *new_encoder; | |
169 | ||
f0947c37 DV |
170 | /* Reads out the current hw, returning true if the connector is enabled |
171 | * and active (i.e. dpms ON state). */ | |
172 | bool (*get_hw_state)(struct intel_connector *); | |
1d508706 JN |
173 | |
174 | /* Panel info for eDP and LVDS */ | |
175 | struct intel_panel panel; | |
9cd300e0 JN |
176 | |
177 | /* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */ | |
178 | struct edid *edid; | |
821450c6 EE |
179 | |
180 | /* since POLL and HPD connectors may use the same HPD line keep the native | |
181 | state of connector->polled in case hotplug storm detection changes it */ | |
182 | u8 polled; | |
5daa55eb ZW |
183 | }; |
184 | ||
80ad9206 VS |
185 | typedef struct dpll { |
186 | /* given values */ | |
187 | int n; | |
188 | int m1, m2; | |
189 | int p1, p2; | |
190 | /* derived values */ | |
191 | int dot; | |
192 | int vco; | |
193 | int m; | |
194 | int p; | |
195 | } intel_clock_t; | |
196 | ||
b8cecdf5 | 197 | struct intel_crtc_config { |
bb760063 DV |
198 | /** |
199 | * quirks - bitfield with hw state readout quirks | |
200 | * | |
201 | * For various reasons the hw state readout code might not be able to | |
202 | * completely faithfully read out the current state. These cases are | |
203 | * tracked with quirk flags so that fastboot and state checker can act | |
204 | * accordingly. | |
205 | */ | |
206 | #define PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS (1<<0) /* unreliable sync mode.flags */ | |
207 | unsigned long quirks; | |
208 | ||
b8cecdf5 DV |
209 | struct drm_display_mode requested_mode; |
210 | struct drm_display_mode adjusted_mode; | |
5bfe2ac0 DV |
211 | /* Whether to set up the PCH/FDI. Note that we never allow sharing |
212 | * between pch encoders and cpu encoders. */ | |
213 | bool has_pch_encoder; | |
50f3b016 | 214 | |
3b117c8f DV |
215 | /* CPU Transcoder for the pipe. Currently this can only differ from the |
216 | * pipe on Haswell (where we have a special eDP transcoder). */ | |
217 | enum transcoder cpu_transcoder; | |
218 | ||
50f3b016 DV |
219 | /* |
220 | * Use reduced/limited/broadcast rbg range, compressing from the full | |
221 | * range fed into the crtcs. | |
222 | */ | |
223 | bool limited_color_range; | |
224 | ||
03afc4a2 DV |
225 | /* DP has a bunch of special case unfortunately, so mark the pipe |
226 | * accordingly. */ | |
227 | bool has_dp_encoder; | |
d8b32247 DV |
228 | |
229 | /* | |
230 | * Enable dithering, used when the selected pipe bpp doesn't match the | |
231 | * plane bpp. | |
232 | */ | |
965e0c48 | 233 | bool dither; |
f47709a9 DV |
234 | |
235 | /* Controls for the clock computation, to override various stages. */ | |
236 | bool clock_set; | |
237 | ||
09ede541 DV |
238 | /* SDVO TV has a bunch of special case. To make multifunction encoders |
239 | * work correctly, we need to track this at runtime.*/ | |
240 | bool sdvo_tv_clock; | |
241 | ||
e29c22c0 DV |
242 | /* |
243 | * crtc bandwidth limit, don't increase pipe bpp or clock if not really | |
244 | * required. This is set in the 2nd loop of calling encoder's | |
245 | * ->compute_config if the first pick doesn't work out. | |
246 | */ | |
247 | bool bw_constrained; | |
248 | ||
f47709a9 DV |
249 | /* Settings for the intel dpll used on pretty much everything but |
250 | * haswell. */ | |
80ad9206 | 251 | struct dpll dpll; |
f47709a9 | 252 | |
a43f6e0f DV |
253 | /* Selected dpll when shared or DPLL_ID_PRIVATE. */ |
254 | enum intel_dpll_id shared_dpll; | |
255 | ||
66e985c0 DV |
256 | /* Actual register state of the dpll, for shared dpll cross-checking. */ |
257 | struct intel_dpll_hw_state dpll_hw_state; | |
258 | ||
965e0c48 | 259 | int pipe_bpp; |
6cf86a5e | 260 | struct intel_link_m_n dp_m_n; |
ff9a6750 DV |
261 | |
262 | /* | |
263 | * Frequence the dpll for the port should run at. Differs from the | |
264 | * adjusted dotclock e.g. for DP or 12bpc hdmi mode. | |
df92b1e6 | 265 | */ |
ff9a6750 DV |
266 | int port_clock; |
267 | ||
6cc5f341 DV |
268 | /* Used by SDVO (and if we ever fix it, HDMI). */ |
269 | unsigned pixel_multiplier; | |
2dd24552 JB |
270 | |
271 | /* Panel fitter controls for gen2-gen4 + VLV */ | |
b074cec8 JB |
272 | struct { |
273 | u32 control; | |
274 | u32 pgm_ratios; | |
68fc8742 | 275 | u32 lvds_border_bits; |
b074cec8 JB |
276 | } gmch_pfit; |
277 | ||
278 | /* Panel fitter placement and size for Ironlake+ */ | |
279 | struct { | |
280 | u32 pos; | |
281 | u32 size; | |
282 | } pch_pfit; | |
33d29b14 | 283 | |
ca3a0ff8 | 284 | /* FDI configuration, only valid if has_pch_encoder is set. */ |
33d29b14 | 285 | int fdi_lanes; |
ca3a0ff8 | 286 | struct intel_link_m_n fdi_m_n; |
42db64ef PZ |
287 | |
288 | bool ips_enabled; | |
b8cecdf5 DV |
289 | }; |
290 | ||
79e53945 JB |
291 | struct intel_crtc { |
292 | struct drm_crtc base; | |
80824003 JB |
293 | enum pipe pipe; |
294 | enum plane plane; | |
79e53945 | 295 | u8 lut_r[256], lut_g[256], lut_b[256]; |
08a48469 DV |
296 | /* |
297 | * Whether the crtc and the connected output pipeline is active. Implies | |
298 | * that crtc->enabled is set, i.e. the current mode configuration has | |
299 | * some outputs connected to this crtc. | |
08a48469 DV |
300 | */ |
301 | bool active; | |
7b9f35a6 | 302 | bool eld_vld; |
93314b5b | 303 | bool primary_disabled; /* is the crtc obscured by a plane? */ |
652c393a | 304 | bool lowfreq_avail; |
02e792fb | 305 | struct intel_overlay *overlay; |
6b95a207 | 306 | struct intel_unpin_work *unpin_work; |
cda4b7d3 | 307 | |
b4a98e57 CW |
308 | atomic_t unpin_work_count; |
309 | ||
e506a0c6 DV |
310 | /* Display surface base address adjustement for pageflips. Note that on |
311 | * gen4+ this only adjusts up to a tile, offsets within a tile are | |
312 | * handled in the hw itself (with the TILEOFF register). */ | |
313 | unsigned long dspaddr_offset; | |
314 | ||
05394f39 | 315 | struct drm_i915_gem_object *cursor_bo; |
cda4b7d3 CW |
316 | uint32_t cursor_addr; |
317 | int16_t cursor_x, cursor_y; | |
318 | int16_t cursor_width, cursor_height; | |
6b383a7f | 319 | bool cursor_visible; |
4b645f14 | 320 | |
b8cecdf5 DV |
321 | struct intel_crtc_config config; |
322 | ||
6441ab5f | 323 | uint32_t ddi_pll_sel; |
10d83730 VS |
324 | |
325 | /* reset counter value when the last flip was submitted */ | |
326 | unsigned int reset_counter; | |
8664281b PZ |
327 | |
328 | /* Access to these should be protected by dev_priv->irq_lock. */ | |
329 | bool cpu_fifo_underrun_disabled; | |
330 | bool pch_fifo_underrun_disabled; | |
79e53945 JB |
331 | }; |
332 | ||
b840d907 JB |
333 | struct intel_plane { |
334 | struct drm_plane base; | |
7f1f3851 | 335 | int plane; |
b840d907 JB |
336 | enum pipe pipe; |
337 | struct drm_i915_gem_object *obj; | |
2d354c34 | 338 | bool can_scale; |
b840d907 JB |
339 | int max_downscale; |
340 | u32 lut_r[1024], lut_g[1024], lut_b[1024]; | |
5e1bac2f JB |
341 | int crtc_x, crtc_y; |
342 | unsigned int crtc_w, crtc_h; | |
343 | uint32_t src_x, src_y; | |
344 | uint32_t src_w, src_h; | |
526682e9 PZ |
345 | |
346 | /* Since we need to change the watermarks before/after | |
347 | * enabling/disabling the planes, we need to store the parameters here | |
348 | * as the other pieces of the struct may not reflect the values we want | |
349 | * for the watermark calculations. Currently only Haswell uses this. | |
350 | */ | |
351 | struct { | |
bdd57d03 VS |
352 | bool enabled; |
353 | bool scaled; | |
526682e9 PZ |
354 | uint8_t bytes_per_pixel; |
355 | uint32_t horiz_pixels; | |
356 | } wm; | |
357 | ||
b840d907 JB |
358 | void (*update_plane)(struct drm_plane *plane, |
359 | struct drm_framebuffer *fb, | |
360 | struct drm_i915_gem_object *obj, | |
361 | int crtc_x, int crtc_y, | |
362 | unsigned int crtc_w, unsigned int crtc_h, | |
363 | uint32_t x, uint32_t y, | |
364 | uint32_t src_w, uint32_t src_h); | |
365 | void (*disable_plane)(struct drm_plane *plane); | |
8ea30864 JB |
366 | int (*update_colorkey)(struct drm_plane *plane, |
367 | struct drm_intel_sprite_colorkey *key); | |
368 | void (*get_colorkey)(struct drm_plane *plane, | |
369 | struct drm_intel_sprite_colorkey *key); | |
b840d907 JB |
370 | }; |
371 | ||
b445e3b0 ED |
372 | struct intel_watermark_params { |
373 | unsigned long fifo_size; | |
374 | unsigned long max_wm; | |
375 | unsigned long default_wm; | |
376 | unsigned long guard_size; | |
377 | unsigned long cacheline_size; | |
378 | }; | |
379 | ||
380 | struct cxsr_latency { | |
381 | int is_desktop; | |
382 | int is_ddr3; | |
383 | unsigned long fsb_freq; | |
384 | unsigned long mem_freq; | |
385 | unsigned long display_sr; | |
386 | unsigned long display_hpll_disable; | |
387 | unsigned long cursor_sr; | |
388 | unsigned long cursor_hpll_disable; | |
389 | }; | |
390 | ||
79e53945 | 391 | #define to_intel_crtc(x) container_of(x, struct intel_crtc, base) |
5daa55eb | 392 | #define to_intel_connector(x) container_of(x, struct intel_connector, base) |
4ef69c7a | 393 | #define to_intel_encoder(x) container_of(x, struct intel_encoder, base) |
79e53945 | 394 | #define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base) |
b840d907 | 395 | #define to_intel_plane(x) container_of(x, struct intel_plane, base) |
79e53945 | 396 | |
45187ace JB |
397 | #define DIP_HEADER_SIZE 5 |
398 | ||
3c17fe4b DH |
399 | #define DIP_TYPE_AVI 0x82 |
400 | #define DIP_VERSION_AVI 0x2 | |
401 | #define DIP_LEN_AVI 13 | |
c846b619 PZ |
402 | #define DIP_AVI_PR_1 0 |
403 | #define DIP_AVI_PR_2 1 | |
abedc077 VS |
404 | #define DIP_AVI_RGB_QUANT_RANGE_DEFAULT (0 << 2) |
405 | #define DIP_AVI_RGB_QUANT_RANGE_LIMITED (1 << 2) | |
406 | #define DIP_AVI_RGB_QUANT_RANGE_FULL (2 << 2) | |
3c17fe4b | 407 | |
26005210 | 408 | #define DIP_TYPE_SPD 0x83 |
c0864cb3 JB |
409 | #define DIP_VERSION_SPD 0x1 |
410 | #define DIP_LEN_SPD 25 | |
411 | #define DIP_SPD_UNKNOWN 0 | |
412 | #define DIP_SPD_DSTB 0x1 | |
413 | #define DIP_SPD_DVDP 0x2 | |
414 | #define DIP_SPD_DVHS 0x3 | |
415 | #define DIP_SPD_HDDVR 0x4 | |
416 | #define DIP_SPD_DVC 0x5 | |
417 | #define DIP_SPD_DSC 0x6 | |
418 | #define DIP_SPD_VCD 0x7 | |
419 | #define DIP_SPD_GAME 0x8 | |
420 | #define DIP_SPD_PC 0x9 | |
421 | #define DIP_SPD_BD 0xa | |
422 | #define DIP_SPD_SCD 0xb | |
423 | ||
3c17fe4b DH |
424 | struct dip_infoframe { |
425 | uint8_t type; /* HB0 */ | |
426 | uint8_t ver; /* HB1 */ | |
427 | uint8_t len; /* HB2 - body len, not including checksum */ | |
428 | uint8_t ecc; /* Header ECC */ | |
429 | uint8_t checksum; /* PB0 */ | |
430 | union { | |
431 | struct { | |
432 | /* PB1 - Y 6:5, A 4:4, B 3:2, S 1:0 */ | |
433 | uint8_t Y_A_B_S; | |
434 | /* PB2 - C 7:6, M 5:4, R 3:0 */ | |
435 | uint8_t C_M_R; | |
436 | /* PB3 - ITC 7:7, EC 6:4, Q 3:2, SC 1:0 */ | |
437 | uint8_t ITC_EC_Q_SC; | |
438 | /* PB4 - VIC 6:0 */ | |
439 | uint8_t VIC; | |
0aa534df PZ |
440 | /* PB5 - YQ 7:6, CN 5:4, PR 3:0 */ |
441 | uint8_t YQ_CN_PR; | |
3c17fe4b DH |
442 | /* PB6 to PB13 */ |
443 | uint16_t top_bar_end; | |
444 | uint16_t bottom_bar_start; | |
445 | uint16_t left_bar_end; | |
446 | uint16_t right_bar_start; | |
81014b9d | 447 | } __attribute__ ((packed)) avi; |
c0864cb3 JB |
448 | struct { |
449 | uint8_t vn[8]; | |
450 | uint8_t pd[16]; | |
451 | uint8_t sdi; | |
81014b9d | 452 | } __attribute__ ((packed)) spd; |
3c17fe4b DH |
453 | uint8_t payload[27]; |
454 | } __attribute__ ((packed)) body; | |
455 | } __attribute__((packed)); | |
456 | ||
f5bbfca3 | 457 | struct intel_hdmi { |
b242b7f7 | 458 | u32 hdmi_reg; |
f5bbfca3 | 459 | int ddc_bus; |
f5bbfca3 | 460 | uint32_t color_range; |
55bc60db | 461 | bool color_range_auto; |
f5bbfca3 ED |
462 | bool has_hdmi_sink; |
463 | bool has_audio; | |
464 | enum hdmi_force_audio force_audio; | |
abedc077 | 465 | bool rgb_quant_range_selectable; |
f5bbfca3 ED |
466 | void (*write_infoframe)(struct drm_encoder *encoder, |
467 | struct dip_infoframe *frame); | |
687f4d06 PZ |
468 | void (*set_infoframes)(struct drm_encoder *encoder, |
469 | struct drm_display_mode *adjusted_mode); | |
f5bbfca3 ED |
470 | }; |
471 | ||
b091cd92 | 472 | #define DP_MAX_DOWNSTREAM_PORTS 0x10 |
54d63ca6 SK |
473 | #define DP_LINK_CONFIGURATION_SIZE 9 |
474 | ||
475 | struct intel_dp { | |
54d63ca6 | 476 | uint32_t output_reg; |
9ed35ab1 | 477 | uint32_t aux_ch_ctl_reg; |
54d63ca6 SK |
478 | uint32_t DP; |
479 | uint8_t link_configuration[DP_LINK_CONFIGURATION_SIZE]; | |
480 | bool has_audio; | |
481 | enum hdmi_force_audio force_audio; | |
482 | uint32_t color_range; | |
55bc60db | 483 | bool color_range_auto; |
54d63ca6 SK |
484 | uint8_t link_bw; |
485 | uint8_t lane_count; | |
486 | uint8_t dpcd[DP_RECEIVER_CAP_SIZE]; | |
2293bb5c | 487 | uint8_t psr_dpcd[EDP_PSR_RECEIVER_CAP_SIZE]; |
b091cd92 | 488 | uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS]; |
54d63ca6 SK |
489 | struct i2c_adapter adapter; |
490 | struct i2c_algo_dp_aux_data algo; | |
54d63ca6 SK |
491 | uint8_t train_set[4]; |
492 | int panel_power_up_delay; | |
493 | int panel_power_down_delay; | |
494 | int panel_power_cycle_delay; | |
495 | int backlight_on_delay; | |
496 | int backlight_off_delay; | |
54d63ca6 SK |
497 | struct delayed_work panel_vdd_work; |
498 | bool want_panel_vdd; | |
2b28bb1b | 499 | bool psr_setup_done; |
dd06f90e | 500 | struct intel_connector *attached_connector; |
54d63ca6 SK |
501 | }; |
502 | ||
da63a9f2 PZ |
503 | struct intel_digital_port { |
504 | struct intel_encoder base; | |
174edf1f | 505 | enum port port; |
bcf53de4 | 506 | u32 saved_port_bits; |
da63a9f2 PZ |
507 | struct intel_dp dp; |
508 | struct intel_hdmi hdmi; | |
509 | }; | |
510 | ||
89b667f8 JB |
511 | static inline int |
512 | vlv_dport_to_channel(struct intel_digital_port *dport) | |
513 | { | |
514 | switch (dport->port) { | |
515 | case PORT_B: | |
516 | return 0; | |
517 | case PORT_C: | |
518 | return 1; | |
519 | default: | |
520 | BUG(); | |
521 | } | |
522 | } | |
523 | ||
f875c15a CW |
524 | static inline struct drm_crtc * |
525 | intel_get_crtc_for_pipe(struct drm_device *dev, int pipe) | |
526 | { | |
527 | struct drm_i915_private *dev_priv = dev->dev_private; | |
528 | return dev_priv->pipe_to_crtc_mapping[pipe]; | |
529 | } | |
530 | ||
417ae147 CW |
531 | static inline struct drm_crtc * |
532 | intel_get_crtc_for_plane(struct drm_device *dev, int plane) | |
533 | { | |
534 | struct drm_i915_private *dev_priv = dev->dev_private; | |
535 | return dev_priv->plane_to_crtc_mapping[plane]; | |
536 | } | |
537 | ||
4e5359cd SF |
538 | struct intel_unpin_work { |
539 | struct work_struct work; | |
b4a98e57 | 540 | struct drm_crtc *crtc; |
05394f39 CW |
541 | struct drm_i915_gem_object *old_fb_obj; |
542 | struct drm_i915_gem_object *pending_flip_obj; | |
4e5359cd | 543 | struct drm_pending_vblank_event *event; |
e7d841ca CW |
544 | atomic_t pending; |
545 | #define INTEL_FLIP_INACTIVE 0 | |
546 | #define INTEL_FLIP_PENDING 1 | |
547 | #define INTEL_FLIP_COMPLETE 2 | |
4e5359cd SF |
548 | bool enable_stall_check; |
549 | }; | |
550 | ||
d2acd215 DV |
551 | int intel_pch_rawclk(struct drm_device *dev); |
552 | ||
4eab8136 JN |
553 | int intel_connector_update_modes(struct drm_connector *connector, |
554 | struct edid *edid); | |
335af9a2 | 555 | int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter); |
f0217c42 | 556 | |
3f43c48d | 557 | extern void intel_attach_force_audio_property(struct drm_connector *connector); |
e953fd7b CW |
558 | extern void intel_attach_broadcast_rgb_property(struct drm_connector *connector); |
559 | ||
8664281b | 560 | extern bool intel_pipe_has_type(struct drm_crtc *crtc, int type); |
79e53945 | 561 | extern void intel_crt_init(struct drm_device *dev); |
08d644ad | 562 | extern void intel_hdmi_init(struct drm_device *dev, |
b242b7f7 | 563 | int hdmi_reg, enum port port); |
00c09d70 PZ |
564 | extern void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, |
565 | struct intel_connector *intel_connector); | |
f5bbfca3 | 566 | extern struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder); |
5bfe2ac0 DV |
567 | extern bool intel_hdmi_compute_config(struct intel_encoder *encoder, |
568 | struct intel_crtc_config *pipe_config); | |
f5bbfca3 | 569 | extern void intel_dip_infoframe_csum(struct dip_infoframe *avi_if); |
eef4eacb DV |
570 | extern bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, |
571 | bool is_sdvob); | |
79e53945 JB |
572 | extern void intel_dvo_init(struct drm_device *dev); |
573 | extern void intel_tv_init(struct drm_device *dev); | |
f047e395 | 574 | extern void intel_mark_busy(struct drm_device *dev); |
c65355bb CW |
575 | extern void intel_mark_fb_busy(struct drm_i915_gem_object *obj, |
576 | struct intel_ring_buffer *ring); | |
725a5b54 | 577 | extern void intel_mark_idle(struct drm_device *dev); |
c9093354 | 578 | extern void intel_lvds_init(struct drm_device *dev); |
1974cad0 | 579 | extern bool intel_is_dual_link_lvds(struct drm_device *dev); |
ab9d7c30 PZ |
580 | extern void intel_dp_init(struct drm_device *dev, int output_reg, |
581 | enum port port); | |
16c25533 | 582 | extern bool intel_dp_init_connector(struct intel_digital_port *intel_dig_port, |
00c09d70 | 583 | struct intel_connector *intel_connector); |
247d89f6 | 584 | extern void intel_dp_init_link_config(struct intel_dp *intel_dp); |
c19b0669 PZ |
585 | extern void intel_dp_start_link_train(struct intel_dp *intel_dp); |
586 | extern void intel_dp_complete_link_train(struct intel_dp *intel_dp); | |
3ab9c637 | 587 | extern void intel_dp_stop_link_train(struct intel_dp *intel_dp); |
c19b0669 | 588 | extern void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode); |
00c09d70 PZ |
589 | extern void intel_dp_encoder_destroy(struct drm_encoder *encoder); |
590 | extern void intel_dp_check_link_status(struct intel_dp *intel_dp); | |
5bfe2ac0 DV |
591 | extern bool intel_dp_compute_config(struct intel_encoder *encoder, |
592 | struct intel_crtc_config *pipe_config); | |
cb0953d7 | 593 | extern bool intel_dpd_is_edp(struct drm_device *dev); |
d6c50ff8 PZ |
594 | extern void ironlake_edp_backlight_on(struct intel_dp *intel_dp); |
595 | extern void ironlake_edp_backlight_off(struct intel_dp *intel_dp); | |
82a4d9c0 PZ |
596 | extern void ironlake_edp_panel_on(struct intel_dp *intel_dp); |
597 | extern void ironlake_edp_panel_off(struct intel_dp *intel_dp); | |
598 | extern void ironlake_edp_panel_vdd_on(struct intel_dp *intel_dp); | |
599 | extern void ironlake_edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync); | |
7f1f3851 | 600 | extern int intel_plane_init(struct drm_device *dev, enum pipe pipe, int plane); |
6f1d69b0 ED |
601 | extern void intel_flush_display_plane(struct drm_i915_private *dev_priv, |
602 | enum plane plane); | |
32f9d658 | 603 | |
a9573556 | 604 | /* intel_panel.c */ |
dd06f90e JN |
605 | extern int intel_panel_init(struct intel_panel *panel, |
606 | struct drm_display_mode *fixed_mode); | |
1d508706 JN |
607 | extern void intel_panel_fini(struct intel_panel *panel); |
608 | ||
1d8e1c75 CW |
609 | extern void intel_fixed_panel_mode(struct drm_display_mode *fixed_mode, |
610 | struct drm_display_mode *adjusted_mode); | |
b074cec8 JB |
611 | extern void intel_pch_panel_fitting(struct intel_crtc *crtc, |
612 | struct intel_crtc_config *pipe_config, | |
613 | int fitting_mode); | |
2dd24552 JB |
614 | extern void intel_gmch_panel_fitting(struct intel_crtc *crtc, |
615 | struct intel_crtc_config *pipe_config, | |
616 | int fitting_mode); | |
d6540632 JN |
617 | extern void intel_panel_set_backlight(struct drm_device *dev, |
618 | u32 level, u32 max); | |
0657b6b1 | 619 | extern int intel_panel_setup_backlight(struct drm_connector *connector); |
24ded204 DV |
620 | extern void intel_panel_enable_backlight(struct drm_device *dev, |
621 | enum pipe pipe); | |
47356eb6 | 622 | extern void intel_panel_disable_backlight(struct drm_device *dev); |
aaa6fd2a | 623 | extern void intel_panel_destroy_backlight(struct drm_device *dev); |
fe16d949 | 624 | extern enum drm_connector_status intel_panel_detect(struct drm_device *dev); |
1d8e1c75 | 625 | |
d9e55608 | 626 | struct intel_set_config { |
1aa4b628 DV |
627 | struct drm_encoder **save_connector_encoders; |
628 | struct drm_crtc **save_encoder_crtcs; | |
5e2b584e DV |
629 | |
630 | bool fb_changed; | |
631 | bool mode_changed; | |
d9e55608 DV |
632 | }; |
633 | ||
c0c36b94 CW |
634 | extern int intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode, |
635 | int x, int y, struct drm_framebuffer *old_fb); | |
a261b246 | 636 | extern void intel_modeset_disable(struct drm_device *dev); |
c0c36b94 | 637 | extern void intel_crtc_restore_mode(struct drm_crtc *crtc); |
79e53945 | 638 | extern void intel_crtc_load_lut(struct drm_crtc *crtc); |
b2cabb0e | 639 | extern void intel_crtc_update_dpms(struct drm_crtc *crtc); |
ea5b213a | 640 | extern void intel_encoder_destroy(struct drm_encoder *encoder); |
5ab432ef DV |
641 | extern void intel_encoder_dpms(struct intel_encoder *encoder, int mode); |
642 | extern void intel_connector_dpms(struct drm_connector *, int mode); | |
f0947c37 | 643 | extern bool intel_connector_get_hw_state(struct intel_connector *connector); |
b980514c | 644 | extern void intel_modeset_check_state(struct drm_device *dev); |
5e1bac2f | 645 | extern void intel_plane_restore(struct drm_plane *plane); |
bb53d4ae | 646 | extern void intel_plane_disable(struct drm_plane *plane); |
b980514c | 647 | |
79e53945 | 648 | |
df0e9248 CW |
649 | static inline struct intel_encoder *intel_attached_encoder(struct drm_connector *connector) |
650 | { | |
651 | return to_intel_connector(connector)->encoder; | |
652 | } | |
653 | ||
da63a9f2 PZ |
654 | static inline struct intel_digital_port * |
655 | enc_to_dig_port(struct drm_encoder *encoder) | |
656 | { | |
657 | return container_of(encoder, struct intel_digital_port, base.base); | |
9ff8c9ba ID |
658 | } |
659 | ||
660 | static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder) | |
661 | { | |
662 | return &enc_to_dig_port(encoder)->dp; | |
da63a9f2 PZ |
663 | } |
664 | ||
665 | static inline struct intel_digital_port * | |
666 | dp_to_dig_port(struct intel_dp *intel_dp) | |
667 | { | |
668 | return container_of(intel_dp, struct intel_digital_port, dp); | |
669 | } | |
670 | ||
671 | static inline struct intel_digital_port * | |
672 | hdmi_to_dig_port(struct intel_hdmi *intel_hdmi) | |
673 | { | |
674 | return container_of(intel_hdmi, struct intel_digital_port, hdmi); | |
7739c33b PZ |
675 | } |
676 | ||
b0ea7d37 DL |
677 | bool ibx_digital_port_connected(struct drm_i915_private *dev_priv, |
678 | struct intel_digital_port *port); | |
679 | ||
df0e9248 CW |
680 | extern void intel_connector_attach_encoder(struct intel_connector *connector, |
681 | struct intel_encoder *encoder); | |
682 | extern struct drm_encoder *intel_best_encoder(struct drm_connector *connector); | |
79e53945 JB |
683 | |
684 | extern struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
685 | struct drm_crtc *crtc); | |
08d7b3d1 CW |
686 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
687 | struct drm_file *file_priv); | |
a5c961d1 PZ |
688 | extern enum transcoder |
689 | intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, | |
690 | enum pipe pipe); | |
9d0498a2 | 691 | extern void intel_wait_for_vblank(struct drm_device *dev, int pipe); |
58e10eb9 | 692 | extern void intel_wait_for_pipe_off(struct drm_device *dev, int pipe); |
d4b1931c | 693 | extern int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp); |
89b667f8 | 694 | extern void vlv_wait_port_ready(struct drm_i915_private *dev_priv, int port); |
8261b191 CW |
695 | |
696 | struct intel_load_detect_pipe { | |
d2dff872 | 697 | struct drm_framebuffer *release_fb; |
8261b191 CW |
698 | bool load_detect_temp; |
699 | int dpms_mode; | |
700 | }; | |
d2434ab7 | 701 | extern bool intel_get_load_detect_pipe(struct drm_connector *connector, |
7173188d | 702 | struct drm_display_mode *mode, |
8261b191 | 703 | struct intel_load_detect_pipe *old); |
d2434ab7 | 704 | extern void intel_release_load_detect_pipe(struct drm_connector *connector, |
8261b191 | 705 | struct intel_load_detect_pipe *old); |
79e53945 | 706 | |
79e53945 JB |
707 | extern void intelfb_restore(void); |
708 | extern void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green, | |
709 | u16 blue, int regno); | |
b8c00ac5 DA |
710 | extern void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green, |
711 | u16 *blue, int regno); | |
0cdab21f | 712 | extern void intel_enable_clock_gating(struct drm_device *dev); |
79e53945 | 713 | |
127bd2ac | 714 | extern int intel_pin_and_fence_fb_obj(struct drm_device *dev, |
05394f39 | 715 | struct drm_i915_gem_object *obj, |
919926ae | 716 | struct intel_ring_buffer *pipelined); |
1690e1eb | 717 | extern void intel_unpin_fb_obj(struct drm_i915_gem_object *obj); |
127bd2ac | 718 | |
38651674 DA |
719 | extern int intel_framebuffer_init(struct drm_device *dev, |
720 | struct intel_framebuffer *ifb, | |
308e5bcb | 721 | struct drm_mode_fb_cmd2 *mode_cmd, |
05394f39 | 722 | struct drm_i915_gem_object *obj); |
ddfe1567 | 723 | extern void intel_framebuffer_fini(struct intel_framebuffer *fb); |
38651674 | 724 | extern int intel_fbdev_init(struct drm_device *dev); |
20afbda2 | 725 | extern void intel_fbdev_initial_config(struct drm_device *dev); |
38651674 | 726 | extern void intel_fbdev_fini(struct drm_device *dev); |
3fa016a0 | 727 | extern void intel_fbdev_set_suspend(struct drm_device *dev, int state); |
6b95a207 KH |
728 | extern void intel_prepare_page_flip(struct drm_device *dev, int plane); |
729 | extern void intel_finish_page_flip(struct drm_device *dev, int pipe); | |
1afe3e9d | 730 | extern void intel_finish_page_flip_plane(struct drm_device *dev, int plane); |
6b95a207 | 731 | |
02e792fb DV |
732 | extern void intel_setup_overlay(struct drm_device *dev); |
733 | extern void intel_cleanup_overlay(struct drm_device *dev); | |
ce453d81 | 734 | extern int intel_overlay_switch_off(struct intel_overlay *overlay); |
02e792fb DV |
735 | extern int intel_overlay_put_image(struct drm_device *dev, void *data, |
736 | struct drm_file *file_priv); | |
737 | extern int intel_overlay_attrs(struct drm_device *dev, void *data, | |
738 | struct drm_file *file_priv); | |
4abe3520 | 739 | |
eb1f8e4f | 740 | extern void intel_fb_output_poll_changed(struct drm_device *dev); |
e8e7a2b8 | 741 | extern void intel_fb_restore_mode(struct drm_device *dev); |
645c62a5 | 742 | |
55607e8a DV |
743 | struct intel_shared_dpll * |
744 | intel_crtc_to_shared_dpll(struct intel_crtc *crtc); | |
745 | ||
746 | void assert_shared_dpll(struct drm_i915_private *dev_priv, | |
747 | struct intel_shared_dpll *pll, | |
748 | bool state); | |
749 | #define assert_shared_dpll_enabled(d, p) assert_shared_dpll(d, p, true) | |
750 | #define assert_shared_dpll_disabled(d, p) assert_shared_dpll(d, p, false) | |
751 | void assert_pll(struct drm_i915_private *dev_priv, | |
752 | enum pipe pipe, bool state); | |
753 | #define assert_pll_enabled(d, p) assert_pll(d, p, true) | |
754 | #define assert_pll_disabled(d, p) assert_pll(d, p, false) | |
755 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, | |
756 | enum pipe pipe, bool state); | |
757 | #define assert_fdi_rx_pll_enabled(d, p) assert_fdi_rx_pll(d, p, true) | |
758 | #define assert_fdi_rx_pll_disabled(d, p) assert_fdi_rx_pll(d, p, false) | |
b840d907 JB |
759 | extern void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, |
760 | bool state); | |
761 | #define assert_pipe_enabled(d, p) assert_pipe(d, p, true) | |
762 | #define assert_pipe_disabled(d, p) assert_pipe(d, p, false) | |
763 | ||
645c62a5 | 764 | extern void intel_init_clock_gating(struct drm_device *dev); |
7d708ee4 | 765 | extern void intel_suspend_hw(struct drm_device *dev); |
e0dac65e WF |
766 | extern void intel_write_eld(struct drm_encoder *encoder, |
767 | struct drm_display_mode *mode); | |
45244b87 | 768 | extern void intel_prepare_ddi(struct drm_device *dev); |
c82e4d26 | 769 | extern void hsw_fdi_link_train(struct drm_crtc *crtc); |
0e72a5b5 | 770 | extern void intel_ddi_init(struct drm_device *dev, enum port port); |
d4270e57 | 771 | |
b840d907 | 772 | /* For use by IVB LP watermark workaround in intel_sprite.c */ |
f681fa23 | 773 | extern void intel_update_watermarks(struct drm_device *dev); |
b840d907 | 774 | extern void intel_update_sprite_watermarks(struct drm_device *dev, int pipe, |
bdd57d03 VS |
775 | uint32_t sprite_width, int pixel_size, |
776 | bool enabled, bool scaled); | |
8ea30864 | 777 | |
bc752862 CW |
778 | extern unsigned long intel_gen4_compute_page_offset(int *x, int *y, |
779 | unsigned int tiling_mode, | |
780 | unsigned int bpp, | |
781 | unsigned int pitch); | |
5a35e99e | 782 | |
8ea30864 JB |
783 | extern int intel_sprite_set_colorkey(struct drm_device *dev, void *data, |
784 | struct drm_file *file_priv); | |
785 | extern int intel_sprite_get_colorkey(struct drm_device *dev, void *data, | |
786 | struct drm_file *file_priv); | |
787 | ||
85208be0 | 788 | /* Power-related functions, located in intel_pm.c */ |
1fa61106 | 789 | extern void intel_init_pm(struct drm_device *dev); |
85208be0 | 790 | /* FBC */ |
85208be0 | 791 | extern bool intel_fbc_enabled(struct drm_device *dev); |
85208be0 | 792 | extern void intel_update_fbc(struct drm_device *dev); |
eb48eb00 DV |
793 | /* IPS */ |
794 | extern void intel_gpu_ips_init(struct drm_i915_private *dev_priv); | |
795 | extern void intel_gpu_ips_teardown(void); | |
85208be0 | 796 | |
a38911a3 WX |
797 | /* Power well */ |
798 | extern int i915_init_power_well(struct drm_device *dev); | |
799 | extern void i915_remove_power_well(struct drm_device *dev); | |
800 | ||
b97186f0 PZ |
801 | extern bool intel_display_power_enabled(struct drm_device *dev, |
802 | enum intel_display_power_domain domain); | |
fa42e23c | 803 | extern void intel_init_power_well(struct drm_device *dev); |
cb10799c | 804 | extern void intel_set_power_well(struct drm_device *dev, bool enable); |
8090c6b9 DV |
805 | extern void intel_enable_gt_powersave(struct drm_device *dev); |
806 | extern void intel_disable_gt_powersave(struct drm_device *dev); | |
930ebb46 | 807 | extern void ironlake_teardown_rc6(struct drm_device *dev); |
b3daeaef | 808 | |
85234cdc DV |
809 | extern bool intel_ddi_get_hw_state(struct intel_encoder *encoder, |
810 | enum pipe *pipe); | |
b8fc2f6a | 811 | extern int intel_ddi_get_cdclk_freq(struct drm_i915_private *dev_priv); |
79f689aa | 812 | extern void intel_ddi_pll_init(struct drm_device *dev); |
8228c251 | 813 | extern void intel_ddi_enable_transcoder_func(struct drm_crtc *crtc); |
ad80a810 PZ |
814 | extern void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv, |
815 | enum transcoder cpu_transcoder); | |
fc914639 PZ |
816 | extern void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc); |
817 | extern void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc); | |
6441ab5f | 818 | extern void intel_ddi_setup_hw_pll_state(struct drm_device *dev); |
ff9a6750 | 819 | extern bool intel_ddi_pll_mode_set(struct drm_crtc *crtc); |
6441ab5f | 820 | extern void intel_ddi_put_crtc_pll(struct drm_crtc *crtc); |
dae84799 | 821 | extern void intel_ddi_set_pipe_settings(struct drm_crtc *crtc); |
c19b0669 | 822 | extern void intel_ddi_prepare_link_retrain(struct drm_encoder *encoder); |
1ad960f2 PZ |
823 | extern bool |
824 | intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector); | |
825 | extern void intel_ddi_fdi_disable(struct drm_crtc *crtc); | |
72662e10 | 826 | |
96a02917 | 827 | extern void intel_display_handle_reset(struct drm_device *dev); |
8664281b PZ |
828 | extern bool intel_set_cpu_fifo_underrun_reporting(struct drm_device *dev, |
829 | enum pipe pipe, | |
830 | bool enable); | |
831 | extern bool intel_set_pch_fifo_underrun_reporting(struct drm_device *dev, | |
832 | enum transcoder pch_transcoder, | |
833 | bool enable); | |
96a02917 | 834 | |
2b28bb1b RV |
835 | extern void intel_edp_psr_enable(struct intel_dp *intel_dp); |
836 | extern void intel_edp_psr_disable(struct intel_dp *intel_dp); | |
3d739d92 | 837 | extern void intel_edp_psr_update(struct drm_device *dev); |
be256dc7 PZ |
838 | extern void hsw_disable_lcpll(struct drm_i915_private *dev_priv, |
839 | bool switch_to_fclk, bool allow_power_down); | |
840 | extern void hsw_restore_lcpll(struct drm_i915_private *dev_priv); | |
2b28bb1b | 841 | |
79e53945 | 842 | #endif /* __INTEL_DRV_H__ */ |