]>
Commit | Line | Data |
---|---|---|
9f38945f | 1 | #\r |
1bb1f35f | 2 | # Copyright (c) 2013-2015, ARM Limited. All rights reserved.\r |
9f38945f OM |
3 | #\r |
4 | # This program and the accompanying materials\r | |
5 | # are licensed and made available under the terms and conditions of the BSD License\r | |
6 | # which accompanies this distribution. The full text of the license may be found at\r | |
7 | # http://opensource.org/licenses/bsd-license.php\r | |
8 | #\r | |
9 | # THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
10 | # WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
11 | #\r | |
12 | \r | |
13 | ################################################################################\r | |
14 | #\r | |
15 | # FD Section\r | |
16 | # The [FD] Section is made up of the definition statements and a\r | |
17 | # description of what goes into the Flash Device Image. Each FD section\r | |
18 | # defines one flash "device" image. A flash device image may be one of\r | |
19 | # the following: Removable media bootable image (like a boot floppy\r | |
20 | # image,) an Option ROM image (that would be "flashed" into an add-in\r | |
21 | # card,) a System "Flash" image (that would be burned into a system's\r | |
22 | # flash) or an Update ("Capsule") image that will be used to update and\r | |
23 | # existing system flash.\r | |
24 | #\r | |
25 | ################################################################################\r | |
26 | \r | |
27 | [FD.BL33_AP_UEFI]\r | |
28 | BaseAddress = 0xE0000000|gArmTokenSpaceGuid.PcdFdBaseAddress # The base address of the Firmware in NOR Flash.\r | |
29 | Size = 0x000F0000|gArmTokenSpaceGuid.PcdFdSize # The size in bytes of the FLASH Device\r | |
30 | ErasePolarity = 1\r | |
31 | \r | |
32 | # This one is tricky, it must be: BlockSize * NumBlocks = Size\r | |
33 | BlockSize = 0x00001000\r | |
34 | NumBlocks = 0xF0\r | |
35 | \r | |
36 | ################################################################################\r | |
37 | #\r | |
38 | # Following are lists of FD Region layout which correspond to the locations of different\r | |
39 | # images within the flash device.\r | |
40 | #\r | |
41 | # Regions must be defined in ascending order and may not overlap.\r | |
42 | #\r | |
43 | # A Layout Region start with a eight digit hex offset (leading "0x" required) followed by\r | |
44 | # the pipe "|" character, followed by the size of the region, also in hex with the leading\r | |
45 | # "0x" characters. Like:\r | |
46 | # Offset|Size\r | |
47 | # PcdOffsetCName|PcdSizeCName\r | |
48 | # RegionType <FV, DATA, or FILE>\r | |
49 | #\r | |
50 | ################################################################################\r | |
51 | \r | |
52 | 0x00000000|0x000F0000\r | |
53 | gArmTokenSpaceGuid.PcdFvBaseAddress|gArmTokenSpaceGuid.PcdFvSize\r | |
54 | FV = FVMAIN_COMPACT\r | |
55 | \r | |
56 | \r | |
57 | ################################################################################\r | |
58 | #\r | |
59 | # FV Section\r | |
60 | #\r | |
61 | # [FV] section is used to define what components or modules are placed within a flash\r | |
62 | # device file. This section also defines order the components and modules are positioned\r | |
63 | # within the image. The [FV] section consists of define statements, set statements and\r | |
64 | # module statements.\r | |
65 | #\r | |
66 | ################################################################################\r | |
67 | \r | |
68 | [FV.FvMain]\r | |
69 | BlockSize = 0x40\r | |
70 | NumBlocks = 0 # This FV gets compressed so make it just big enough\r | |
71 | FvAlignment = 8 # FV alignment and FV attributes setting.\r | |
72 | ERASE_POLARITY = 1\r | |
73 | MEMORY_MAPPED = TRUE\r | |
74 | STICKY_WRITE = TRUE\r | |
75 | LOCK_CAP = TRUE\r | |
76 | LOCK_STATUS = TRUE\r | |
77 | WRITE_DISABLED_CAP = TRUE\r | |
78 | WRITE_ENABLED_CAP = TRUE\r | |
79 | WRITE_STATUS = TRUE\r | |
80 | WRITE_LOCK_CAP = TRUE\r | |
81 | WRITE_LOCK_STATUS = TRUE\r | |
82 | READ_DISABLED_CAP = TRUE\r | |
83 | READ_ENABLED_CAP = TRUE\r | |
84 | READ_STATUS = TRUE\r | |
85 | READ_LOCK_CAP = TRUE\r | |
86 | READ_LOCK_STATUS = TRUE\r | |
e6c51eaf | 87 | FvNameGuid = B73FE497-B92E-416e-8326-45AD0D270092\r |
9f38945f | 88 | \r |
7aec2926 RC |
89 | APRIORI DXE {\r |
90 | INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r | |
91 | }\r | |
92 | \r | |
9f38945f | 93 | INF MdeModulePkg/Core/Dxe/DxeMain.inf\r |
7aec2926 | 94 | INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r |
9f38945f OM |
95 | \r |
96 | #\r | |
97 | # PI DXE Drivers producing Architectural Protocols (EFI Services)\r | |
98 | #\r | |
99 | INF ArmPkg/Drivers/CpuDxe/CpuDxe.inf\r | |
100 | INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r | |
101 | INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r | |
102 | INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r | |
103 | INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r | |
104 | INF EmbeddedPkg/ResetRuntimeDxe/ResetRuntimeDxe.inf\r | |
105 | INF EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf\r | |
106 | INF EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf\r | |
107 | \r | |
108 | INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf\r | |
109 | INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r | |
110 | \r | |
05e56470 OM |
111 | #\r |
112 | # ACPI Support\r | |
113 | #\r | |
114 | INF MdeModulePkg/Universal/Acpi/AcpiTableDxe/AcpiTableDxe.inf\r | |
3399d5be | 115 | INF RuleOverride=ACPITABLE ArmPlatformPkg/ArmJunoPkg/AcpiTables/AcpiTables.inf\r |
05e56470 | 116 | \r |
9f38945f OM |
117 | INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r |
118 | \r | |
119 | #\r | |
120 | # Multiple Console IO support\r | |
121 | #\r | |
122 | INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r | |
123 | INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r | |
124 | INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r | |
125 | INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r | |
126 | INF EmbeddedPkg/SerialDxe/SerialDxe.inf\r | |
127 | \r | |
128 | INF ArmPkg/Drivers/ArmGic/ArmGicDxe.inf\r | |
129 | INF ArmPkg/Drivers/TimerDxe/TimerDxe.inf\r | |
0b4d97a0 | 130 | INF ArmPkg/Drivers/GenericWatchdogDxe/GenericWatchdogDxe.inf\r |
9f38945f OM |
131 | \r |
132 | # NOR Flash driver\r | |
133 | INF ArmPlatformPkg/Drivers/NorFlashDxe/NorFlashDxe.inf\r | |
134 | \r | |
135 | # Versatile Express FileSystem\r | |
136 | INF ArmPlatformPkg/FileSystem/BootMonFs/BootMonFs.inf\r | |
137 | \r | |
138 | #\r | |
139 | # FAT filesystem + GPT/MBR partitioning\r | |
140 | #\r | |
141 | INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r | |
142 | INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r | |
143 | INF FatBinPkg/EnhancedFatDxe/Fat.inf\r | |
144 | INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r | |
145 | \r | |
1bb1f35f OM |
146 | # Required by PCI\r |
147 | INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r | |
148 | \r | |
901b4516 OM |
149 | # FV FileSystem\r |
150 | INF MdeModulePkg/Universal/FvSimpleFileSystemDxe/FvSimpleFileSystemDxe.inf\r | |
151 | \r | |
9f38945f OM |
152 | #\r |
153 | # Usb Support\r | |
154 | #\r | |
155 | INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r | |
156 | INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r | |
157 | INF MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf\r | |
158 | INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r | |
159 | INF MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf\r | |
160 | \r | |
1bb1f35f OM |
161 | #\r |
162 | # PCI Support\r | |
163 | #\r | |
164 | INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r | |
165 | INF ArmPlatformPkg/ArmJunoPkg/Drivers/PciHostBridgeDxe/PciHostBridgeDxe.inf\r | |
166 | \r | |
167 | #\r | |
168 | # SATA Controller\r | |
169 | #\r | |
170 | INF MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf\r | |
171 | INF EmbeddedPkg/Drivers/SataSiI3132Dxe/SataSiI3132Dxe.inf\r | |
172 | \r | |
9f38945f OM |
173 | #\r |
174 | # Networking stack\r | |
175 | #\r | |
176 | INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf\r | |
177 | INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf\r | |
178 | INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf\r | |
9f38945f OM |
179 | INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf\r |
180 | INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf\r | |
181 | INF MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf\r | |
182 | INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf\r | |
183 | INF MdeModulePkg/Universal/Network/Tcp4Dxe/Tcp4Dxe.inf\r | |
184 | INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf\r | |
185 | INF MdeModulePkg/Universal/Network/UefiPxeBcDxe/UefiPxeBcDxe.inf\r | |
186 | INF MdeModulePkg/Universal/Network/IScsiDxe/IScsiDxe.inf\r | |
187 | INF EmbeddedPkg/Drivers/Lan9118Dxe/Lan9118Dxe.inf\r | |
188 | \r | |
189 | #\r | |
190 | # UEFI applications\r | |
191 | #\r | |
192 | INF ShellBinPkg/UefiShell/UefiShell.inf\r | |
0ead5ec4 | 193 | INF ArmPkg/Application/LinuxLoader/LinuxLoader.inf\r |
9f38945f OM |
194 | \r |
195 | #\r | |
196 | # Juno platform driver\r | |
197 | #\r | |
198 | INF ArmPlatformPkg/ArmJunoPkg/Drivers/ArmJunoDxe/ArmJunoDxe.inf\r | |
199 | \r | |
200 | #\r | |
201 | # Bds\r | |
202 | #\r | |
203 | INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r | |
204 | INF ArmPlatformPkg/Bds/Bds.inf\r | |
205 | \r | |
f066ab4e OM |
206 | #\r |
207 | # FDT installation\r | |
208 | #\r | |
209 | # The UEFI driver is at the end of the list of the driver to be dispatched\r | |
210 | # after the device drivers (eg: Ethernet) to ensure we have support for them.\r | |
211 | INF EmbeddedPkg/Drivers/FdtPlatformDxe/FdtPlatformDxe.inf\r | |
212 | \r | |
9f38945f OM |
213 | [FV.FVMAIN_COMPACT]\r |
214 | FvAlignment = 8\r | |
215 | ERASE_POLARITY = 1\r | |
216 | MEMORY_MAPPED = TRUE\r | |
217 | STICKY_WRITE = TRUE\r | |
218 | LOCK_CAP = TRUE\r | |
219 | LOCK_STATUS = TRUE\r | |
220 | WRITE_DISABLED_CAP = TRUE\r | |
221 | WRITE_ENABLED_CAP = TRUE\r | |
222 | WRITE_STATUS = TRUE\r | |
223 | WRITE_LOCK_CAP = TRUE\r | |
224 | WRITE_LOCK_STATUS = TRUE\r | |
225 | READ_DISABLED_CAP = TRUE\r | |
226 | READ_ENABLED_CAP = TRUE\r | |
227 | READ_STATUS = TRUE\r | |
228 | READ_LOCK_CAP = TRUE\r | |
229 | READ_LOCK_STATUS = TRUE\r | |
230 | \r | |
231 | INF ArmPlatformPkg/PrePi/PeiMPCore.inf\r | |
232 | \r | |
233 | FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {\r | |
234 | SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {\r | |
235 | SECTION FV_IMAGE = FVMAIN\r | |
236 | }\r | |
237 | }\r | |
238 | \r | |
239 | \r | |
240 | ################################################################################\r | |
241 | #\r | |
242 | # Rules are use with the [FV] section's module INF type to define\r | |
243 | # how an FFS file is created for a given INF file. The following Rule are the default\r | |
244 | # rules for the different module type. User can add the customized rules to define the\r | |
245 | # content of the FFS file.\r | |
246 | #\r | |
247 | ################################################################################\r | |
248 | \r | |
249 | \r | |
250 | ############################################################################\r | |
251 | # Example of a DXE_DRIVER FFS file with a Checksum encapsulation section #\r | |
252 | ############################################################################\r | |
253 | #\r | |
254 | #[Rule.Common.DXE_DRIVER]\r | |
255 | # FILE DRIVER = $(NAMED_GUID) {\r | |
256 | # DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r | |
257 | # COMPRESS PI_STD {\r | |
258 | # GUIDED {\r | |
259 | # PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
260 | # UI STRING="$(MODULE_NAME)" Optional\r | |
261 | # VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
262 | # }\r | |
263 | # }\r | |
264 | # }\r | |
265 | #\r | |
266 | ############################################################################\r | |
267 | \r | |
268 | #\r | |
269 | # These SEC rules are used for ArmPlatformPkg/PrePi module.\r | |
270 | # ArmPlatformPkg/PrePi is declared as a SEC module to make GenFv patch the\r | |
271 | # UEFI Firmware to jump to ArmPlatformPkg/PrePi entrypoint\r | |
272 | #\r | |
273 | [Rule.ARM.SEC]\r | |
274 | FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r | |
275 | TE TE Align = 32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
276 | }\r | |
277 | \r | |
278 | [Rule.AARCH64.SEC]\r | |
750db790 AB |
279 | FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED FIXED {\r |
280 | TE TE Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
9f38945f OM |
281 | }\r |
282 | \r | |
283 | # A shim specific rule is required to ensure the alignment is 4K.\r | |
284 | # Otherwise BaseTools pick up the AArch32 alignment (ie: 32)\r | |
285 | [Rule.ARM.SEC.SHIM]\r | |
286 | FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r | |
287 | TE TE Align = 4K $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
288 | }\r | |
289 | \r | |
290 | [Rule.Common.PEI_CORE]\r | |
750db790 | 291 | FILE PEI_CORE = $(NAMED_GUID) FIXED {\r |
9f38945f OM |
292 | TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r |
293 | UI STRING ="$(MODULE_NAME)" Optional\r | |
294 | }\r | |
295 | \r | |
296 | [Rule.Common.PEIM]\r | |
750db790 | 297 | FILE PEIM = $(NAMED_GUID) FIXED {\r |
9f38945f OM |
298 | PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r |
299 | TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
300 | UI STRING="$(MODULE_NAME)" Optional\r | |
301 | }\r | |
302 | \r | |
303 | [Rule.Common.PEIM.TIANOCOMPRESSED]\r | |
304 | FILE PEIM = $(NAMED_GUID) DEBUG_MYTOOLS_IA32 {\r | |
305 | PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r | |
306 | GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE {\r | |
307 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
308 | UI STRING="$(MODULE_NAME)" Optional\r | |
309 | }\r | |
310 | }\r | |
311 | \r | |
312 | [Rule.Common.DXE_CORE]\r | |
313 | FILE DXE_CORE = $(NAMED_GUID) {\r | |
314 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
315 | UI STRING="$(MODULE_NAME)" Optional\r | |
316 | }\r | |
317 | \r | |
318 | [Rule.Common.UEFI_DRIVER]\r | |
319 | FILE DRIVER = $(NAMED_GUID) {\r | |
320 | DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r | |
321 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
322 | UI STRING="$(MODULE_NAME)" Optional\r | |
323 | }\r | |
324 | \r | |
325 | [Rule.Common.DXE_DRIVER]\r | |
326 | FILE DRIVER = $(NAMED_GUID) {\r | |
327 | DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r | |
328 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
329 | UI STRING="$(MODULE_NAME)" Optional\r | |
330 | }\r | |
331 | \r | |
332 | [Rule.Common.DXE_RUNTIME_DRIVER]\r | |
333 | FILE DRIVER = $(NAMED_GUID) {\r | |
334 | DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r | |
335 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
336 | UI STRING="$(MODULE_NAME)" Optional\r | |
337 | }\r | |
338 | \r | |
339 | [Rule.Common.UEFI_APPLICATION]\r | |
340 | FILE APPLICATION = $(NAMED_GUID) {\r | |
341 | UI STRING ="$(MODULE_NAME)" Optional\r | |
342 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
343 | }\r | |
344 | \r | |
345 | [Rule.Common.UEFI_DRIVER.BINARY]\r | |
346 | FILE DRIVER = $(NAMED_GUID) {\r | |
347 | DXE_DEPEX DXE_DEPEX Optional |.depex\r | |
348 | PE32 PE32 |.efi\r | |
349 | UI STRING="$(MODULE_NAME)" Optional\r | |
350 | VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
351 | }\r | |
352 | \r | |
353 | [Rule.Common.UEFI_APPLICATION.BINARY]\r | |
354 | FILE APPLICATION = $(NAMED_GUID) {\r | |
355 | PE32 PE32 |.efi\r | |
356 | UI STRING="$(MODULE_NAME)" Optional\r | |
357 | VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
358 | }\r | |
3399d5be OM |
359 | \r |
360 | [Rule.Common.USER_DEFINED.ACPITABLE]\r | |
361 | FILE FREEFORM = $(NAMED_GUID) {\r | |
362 | RAW ACPI |.acpi\r | |
363 | RAW ASL |.aml\r | |
364 | }\r |