]>
Commit | Line | Data |
---|---|---|
33e7c2ab | 1 | /** @file\r |
2 | *\r | |
3 | * Copyright (c) 2011, ARM Limited. All rights reserved.\r | |
4 | *\r | |
5 | * This program and the accompanying materials\r | |
6 | * are licensed and made available under the terms and conditions of the BSD License\r | |
7 | * which accompanies this distribution. The full text of the license may be found at\r | |
8 | * http://opensource.org/licenses/bsd-license.php\r | |
9 | *\r | |
10 | * THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
11 | * WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
12 | *\r | |
13 | **/\r | |
14 | \r | |
15 | \r | |
16 | #ifndef __SP805_WATCHDOG_H__\r | |
17 | #define __SP805_WATCHDOG_H__\r | |
18 | \r | |
33e7c2ab | 19 | // SP805 Watchdog Registers\r |
5cc45b70 | 20 | #define SP805_WDOG_LOAD_REG ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0x000)\r |
21 | #define SP805_WDOG_CURRENT_REG ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0x004)\r | |
22 | #define SP805_WDOG_CONTROL_REG ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0x008)\r | |
23 | #define SP805_WDOG_INT_CLR_REG ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0x00C)\r | |
24 | #define SP805_WDOG_RAW_INT_STS_REG ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0x010)\r | |
25 | #define SP805_WDOG_MSK_INT_STS_REG ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0x014)\r | |
26 | #define SP805_WDOG_LOCK_REG ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0xC00)\r | |
33e7c2ab | 27 | \r |
5cc45b70 | 28 | #define SP805_WDOG_PERIPH_ID0 ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0xFE0)\r |
29 | #define SP805_WDOG_PERIPH_ID1 ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0xFE4)\r | |
30 | #define SP805_WDOG_PERIPH_ID2 ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0xFE8)\r | |
31 | #define SP805_WDOG_PERIPH_ID3 ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0xFEC)\r | |
33e7c2ab | 32 | \r |
5cc45b70 | 33 | #define SP805_WDOG_PCELL_ID0 ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0xFF0)\r |
34 | #define SP805_WDOG_PCELL_ID1 ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0xFF4)\r | |
35 | #define SP805_WDOG_PCELL_ID2 ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0xFF8)\r | |
36 | #define SP805_WDOG_PCELL_ID3 ((UINT32)PcdGet32 (PcdSP805WatchdogBase) + 0xFFC)\r | |
33e7c2ab | 37 | \r |
38 | // Timer control register bit definitions\r | |
39 | #define SP805_WDOG_CTRL_INTEN BIT0\r | |
40 | #define SP805_WDOG_CTRL_RESEN BIT1\r | |
41 | #define SP805_WDOG_RAW_INT_STS_WDOGRIS BIT0\r | |
42 | #define SP805_WDOG_MSK_INT_STS_WDOGMIS BIT0\r | |
43 | \r | |
44 | #define SP805_WDOG_LOCK_IS_UNLOCKED 0x00000000\r | |
45 | #define SP805_WDOG_LOCK_IS_LOCKED 0x00000001\r | |
46 | #define SP805_WDOG_SPECIAL_UNLOCK_CODE 0x1ACCE551\r | |
47 | \r | |
48 | VOID\r | |
49 | EFIAPI\r | |
50 | ExitBootServicesEvent (\r | |
51 | IN EFI_EVENT Event,\r | |
52 | IN VOID *Context\r | |
53 | );\r | |
54 | \r | |
55 | EFI_STATUS\r | |
56 | EFIAPI\r | |
57 | SP805SetTimerPeriod (\r | |
58 | IN CONST EFI_WATCHDOG_TIMER_ARCH_PROTOCOL *This,\r | |
59 | IN UINT64 TimerPeriod // In 100ns units\r | |
60 | );\r | |
61 | \r | |
62 | EFI_STATUS\r | |
63 | EFIAPI\r | |
64 | SP805GetTimerPeriod (\r | |
65 | IN CONST EFI_WATCHDOG_TIMER_ARCH_PROTOCOL *This,\r | |
66 | OUT UINT64 *TimerPeriod\r | |
67 | );\r | |
68 | \r | |
69 | EFI_STATUS\r | |
70 | EFIAPI\r | |
71 | SP805RegisterHandler (\r | |
72 | IN CONST EFI_WATCHDOG_TIMER_ARCH_PROTOCOL *This,\r | |
73 | IN EFI_WATCHDOG_TIMER_NOTIFY NotifyFunction\r | |
74 | );\r | |
75 | \r | |
76 | EFI_STATUS\r | |
77 | SP805Initialize (\r | |
78 | VOID\r | |
79 | );\r | |
80 | \r | |
81 | EFI_STATUS\r | |
82 | EFIAPI\r | |
83 | SP805InstallProtocol (\r | |
84 | IN EFI_HANDLE ImageHandle,\r | |
85 | IN EFI_SYSTEM_TABLE *SystemTable\r | |
86 | );\r | |
87 | \r | |
88 | \r | |
89 | #endif // __SP805_WATCHDOG_H__\r |