]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | */ | |
26 | ||
618563e3 | 27 | #include <linux/dmi.h> |
c1c7af60 JB |
28 | #include <linux/module.h> |
29 | #include <linux/input.h> | |
79e53945 | 30 | #include <linux/i2c.h> |
7662c8bd | 31 | #include <linux/kernel.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
9cce37f4 | 33 | #include <linux/vgaarb.h> |
e0dac65e | 34 | #include <drm/drm_edid.h> |
760285e7 | 35 | #include <drm/drmP.h> |
79e53945 | 36 | #include "intel_drv.h" |
760285e7 | 37 | #include <drm/i915_drm.h> |
79e53945 | 38 | #include "i915_drv.h" |
db18b6a6 | 39 | #include "intel_dsi.h" |
e5510fac | 40 | #include "i915_trace.h" |
319c1d42 | 41 | #include <drm/drm_atomic.h> |
c196e1d6 | 42 | #include <drm/drm_atomic_helper.h> |
760285e7 DH |
43 | #include <drm/drm_dp_helper.h> |
44 | #include <drm/drm_crtc_helper.h> | |
465c120c MR |
45 | #include <drm/drm_plane_helper.h> |
46 | #include <drm/drm_rect.h> | |
c0f372b3 | 47 | #include <linux/dma_remapping.h> |
fd8e058a AG |
48 | #include <linux/reservation.h> |
49 | #include <linux/dma-buf.h> | |
79e53945 | 50 | |
465c120c | 51 | /* Primary plane formats for gen <= 3 */ |
568db4f2 | 52 | static const uint32_t i8xx_primary_formats[] = { |
67fe7dc5 DL |
53 | DRM_FORMAT_C8, |
54 | DRM_FORMAT_RGB565, | |
465c120c | 55 | DRM_FORMAT_XRGB1555, |
67fe7dc5 | 56 | DRM_FORMAT_XRGB8888, |
465c120c MR |
57 | }; |
58 | ||
59 | /* Primary plane formats for gen >= 4 */ | |
568db4f2 | 60 | static const uint32_t i965_primary_formats[] = { |
6c0fd451 DL |
61 | DRM_FORMAT_C8, |
62 | DRM_FORMAT_RGB565, | |
63 | DRM_FORMAT_XRGB8888, | |
64 | DRM_FORMAT_XBGR8888, | |
65 | DRM_FORMAT_XRGB2101010, | |
66 | DRM_FORMAT_XBGR2101010, | |
67 | }; | |
68 | ||
69 | static const uint32_t skl_primary_formats[] = { | |
67fe7dc5 DL |
70 | DRM_FORMAT_C8, |
71 | DRM_FORMAT_RGB565, | |
72 | DRM_FORMAT_XRGB8888, | |
465c120c | 73 | DRM_FORMAT_XBGR8888, |
67fe7dc5 | 74 | DRM_FORMAT_ARGB8888, |
465c120c MR |
75 | DRM_FORMAT_ABGR8888, |
76 | DRM_FORMAT_XRGB2101010, | |
465c120c | 77 | DRM_FORMAT_XBGR2101010, |
ea916ea0 KM |
78 | DRM_FORMAT_YUYV, |
79 | DRM_FORMAT_YVYU, | |
80 | DRM_FORMAT_UYVY, | |
81 | DRM_FORMAT_VYUY, | |
465c120c MR |
82 | }; |
83 | ||
3d7d6510 MR |
84 | /* Cursor formats */ |
85 | static const uint32_t intel_cursor_formats[] = { | |
86 | DRM_FORMAT_ARGB8888, | |
87 | }; | |
88 | ||
f1f644dc | 89 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 90 | struct intel_crtc_state *pipe_config); |
18442d08 | 91 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
5cec258b | 92 | struct intel_crtc_state *pipe_config); |
f1f644dc | 93 | |
eb1bfe80 JB |
94 | static int intel_framebuffer_init(struct drm_device *dev, |
95 | struct intel_framebuffer *ifb, | |
96 | struct drm_mode_fb_cmd2 *mode_cmd, | |
97 | struct drm_i915_gem_object *obj); | |
5b18e57c DV |
98 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc); |
99 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc); | |
bc58be60 | 100 | static void intel_set_pipe_src_size(struct intel_crtc *intel_crtc); |
29407aab | 101 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, |
f769cd24 VK |
102 | struct intel_link_m_n *m_n, |
103 | struct intel_link_m_n *m2_n2); | |
29407aab | 104 | static void ironlake_set_pipeconf(struct drm_crtc *crtc); |
229fca97 | 105 | static void haswell_set_pipeconf(struct drm_crtc *crtc); |
391bf048 | 106 | static void haswell_set_pipemisc(struct drm_crtc *crtc); |
d288f65f | 107 | static void vlv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 108 | const struct intel_crtc_state *pipe_config); |
d288f65f | 109 | static void chv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 110 | const struct intel_crtc_state *pipe_config); |
549e2bfb CK |
111 | static void skl_init_scalers(struct drm_device *dev, struct intel_crtc *intel_crtc, |
112 | struct intel_crtc_state *crtc_state); | |
bfd16b2a ML |
113 | static void skylake_pfit_enable(struct intel_crtc *crtc); |
114 | static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force); | |
115 | static void ironlake_pfit_enable(struct intel_crtc *crtc); | |
043e9bda | 116 | static void intel_modeset_setup_hw_state(struct drm_device *dev); |
2622a081 | 117 | static void intel_pre_disable_primary_noatomic(struct drm_crtc *crtc); |
4e5ca60f | 118 | static int ilk_max_pixel_rate(struct drm_atomic_state *state); |
143f73b3 ML |
119 | static void intel_modeset_verify_crtc(struct drm_crtc *crtc, |
120 | struct drm_crtc_state *old_state, | |
121 | struct drm_crtc_state *new_state); | |
e7457a9a | 122 | |
d4906093 | 123 | struct intel_limit { |
4c5def93 ACO |
124 | struct { |
125 | int min, max; | |
126 | } dot, vco, n, m, m1, m2, p, p1; | |
127 | ||
128 | struct { | |
129 | int dot_limit; | |
130 | int p2_slow, p2_fast; | |
131 | } p2; | |
d4906093 | 132 | }; |
79e53945 | 133 | |
bfa7df01 VS |
134 | /* returns HPLL frequency in kHz */ |
135 | static int valleyview_get_vco(struct drm_i915_private *dev_priv) | |
136 | { | |
137 | int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 }; | |
138 | ||
139 | /* Obtain SKU information */ | |
140 | mutex_lock(&dev_priv->sb_lock); | |
141 | hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) & | |
142 | CCK_FUSE_HPLL_FREQ_MASK; | |
143 | mutex_unlock(&dev_priv->sb_lock); | |
144 | ||
145 | return vco_freq[hpll_freq] * 1000; | |
146 | } | |
147 | ||
c30fec65 VS |
148 | int vlv_get_cck_clock(struct drm_i915_private *dev_priv, |
149 | const char *name, u32 reg, int ref_freq) | |
bfa7df01 VS |
150 | { |
151 | u32 val; | |
152 | int divider; | |
153 | ||
bfa7df01 VS |
154 | mutex_lock(&dev_priv->sb_lock); |
155 | val = vlv_cck_read(dev_priv, reg); | |
156 | mutex_unlock(&dev_priv->sb_lock); | |
157 | ||
158 | divider = val & CCK_FREQUENCY_VALUES; | |
159 | ||
160 | WARN((val & CCK_FREQUENCY_STATUS) != | |
161 | (divider << CCK_FREQUENCY_STATUS_SHIFT), | |
162 | "%s change in progress\n", name); | |
163 | ||
c30fec65 VS |
164 | return DIV_ROUND_CLOSEST(ref_freq << 1, divider + 1); |
165 | } | |
166 | ||
167 | static int vlv_get_cck_clock_hpll(struct drm_i915_private *dev_priv, | |
168 | const char *name, u32 reg) | |
169 | { | |
170 | if (dev_priv->hpll_freq == 0) | |
171 | dev_priv->hpll_freq = valleyview_get_vco(dev_priv); | |
172 | ||
173 | return vlv_get_cck_clock(dev_priv, name, reg, | |
174 | dev_priv->hpll_freq); | |
bfa7df01 VS |
175 | } |
176 | ||
e7dc33f3 VS |
177 | static int |
178 | intel_pch_rawclk(struct drm_i915_private *dev_priv) | |
d2acd215 | 179 | { |
e7dc33f3 VS |
180 | return (I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK) * 1000; |
181 | } | |
d2acd215 | 182 | |
e7dc33f3 VS |
183 | static int |
184 | intel_vlv_hrawclk(struct drm_i915_private *dev_priv) | |
185 | { | |
19ab4ed3 | 186 | /* RAWCLK_FREQ_VLV register updated from power well code */ |
35d38d1f VS |
187 | return vlv_get_cck_clock_hpll(dev_priv, "hrawclk", |
188 | CCK_DISPLAY_REF_CLOCK_CONTROL); | |
d2acd215 DV |
189 | } |
190 | ||
e7dc33f3 VS |
191 | static int |
192 | intel_g4x_hrawclk(struct drm_i915_private *dev_priv) | |
79e50a4f | 193 | { |
79e50a4f JN |
194 | uint32_t clkcfg; |
195 | ||
e7dc33f3 | 196 | /* hrawclock is 1/4 the FSB frequency */ |
79e50a4f JN |
197 | clkcfg = I915_READ(CLKCFG); |
198 | switch (clkcfg & CLKCFG_FSB_MASK) { | |
199 | case CLKCFG_FSB_400: | |
e7dc33f3 | 200 | return 100000; |
79e50a4f | 201 | case CLKCFG_FSB_533: |
e7dc33f3 | 202 | return 133333; |
79e50a4f | 203 | case CLKCFG_FSB_667: |
e7dc33f3 | 204 | return 166667; |
79e50a4f | 205 | case CLKCFG_FSB_800: |
e7dc33f3 | 206 | return 200000; |
79e50a4f | 207 | case CLKCFG_FSB_1067: |
e7dc33f3 | 208 | return 266667; |
79e50a4f | 209 | case CLKCFG_FSB_1333: |
e7dc33f3 | 210 | return 333333; |
79e50a4f JN |
211 | /* these two are just a guess; one of them might be right */ |
212 | case CLKCFG_FSB_1600: | |
213 | case CLKCFG_FSB_1600_ALT: | |
e7dc33f3 | 214 | return 400000; |
79e50a4f | 215 | default: |
e7dc33f3 | 216 | return 133333; |
79e50a4f JN |
217 | } |
218 | } | |
219 | ||
19ab4ed3 | 220 | void intel_update_rawclk(struct drm_i915_private *dev_priv) |
e7dc33f3 VS |
221 | { |
222 | if (HAS_PCH_SPLIT(dev_priv)) | |
223 | dev_priv->rawclk_freq = intel_pch_rawclk(dev_priv); | |
224 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
225 | dev_priv->rawclk_freq = intel_vlv_hrawclk(dev_priv); | |
226 | else if (IS_G4X(dev_priv) || IS_PINEVIEW(dev_priv)) | |
227 | dev_priv->rawclk_freq = intel_g4x_hrawclk(dev_priv); | |
228 | else | |
229 | return; /* no rawclk on other platforms, or no need to know it */ | |
230 | ||
231 | DRM_DEBUG_DRIVER("rawclk rate: %d kHz\n", dev_priv->rawclk_freq); | |
232 | } | |
233 | ||
bfa7df01 VS |
234 | static void intel_update_czclk(struct drm_i915_private *dev_priv) |
235 | { | |
666a4537 | 236 | if (!(IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))) |
bfa7df01 VS |
237 | return; |
238 | ||
239 | dev_priv->czclk_freq = vlv_get_cck_clock_hpll(dev_priv, "czclk", | |
240 | CCK_CZ_CLOCK_CONTROL); | |
241 | ||
242 | DRM_DEBUG_DRIVER("CZ clock rate: %d kHz\n", dev_priv->czclk_freq); | |
243 | } | |
244 | ||
021357ac | 245 | static inline u32 /* units of 100MHz */ |
21a727b3 VS |
246 | intel_fdi_link_freq(struct drm_i915_private *dev_priv, |
247 | const struct intel_crtc_state *pipe_config) | |
021357ac | 248 | { |
21a727b3 VS |
249 | if (HAS_DDI(dev_priv)) |
250 | return pipe_config->port_clock; /* SPLL */ | |
251 | else if (IS_GEN5(dev_priv)) | |
252 | return ((I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2) * 10000; | |
e3b247da | 253 | else |
21a727b3 | 254 | return 270000; |
021357ac CW |
255 | } |
256 | ||
1b6f4958 | 257 | static const struct intel_limit intel_limits_i8xx_dac = { |
0206e353 | 258 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 259 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 260 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
261 | .m = { .min = 96, .max = 140 }, |
262 | .m1 = { .min = 18, .max = 26 }, | |
263 | .m2 = { .min = 6, .max = 16 }, | |
264 | .p = { .min = 4, .max = 128 }, | |
265 | .p1 = { .min = 2, .max = 33 }, | |
273e27ca EA |
266 | .p2 = { .dot_limit = 165000, |
267 | .p2_slow = 4, .p2_fast = 2 }, | |
e4b36699 KP |
268 | }; |
269 | ||
1b6f4958 | 270 | static const struct intel_limit intel_limits_i8xx_dvo = { |
5d536e28 | 271 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 272 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 273 | .n = { .min = 2, .max = 16 }, |
5d536e28 DV |
274 | .m = { .min = 96, .max = 140 }, |
275 | .m1 = { .min = 18, .max = 26 }, | |
276 | .m2 = { .min = 6, .max = 16 }, | |
277 | .p = { .min = 4, .max = 128 }, | |
278 | .p1 = { .min = 2, .max = 33 }, | |
279 | .p2 = { .dot_limit = 165000, | |
280 | .p2_slow = 4, .p2_fast = 4 }, | |
281 | }; | |
282 | ||
1b6f4958 | 283 | static const struct intel_limit intel_limits_i8xx_lvds = { |
0206e353 | 284 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 285 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 286 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
287 | .m = { .min = 96, .max = 140 }, |
288 | .m1 = { .min = 18, .max = 26 }, | |
289 | .m2 = { .min = 6, .max = 16 }, | |
290 | .p = { .min = 4, .max = 128 }, | |
291 | .p1 = { .min = 1, .max = 6 }, | |
273e27ca EA |
292 | .p2 = { .dot_limit = 165000, |
293 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 | 294 | }; |
273e27ca | 295 | |
1b6f4958 | 296 | static const struct intel_limit intel_limits_i9xx_sdvo = { |
0206e353 AJ |
297 | .dot = { .min = 20000, .max = 400000 }, |
298 | .vco = { .min = 1400000, .max = 2800000 }, | |
299 | .n = { .min = 1, .max = 6 }, | |
300 | .m = { .min = 70, .max = 120 }, | |
4f7dfb67 PJ |
301 | .m1 = { .min = 8, .max = 18 }, |
302 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
303 | .p = { .min = 5, .max = 80 }, |
304 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
305 | .p2 = { .dot_limit = 200000, |
306 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
307 | }; |
308 | ||
1b6f4958 | 309 | static const struct intel_limit intel_limits_i9xx_lvds = { |
0206e353 AJ |
310 | .dot = { .min = 20000, .max = 400000 }, |
311 | .vco = { .min = 1400000, .max = 2800000 }, | |
312 | .n = { .min = 1, .max = 6 }, | |
313 | .m = { .min = 70, .max = 120 }, | |
53a7d2d1 PJ |
314 | .m1 = { .min = 8, .max = 18 }, |
315 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
316 | .p = { .min = 7, .max = 98 }, |
317 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
318 | .p2 = { .dot_limit = 112000, |
319 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 KP |
320 | }; |
321 | ||
273e27ca | 322 | |
1b6f4958 | 323 | static const struct intel_limit intel_limits_g4x_sdvo = { |
273e27ca EA |
324 | .dot = { .min = 25000, .max = 270000 }, |
325 | .vco = { .min = 1750000, .max = 3500000}, | |
326 | .n = { .min = 1, .max = 4 }, | |
327 | .m = { .min = 104, .max = 138 }, | |
328 | .m1 = { .min = 17, .max = 23 }, | |
329 | .m2 = { .min = 5, .max = 11 }, | |
330 | .p = { .min = 10, .max = 30 }, | |
331 | .p1 = { .min = 1, .max = 3}, | |
332 | .p2 = { .dot_limit = 270000, | |
333 | .p2_slow = 10, | |
334 | .p2_fast = 10 | |
044c7c41 | 335 | }, |
e4b36699 KP |
336 | }; |
337 | ||
1b6f4958 | 338 | static const struct intel_limit intel_limits_g4x_hdmi = { |
273e27ca EA |
339 | .dot = { .min = 22000, .max = 400000 }, |
340 | .vco = { .min = 1750000, .max = 3500000}, | |
341 | .n = { .min = 1, .max = 4 }, | |
342 | .m = { .min = 104, .max = 138 }, | |
343 | .m1 = { .min = 16, .max = 23 }, | |
344 | .m2 = { .min = 5, .max = 11 }, | |
345 | .p = { .min = 5, .max = 80 }, | |
346 | .p1 = { .min = 1, .max = 8}, | |
347 | .p2 = { .dot_limit = 165000, | |
348 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
349 | }; |
350 | ||
1b6f4958 | 351 | static const struct intel_limit intel_limits_g4x_single_channel_lvds = { |
273e27ca EA |
352 | .dot = { .min = 20000, .max = 115000 }, |
353 | .vco = { .min = 1750000, .max = 3500000 }, | |
354 | .n = { .min = 1, .max = 3 }, | |
355 | .m = { .min = 104, .max = 138 }, | |
356 | .m1 = { .min = 17, .max = 23 }, | |
357 | .m2 = { .min = 5, .max = 11 }, | |
358 | .p = { .min = 28, .max = 112 }, | |
359 | .p1 = { .min = 2, .max = 8 }, | |
360 | .p2 = { .dot_limit = 0, | |
361 | .p2_slow = 14, .p2_fast = 14 | |
044c7c41 | 362 | }, |
e4b36699 KP |
363 | }; |
364 | ||
1b6f4958 | 365 | static const struct intel_limit intel_limits_g4x_dual_channel_lvds = { |
273e27ca EA |
366 | .dot = { .min = 80000, .max = 224000 }, |
367 | .vco = { .min = 1750000, .max = 3500000 }, | |
368 | .n = { .min = 1, .max = 3 }, | |
369 | .m = { .min = 104, .max = 138 }, | |
370 | .m1 = { .min = 17, .max = 23 }, | |
371 | .m2 = { .min = 5, .max = 11 }, | |
372 | .p = { .min = 14, .max = 42 }, | |
373 | .p1 = { .min = 2, .max = 6 }, | |
374 | .p2 = { .dot_limit = 0, | |
375 | .p2_slow = 7, .p2_fast = 7 | |
044c7c41 | 376 | }, |
e4b36699 KP |
377 | }; |
378 | ||
1b6f4958 | 379 | static const struct intel_limit intel_limits_pineview_sdvo = { |
0206e353 AJ |
380 | .dot = { .min = 20000, .max = 400000}, |
381 | .vco = { .min = 1700000, .max = 3500000 }, | |
273e27ca | 382 | /* Pineview's Ncounter is a ring counter */ |
0206e353 AJ |
383 | .n = { .min = 3, .max = 6 }, |
384 | .m = { .min = 2, .max = 256 }, | |
273e27ca | 385 | /* Pineview only has one combined m divider, which we treat as m2. */ |
0206e353 AJ |
386 | .m1 = { .min = 0, .max = 0 }, |
387 | .m2 = { .min = 0, .max = 254 }, | |
388 | .p = { .min = 5, .max = 80 }, | |
389 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
390 | .p2 = { .dot_limit = 200000, |
391 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
392 | }; |
393 | ||
1b6f4958 | 394 | static const struct intel_limit intel_limits_pineview_lvds = { |
0206e353 AJ |
395 | .dot = { .min = 20000, .max = 400000 }, |
396 | .vco = { .min = 1700000, .max = 3500000 }, | |
397 | .n = { .min = 3, .max = 6 }, | |
398 | .m = { .min = 2, .max = 256 }, | |
399 | .m1 = { .min = 0, .max = 0 }, | |
400 | .m2 = { .min = 0, .max = 254 }, | |
401 | .p = { .min = 7, .max = 112 }, | |
402 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
403 | .p2 = { .dot_limit = 112000, |
404 | .p2_slow = 14, .p2_fast = 14 }, | |
e4b36699 KP |
405 | }; |
406 | ||
273e27ca EA |
407 | /* Ironlake / Sandybridge |
408 | * | |
409 | * We calculate clock using (register_value + 2) for N/M1/M2, so here | |
410 | * the range value for them is (actual_value - 2). | |
411 | */ | |
1b6f4958 | 412 | static const struct intel_limit intel_limits_ironlake_dac = { |
273e27ca EA |
413 | .dot = { .min = 25000, .max = 350000 }, |
414 | .vco = { .min = 1760000, .max = 3510000 }, | |
415 | .n = { .min = 1, .max = 5 }, | |
416 | .m = { .min = 79, .max = 127 }, | |
417 | .m1 = { .min = 12, .max = 22 }, | |
418 | .m2 = { .min = 5, .max = 9 }, | |
419 | .p = { .min = 5, .max = 80 }, | |
420 | .p1 = { .min = 1, .max = 8 }, | |
421 | .p2 = { .dot_limit = 225000, | |
422 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
423 | }; |
424 | ||
1b6f4958 | 425 | static const struct intel_limit intel_limits_ironlake_single_lvds = { |
273e27ca EA |
426 | .dot = { .min = 25000, .max = 350000 }, |
427 | .vco = { .min = 1760000, .max = 3510000 }, | |
428 | .n = { .min = 1, .max = 3 }, | |
429 | .m = { .min = 79, .max = 118 }, | |
430 | .m1 = { .min = 12, .max = 22 }, | |
431 | .m2 = { .min = 5, .max = 9 }, | |
432 | .p = { .min = 28, .max = 112 }, | |
433 | .p1 = { .min = 2, .max = 8 }, | |
434 | .p2 = { .dot_limit = 225000, | |
435 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
436 | }; |
437 | ||
1b6f4958 | 438 | static const struct intel_limit intel_limits_ironlake_dual_lvds = { |
273e27ca EA |
439 | .dot = { .min = 25000, .max = 350000 }, |
440 | .vco = { .min = 1760000, .max = 3510000 }, | |
441 | .n = { .min = 1, .max = 3 }, | |
442 | .m = { .min = 79, .max = 127 }, | |
443 | .m1 = { .min = 12, .max = 22 }, | |
444 | .m2 = { .min = 5, .max = 9 }, | |
445 | .p = { .min = 14, .max = 56 }, | |
446 | .p1 = { .min = 2, .max = 8 }, | |
447 | .p2 = { .dot_limit = 225000, | |
448 | .p2_slow = 7, .p2_fast = 7 }, | |
b91ad0ec ZW |
449 | }; |
450 | ||
273e27ca | 451 | /* LVDS 100mhz refclk limits. */ |
1b6f4958 | 452 | static const struct intel_limit intel_limits_ironlake_single_lvds_100m = { |
273e27ca EA |
453 | .dot = { .min = 25000, .max = 350000 }, |
454 | .vco = { .min = 1760000, .max = 3510000 }, | |
455 | .n = { .min = 1, .max = 2 }, | |
456 | .m = { .min = 79, .max = 126 }, | |
457 | .m1 = { .min = 12, .max = 22 }, | |
458 | .m2 = { .min = 5, .max = 9 }, | |
459 | .p = { .min = 28, .max = 112 }, | |
0206e353 | 460 | .p1 = { .min = 2, .max = 8 }, |
273e27ca EA |
461 | .p2 = { .dot_limit = 225000, |
462 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
463 | }; |
464 | ||
1b6f4958 | 465 | static const struct intel_limit intel_limits_ironlake_dual_lvds_100m = { |
273e27ca EA |
466 | .dot = { .min = 25000, .max = 350000 }, |
467 | .vco = { .min = 1760000, .max = 3510000 }, | |
468 | .n = { .min = 1, .max = 3 }, | |
469 | .m = { .min = 79, .max = 126 }, | |
470 | .m1 = { .min = 12, .max = 22 }, | |
471 | .m2 = { .min = 5, .max = 9 }, | |
472 | .p = { .min = 14, .max = 42 }, | |
0206e353 | 473 | .p1 = { .min = 2, .max = 6 }, |
273e27ca EA |
474 | .p2 = { .dot_limit = 225000, |
475 | .p2_slow = 7, .p2_fast = 7 }, | |
4547668a ZY |
476 | }; |
477 | ||
1b6f4958 | 478 | static const struct intel_limit intel_limits_vlv = { |
f01b7962 VS |
479 | /* |
480 | * These are the data rate limits (measured in fast clocks) | |
481 | * since those are the strictest limits we have. The fast | |
482 | * clock and actual rate limits are more relaxed, so checking | |
483 | * them would make no difference. | |
484 | */ | |
485 | .dot = { .min = 25000 * 5, .max = 270000 * 5 }, | |
75e53986 | 486 | .vco = { .min = 4000000, .max = 6000000 }, |
a0c4da24 | 487 | .n = { .min = 1, .max = 7 }, |
a0c4da24 JB |
488 | .m1 = { .min = 2, .max = 3 }, |
489 | .m2 = { .min = 11, .max = 156 }, | |
b99ab663 | 490 | .p1 = { .min = 2, .max = 3 }, |
5fdc9c49 | 491 | .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */ |
a0c4da24 JB |
492 | }; |
493 | ||
1b6f4958 | 494 | static const struct intel_limit intel_limits_chv = { |
ef9348c8 CML |
495 | /* |
496 | * These are the data rate limits (measured in fast clocks) | |
497 | * since those are the strictest limits we have. The fast | |
498 | * clock and actual rate limits are more relaxed, so checking | |
499 | * them would make no difference. | |
500 | */ | |
501 | .dot = { .min = 25000 * 5, .max = 540000 * 5}, | |
17fe1021 | 502 | .vco = { .min = 4800000, .max = 6480000 }, |
ef9348c8 CML |
503 | .n = { .min = 1, .max = 1 }, |
504 | .m1 = { .min = 2, .max = 2 }, | |
505 | .m2 = { .min = 24 << 22, .max = 175 << 22 }, | |
506 | .p1 = { .min = 2, .max = 4 }, | |
507 | .p2 = { .p2_slow = 1, .p2_fast = 14 }, | |
508 | }; | |
509 | ||
1b6f4958 | 510 | static const struct intel_limit intel_limits_bxt = { |
5ab7b0b7 ID |
511 | /* FIXME: find real dot limits */ |
512 | .dot = { .min = 0, .max = INT_MAX }, | |
e6292556 | 513 | .vco = { .min = 4800000, .max = 6700000 }, |
5ab7b0b7 ID |
514 | .n = { .min = 1, .max = 1 }, |
515 | .m1 = { .min = 2, .max = 2 }, | |
516 | /* FIXME: find real m2 limits */ | |
517 | .m2 = { .min = 2 << 22, .max = 255 << 22 }, | |
518 | .p1 = { .min = 2, .max = 4 }, | |
519 | .p2 = { .p2_slow = 1, .p2_fast = 20 }, | |
520 | }; | |
521 | ||
cdba954e ACO |
522 | static bool |
523 | needs_modeset(struct drm_crtc_state *state) | |
524 | { | |
fc596660 | 525 | return drm_atomic_crtc_needs_modeset(state); |
cdba954e ACO |
526 | } |
527 | ||
e0638cdf PZ |
528 | /** |
529 | * Returns whether any output on the specified pipe is of the specified type | |
530 | */ | |
4093561b | 531 | bool intel_pipe_has_type(struct intel_crtc *crtc, enum intel_output_type type) |
e0638cdf | 532 | { |
409ee761 | 533 | struct drm_device *dev = crtc->base.dev; |
e0638cdf PZ |
534 | struct intel_encoder *encoder; |
535 | ||
409ee761 | 536 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) |
e0638cdf PZ |
537 | if (encoder->type == type) |
538 | return true; | |
539 | ||
540 | return false; | |
541 | } | |
542 | ||
d0737e1d ACO |
543 | /** |
544 | * Returns whether any output on the specified pipe will have the specified | |
545 | * type after a staged modeset is complete, i.e., the same as | |
546 | * intel_pipe_has_type() but looking at encoder->new_crtc instead of | |
547 | * encoder->crtc. | |
548 | */ | |
a93e255f ACO |
549 | static bool intel_pipe_will_have_type(const struct intel_crtc_state *crtc_state, |
550 | int type) | |
d0737e1d | 551 | { |
a93e255f | 552 | struct drm_atomic_state *state = crtc_state->base.state; |
da3ced29 | 553 | struct drm_connector *connector; |
a93e255f | 554 | struct drm_connector_state *connector_state; |
d0737e1d | 555 | struct intel_encoder *encoder; |
a93e255f ACO |
556 | int i, num_connectors = 0; |
557 | ||
da3ced29 | 558 | for_each_connector_in_state(state, connector, connector_state, i) { |
a93e255f ACO |
559 | if (connector_state->crtc != crtc_state->base.crtc) |
560 | continue; | |
561 | ||
562 | num_connectors++; | |
d0737e1d | 563 | |
a93e255f ACO |
564 | encoder = to_intel_encoder(connector_state->best_encoder); |
565 | if (encoder->type == type) | |
d0737e1d | 566 | return true; |
a93e255f ACO |
567 | } |
568 | ||
569 | WARN_ON(num_connectors == 0); | |
d0737e1d ACO |
570 | |
571 | return false; | |
572 | } | |
573 | ||
dccbea3b ID |
574 | /* |
575 | * Platform specific helpers to calculate the port PLL loopback- (clock.m), | |
576 | * and post-divider (clock.p) values, pre- (clock.vco) and post-divided fast | |
577 | * (clock.dot) clock rates. This fast dot clock is fed to the port's IO logic. | |
578 | * The helpers' return value is the rate of the clock that is fed to the | |
579 | * display engine's pipe which can be the above fast dot clock rate or a | |
580 | * divided-down version of it. | |
581 | */ | |
f2b115e6 | 582 | /* m1 is reserved as 0 in Pineview, n is a ring counter */ |
9e2c8475 | 583 | static int pnv_calc_dpll_params(int refclk, struct dpll *clock) |
79e53945 | 584 | { |
2177832f SL |
585 | clock->m = clock->m2 + 2; |
586 | clock->p = clock->p1 * clock->p2; | |
ed5ca77e | 587 | if (WARN_ON(clock->n == 0 || clock->p == 0)) |
dccbea3b | 588 | return 0; |
fb03ac01 VS |
589 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
590 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
591 | |
592 | return clock->dot; | |
2177832f SL |
593 | } |
594 | ||
7429e9d4 DV |
595 | static uint32_t i9xx_dpll_compute_m(struct dpll *dpll) |
596 | { | |
597 | return 5 * (dpll->m1 + 2) + (dpll->m2 + 2); | |
598 | } | |
599 | ||
9e2c8475 | 600 | static int i9xx_calc_dpll_params(int refclk, struct dpll *clock) |
2177832f | 601 | { |
7429e9d4 | 602 | clock->m = i9xx_dpll_compute_m(clock); |
79e53945 | 603 | clock->p = clock->p1 * clock->p2; |
ed5ca77e | 604 | if (WARN_ON(clock->n + 2 == 0 || clock->p == 0)) |
dccbea3b | 605 | return 0; |
fb03ac01 VS |
606 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2); |
607 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
608 | |
609 | return clock->dot; | |
79e53945 JB |
610 | } |
611 | ||
9e2c8475 | 612 | static int vlv_calc_dpll_params(int refclk, struct dpll *clock) |
589eca67 ID |
613 | { |
614 | clock->m = clock->m1 * clock->m2; | |
615 | clock->p = clock->p1 * clock->p2; | |
616 | if (WARN_ON(clock->n == 0 || clock->p == 0)) | |
dccbea3b | 617 | return 0; |
589eca67 ID |
618 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
619 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
620 | |
621 | return clock->dot / 5; | |
589eca67 ID |
622 | } |
623 | ||
9e2c8475 | 624 | int chv_calc_dpll_params(int refclk, struct dpll *clock) |
ef9348c8 CML |
625 | { |
626 | clock->m = clock->m1 * clock->m2; | |
627 | clock->p = clock->p1 * clock->p2; | |
628 | if (WARN_ON(clock->n == 0 || clock->p == 0)) | |
dccbea3b | 629 | return 0; |
ef9348c8 CML |
630 | clock->vco = DIV_ROUND_CLOSEST_ULL((uint64_t)refclk * clock->m, |
631 | clock->n << 22); | |
632 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
633 | |
634 | return clock->dot / 5; | |
ef9348c8 CML |
635 | } |
636 | ||
7c04d1d9 | 637 | #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0) |
79e53945 JB |
638 | /** |
639 | * Returns whether the given set of divisors are valid for a given refclk with | |
640 | * the given connectors. | |
641 | */ | |
642 | ||
1b894b59 | 643 | static bool intel_PLL_is_valid(struct drm_device *dev, |
1b6f4958 | 644 | const struct intel_limit *limit, |
9e2c8475 | 645 | const struct dpll *clock) |
79e53945 | 646 | { |
f01b7962 VS |
647 | if (clock->n < limit->n.min || limit->n.max < clock->n) |
648 | INTELPllInvalid("n out of range\n"); | |
79e53945 | 649 | if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) |
0206e353 | 650 | INTELPllInvalid("p1 out of range\n"); |
79e53945 | 651 | if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) |
0206e353 | 652 | INTELPllInvalid("m2 out of range\n"); |
79e53945 | 653 | if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) |
0206e353 | 654 | INTELPllInvalid("m1 out of range\n"); |
f01b7962 | 655 | |
666a4537 WB |
656 | if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev) && |
657 | !IS_CHERRYVIEW(dev) && !IS_BROXTON(dev)) | |
f01b7962 VS |
658 | if (clock->m1 <= clock->m2) |
659 | INTELPllInvalid("m1 <= m2\n"); | |
660 | ||
666a4537 | 661 | if (!IS_VALLEYVIEW(dev) && !IS_CHERRYVIEW(dev) && !IS_BROXTON(dev)) { |
f01b7962 VS |
662 | if (clock->p < limit->p.min || limit->p.max < clock->p) |
663 | INTELPllInvalid("p out of range\n"); | |
664 | if (clock->m < limit->m.min || limit->m.max < clock->m) | |
665 | INTELPllInvalid("m out of range\n"); | |
666 | } | |
667 | ||
79e53945 | 668 | if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) |
0206e353 | 669 | INTELPllInvalid("vco out of range\n"); |
79e53945 JB |
670 | /* XXX: We may need to be checking "Dot clock" depending on the multiplier, |
671 | * connector, etc., rather than just a single range. | |
672 | */ | |
673 | if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) | |
0206e353 | 674 | INTELPllInvalid("dot out of range\n"); |
79e53945 JB |
675 | |
676 | return true; | |
677 | } | |
678 | ||
3b1429d9 | 679 | static int |
1b6f4958 | 680 | i9xx_select_p2_div(const struct intel_limit *limit, |
3b1429d9 VS |
681 | const struct intel_crtc_state *crtc_state, |
682 | int target) | |
79e53945 | 683 | { |
3b1429d9 | 684 | struct drm_device *dev = crtc_state->base.crtc->dev; |
79e53945 | 685 | |
a93e255f | 686 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
79e53945 | 687 | /* |
a210b028 DV |
688 | * For LVDS just rely on its current settings for dual-channel. |
689 | * We haven't figured out how to reliably set up different | |
690 | * single/dual channel state, if we even can. | |
79e53945 | 691 | */ |
1974cad0 | 692 | if (intel_is_dual_link_lvds(dev)) |
3b1429d9 | 693 | return limit->p2.p2_fast; |
79e53945 | 694 | else |
3b1429d9 | 695 | return limit->p2.p2_slow; |
79e53945 JB |
696 | } else { |
697 | if (target < limit->p2.dot_limit) | |
3b1429d9 | 698 | return limit->p2.p2_slow; |
79e53945 | 699 | else |
3b1429d9 | 700 | return limit->p2.p2_fast; |
79e53945 | 701 | } |
3b1429d9 VS |
702 | } |
703 | ||
70e8aa21 ACO |
704 | /* |
705 | * Returns a set of divisors for the desired target clock with the given | |
706 | * refclk, or FALSE. The returned values represent the clock equation: | |
707 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
708 | * | |
709 | * Target and reference clocks are specified in kHz. | |
710 | * | |
711 | * If match_clock is provided, then best_clock P divider must match the P | |
712 | * divider from @match_clock used for LVDS downclocking. | |
713 | */ | |
3b1429d9 | 714 | static bool |
1b6f4958 | 715 | i9xx_find_best_dpll(const struct intel_limit *limit, |
3b1429d9 | 716 | struct intel_crtc_state *crtc_state, |
9e2c8475 ACO |
717 | int target, int refclk, struct dpll *match_clock, |
718 | struct dpll *best_clock) | |
3b1429d9 VS |
719 | { |
720 | struct drm_device *dev = crtc_state->base.crtc->dev; | |
9e2c8475 | 721 | struct dpll clock; |
3b1429d9 | 722 | int err = target; |
79e53945 | 723 | |
0206e353 | 724 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 725 | |
3b1429d9 VS |
726 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); |
727 | ||
42158660 ZY |
728 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
729 | clock.m1++) { | |
730 | for (clock.m2 = limit->m2.min; | |
731 | clock.m2 <= limit->m2.max; clock.m2++) { | |
c0efc387 | 732 | if (clock.m2 >= clock.m1) |
42158660 ZY |
733 | break; |
734 | for (clock.n = limit->n.min; | |
735 | clock.n <= limit->n.max; clock.n++) { | |
736 | for (clock.p1 = limit->p1.min; | |
737 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
738 | int this_err; |
739 | ||
dccbea3b | 740 | i9xx_calc_dpll_params(refclk, &clock); |
ac58c3f0 DV |
741 | if (!intel_PLL_is_valid(dev, limit, |
742 | &clock)) | |
743 | continue; | |
744 | if (match_clock && | |
745 | clock.p != match_clock->p) | |
746 | continue; | |
747 | ||
748 | this_err = abs(clock.dot - target); | |
749 | if (this_err < err) { | |
750 | *best_clock = clock; | |
751 | err = this_err; | |
752 | } | |
753 | } | |
754 | } | |
755 | } | |
756 | } | |
757 | ||
758 | return (err != target); | |
759 | } | |
760 | ||
70e8aa21 ACO |
761 | /* |
762 | * Returns a set of divisors for the desired target clock with the given | |
763 | * refclk, or FALSE. The returned values represent the clock equation: | |
764 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
765 | * | |
766 | * Target and reference clocks are specified in kHz. | |
767 | * | |
768 | * If match_clock is provided, then best_clock P divider must match the P | |
769 | * divider from @match_clock used for LVDS downclocking. | |
770 | */ | |
ac58c3f0 | 771 | static bool |
1b6f4958 | 772 | pnv_find_best_dpll(const struct intel_limit *limit, |
a93e255f | 773 | struct intel_crtc_state *crtc_state, |
9e2c8475 ACO |
774 | int target, int refclk, struct dpll *match_clock, |
775 | struct dpll *best_clock) | |
79e53945 | 776 | { |
3b1429d9 | 777 | struct drm_device *dev = crtc_state->base.crtc->dev; |
9e2c8475 | 778 | struct dpll clock; |
79e53945 JB |
779 | int err = target; |
780 | ||
0206e353 | 781 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 782 | |
3b1429d9 VS |
783 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); |
784 | ||
42158660 ZY |
785 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
786 | clock.m1++) { | |
787 | for (clock.m2 = limit->m2.min; | |
788 | clock.m2 <= limit->m2.max; clock.m2++) { | |
42158660 ZY |
789 | for (clock.n = limit->n.min; |
790 | clock.n <= limit->n.max; clock.n++) { | |
791 | for (clock.p1 = limit->p1.min; | |
792 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
793 | int this_err; |
794 | ||
dccbea3b | 795 | pnv_calc_dpll_params(refclk, &clock); |
1b894b59 CW |
796 | if (!intel_PLL_is_valid(dev, limit, |
797 | &clock)) | |
79e53945 | 798 | continue; |
cec2f356 SP |
799 | if (match_clock && |
800 | clock.p != match_clock->p) | |
801 | continue; | |
79e53945 JB |
802 | |
803 | this_err = abs(clock.dot - target); | |
804 | if (this_err < err) { | |
805 | *best_clock = clock; | |
806 | err = this_err; | |
807 | } | |
808 | } | |
809 | } | |
810 | } | |
811 | } | |
812 | ||
813 | return (err != target); | |
814 | } | |
815 | ||
997c030c ACO |
816 | /* |
817 | * Returns a set of divisors for the desired target clock with the given | |
818 | * refclk, or FALSE. The returned values represent the clock equation: | |
819 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
70e8aa21 ACO |
820 | * |
821 | * Target and reference clocks are specified in kHz. | |
822 | * | |
823 | * If match_clock is provided, then best_clock P divider must match the P | |
824 | * divider from @match_clock used for LVDS downclocking. | |
997c030c | 825 | */ |
d4906093 | 826 | static bool |
1b6f4958 | 827 | g4x_find_best_dpll(const struct intel_limit *limit, |
a93e255f | 828 | struct intel_crtc_state *crtc_state, |
9e2c8475 ACO |
829 | int target, int refclk, struct dpll *match_clock, |
830 | struct dpll *best_clock) | |
d4906093 | 831 | { |
3b1429d9 | 832 | struct drm_device *dev = crtc_state->base.crtc->dev; |
9e2c8475 | 833 | struct dpll clock; |
d4906093 | 834 | int max_n; |
3b1429d9 | 835 | bool found = false; |
6ba770dc AJ |
836 | /* approximately equals target * 0.00585 */ |
837 | int err_most = (target >> 8) + (target >> 9); | |
d4906093 ML |
838 | |
839 | memset(best_clock, 0, sizeof(*best_clock)); | |
3b1429d9 VS |
840 | |
841 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); | |
842 | ||
d4906093 | 843 | max_n = limit->n.max; |
f77f13e2 | 844 | /* based on hardware requirement, prefer smaller n to precision */ |
d4906093 | 845 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
f77f13e2 | 846 | /* based on hardware requirement, prefere larger m1,m2 */ |
d4906093 ML |
847 | for (clock.m1 = limit->m1.max; |
848 | clock.m1 >= limit->m1.min; clock.m1--) { | |
849 | for (clock.m2 = limit->m2.max; | |
850 | clock.m2 >= limit->m2.min; clock.m2--) { | |
851 | for (clock.p1 = limit->p1.max; | |
852 | clock.p1 >= limit->p1.min; clock.p1--) { | |
853 | int this_err; | |
854 | ||
dccbea3b | 855 | i9xx_calc_dpll_params(refclk, &clock); |
1b894b59 CW |
856 | if (!intel_PLL_is_valid(dev, limit, |
857 | &clock)) | |
d4906093 | 858 | continue; |
1b894b59 CW |
859 | |
860 | this_err = abs(clock.dot - target); | |
d4906093 ML |
861 | if (this_err < err_most) { |
862 | *best_clock = clock; | |
863 | err_most = this_err; | |
864 | max_n = clock.n; | |
865 | found = true; | |
866 | } | |
867 | } | |
868 | } | |
869 | } | |
870 | } | |
2c07245f ZW |
871 | return found; |
872 | } | |
873 | ||
d5dd62bd ID |
874 | /* |
875 | * Check if the calculated PLL configuration is more optimal compared to the | |
876 | * best configuration and error found so far. Return the calculated error. | |
877 | */ | |
878 | static bool vlv_PLL_is_optimal(struct drm_device *dev, int target_freq, | |
9e2c8475 ACO |
879 | const struct dpll *calculated_clock, |
880 | const struct dpll *best_clock, | |
d5dd62bd ID |
881 | unsigned int best_error_ppm, |
882 | unsigned int *error_ppm) | |
883 | { | |
9ca3ba01 ID |
884 | /* |
885 | * For CHV ignore the error and consider only the P value. | |
886 | * Prefer a bigger P value based on HW requirements. | |
887 | */ | |
888 | if (IS_CHERRYVIEW(dev)) { | |
889 | *error_ppm = 0; | |
890 | ||
891 | return calculated_clock->p > best_clock->p; | |
892 | } | |
893 | ||
24be4e46 ID |
894 | if (WARN_ON_ONCE(!target_freq)) |
895 | return false; | |
896 | ||
d5dd62bd ID |
897 | *error_ppm = div_u64(1000000ULL * |
898 | abs(target_freq - calculated_clock->dot), | |
899 | target_freq); | |
900 | /* | |
901 | * Prefer a better P value over a better (smaller) error if the error | |
902 | * is small. Ensure this preference for future configurations too by | |
903 | * setting the error to 0. | |
904 | */ | |
905 | if (*error_ppm < 100 && calculated_clock->p > best_clock->p) { | |
906 | *error_ppm = 0; | |
907 | ||
908 | return true; | |
909 | } | |
910 | ||
911 | return *error_ppm + 10 < best_error_ppm; | |
912 | } | |
913 | ||
65b3d6a9 ACO |
914 | /* |
915 | * Returns a set of divisors for the desired target clock with the given | |
916 | * refclk, or FALSE. The returned values represent the clock equation: | |
917 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
918 | */ | |
a0c4da24 | 919 | static bool |
1b6f4958 | 920 | vlv_find_best_dpll(const struct intel_limit *limit, |
a93e255f | 921 | struct intel_crtc_state *crtc_state, |
9e2c8475 ACO |
922 | int target, int refclk, struct dpll *match_clock, |
923 | struct dpll *best_clock) | |
a0c4da24 | 924 | { |
a93e255f | 925 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); |
a919ff14 | 926 | struct drm_device *dev = crtc->base.dev; |
9e2c8475 | 927 | struct dpll clock; |
69e4f900 | 928 | unsigned int bestppm = 1000000; |
27e639bf VS |
929 | /* min update 19.2 MHz */ |
930 | int max_n = min(limit->n.max, refclk / 19200); | |
49e497ef | 931 | bool found = false; |
a0c4da24 | 932 | |
6b4bf1c4 VS |
933 | target *= 5; /* fast clock */ |
934 | ||
935 | memset(best_clock, 0, sizeof(*best_clock)); | |
a0c4da24 JB |
936 | |
937 | /* based on hardware requirement, prefer smaller n to precision */ | |
27e639bf | 938 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
811bbf05 | 939 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { |
889059d8 | 940 | for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow; |
c1a9ae43 | 941 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { |
6b4bf1c4 | 942 | clock.p = clock.p1 * clock.p2; |
a0c4da24 | 943 | /* based on hardware requirement, prefer bigger m1,m2 values */ |
6b4bf1c4 | 944 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) { |
d5dd62bd | 945 | unsigned int ppm; |
69e4f900 | 946 | |
6b4bf1c4 VS |
947 | clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n, |
948 | refclk * clock.m1); | |
949 | ||
dccbea3b | 950 | vlv_calc_dpll_params(refclk, &clock); |
43b0ac53 | 951 | |
f01b7962 VS |
952 | if (!intel_PLL_is_valid(dev, limit, |
953 | &clock)) | |
43b0ac53 VS |
954 | continue; |
955 | ||
d5dd62bd ID |
956 | if (!vlv_PLL_is_optimal(dev, target, |
957 | &clock, | |
958 | best_clock, | |
959 | bestppm, &ppm)) | |
960 | continue; | |
6b4bf1c4 | 961 | |
d5dd62bd ID |
962 | *best_clock = clock; |
963 | bestppm = ppm; | |
964 | found = true; | |
a0c4da24 JB |
965 | } |
966 | } | |
967 | } | |
968 | } | |
a0c4da24 | 969 | |
49e497ef | 970 | return found; |
a0c4da24 | 971 | } |
a4fc5ed6 | 972 | |
65b3d6a9 ACO |
973 | /* |
974 | * Returns a set of divisors for the desired target clock with the given | |
975 | * refclk, or FALSE. The returned values represent the clock equation: | |
976 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
977 | */ | |
ef9348c8 | 978 | static bool |
1b6f4958 | 979 | chv_find_best_dpll(const struct intel_limit *limit, |
a93e255f | 980 | struct intel_crtc_state *crtc_state, |
9e2c8475 ACO |
981 | int target, int refclk, struct dpll *match_clock, |
982 | struct dpll *best_clock) | |
ef9348c8 | 983 | { |
a93e255f | 984 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); |
a919ff14 | 985 | struct drm_device *dev = crtc->base.dev; |
9ca3ba01 | 986 | unsigned int best_error_ppm; |
9e2c8475 | 987 | struct dpll clock; |
ef9348c8 CML |
988 | uint64_t m2; |
989 | int found = false; | |
990 | ||
991 | memset(best_clock, 0, sizeof(*best_clock)); | |
9ca3ba01 | 992 | best_error_ppm = 1000000; |
ef9348c8 CML |
993 | |
994 | /* | |
995 | * Based on hardware doc, the n always set to 1, and m1 always | |
996 | * set to 2. If requires to support 200Mhz refclk, we need to | |
997 | * revisit this because n may not 1 anymore. | |
998 | */ | |
999 | clock.n = 1, clock.m1 = 2; | |
1000 | target *= 5; /* fast clock */ | |
1001 | ||
1002 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { | |
1003 | for (clock.p2 = limit->p2.p2_fast; | |
1004 | clock.p2 >= limit->p2.p2_slow; | |
1005 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { | |
9ca3ba01 | 1006 | unsigned int error_ppm; |
ef9348c8 CML |
1007 | |
1008 | clock.p = clock.p1 * clock.p2; | |
1009 | ||
1010 | m2 = DIV_ROUND_CLOSEST_ULL(((uint64_t)target * clock.p * | |
1011 | clock.n) << 22, refclk * clock.m1); | |
1012 | ||
1013 | if (m2 > INT_MAX/clock.m1) | |
1014 | continue; | |
1015 | ||
1016 | clock.m2 = m2; | |
1017 | ||
dccbea3b | 1018 | chv_calc_dpll_params(refclk, &clock); |
ef9348c8 CML |
1019 | |
1020 | if (!intel_PLL_is_valid(dev, limit, &clock)) | |
1021 | continue; | |
1022 | ||
9ca3ba01 ID |
1023 | if (!vlv_PLL_is_optimal(dev, target, &clock, best_clock, |
1024 | best_error_ppm, &error_ppm)) | |
1025 | continue; | |
1026 | ||
1027 | *best_clock = clock; | |
1028 | best_error_ppm = error_ppm; | |
1029 | found = true; | |
ef9348c8 CML |
1030 | } |
1031 | } | |
1032 | ||
1033 | return found; | |
1034 | } | |
1035 | ||
5ab7b0b7 | 1036 | bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock, |
9e2c8475 | 1037 | struct dpll *best_clock) |
5ab7b0b7 | 1038 | { |
65b3d6a9 | 1039 | int refclk = 100000; |
1b6f4958 | 1040 | const struct intel_limit *limit = &intel_limits_bxt; |
5ab7b0b7 | 1041 | |
65b3d6a9 | 1042 | return chv_find_best_dpll(limit, crtc_state, |
5ab7b0b7 ID |
1043 | target_clock, refclk, NULL, best_clock); |
1044 | } | |
1045 | ||
20ddf665 VS |
1046 | bool intel_crtc_active(struct drm_crtc *crtc) |
1047 | { | |
1048 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1049 | ||
1050 | /* Be paranoid as we can arrive here with only partial | |
1051 | * state retrieved from the hardware during setup. | |
1052 | * | |
241bfc38 | 1053 | * We can ditch the adjusted_mode.crtc_clock check as soon |
20ddf665 VS |
1054 | * as Haswell has gained clock readout/fastboot support. |
1055 | * | |
66e514c1 | 1056 | * We can ditch the crtc->primary->fb check as soon as we can |
20ddf665 | 1057 | * properly reconstruct framebuffers. |
c3d1f436 MR |
1058 | * |
1059 | * FIXME: The intel_crtc->active here should be switched to | |
1060 | * crtc->state->active once we have proper CRTC states wired up | |
1061 | * for atomic. | |
20ddf665 | 1062 | */ |
c3d1f436 | 1063 | return intel_crtc->active && crtc->primary->state->fb && |
6e3c9717 | 1064 | intel_crtc->config->base.adjusted_mode.crtc_clock; |
20ddf665 VS |
1065 | } |
1066 | ||
a5c961d1 PZ |
1067 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
1068 | enum pipe pipe) | |
1069 | { | |
1070 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
1071 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
1072 | ||
6e3c9717 | 1073 | return intel_crtc->config->cpu_transcoder; |
a5c961d1 PZ |
1074 | } |
1075 | ||
fbf49ea2 VS |
1076 | static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe) |
1077 | { | |
1078 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 1079 | i915_reg_t reg = PIPEDSL(pipe); |
fbf49ea2 VS |
1080 | u32 line1, line2; |
1081 | u32 line_mask; | |
1082 | ||
1083 | if (IS_GEN2(dev)) | |
1084 | line_mask = DSL_LINEMASK_GEN2; | |
1085 | else | |
1086 | line_mask = DSL_LINEMASK_GEN3; | |
1087 | ||
1088 | line1 = I915_READ(reg) & line_mask; | |
6adfb1ef | 1089 | msleep(5); |
fbf49ea2 VS |
1090 | line2 = I915_READ(reg) & line_mask; |
1091 | ||
1092 | return line1 == line2; | |
1093 | } | |
1094 | ||
ab7ad7f6 KP |
1095 | /* |
1096 | * intel_wait_for_pipe_off - wait for pipe to turn off | |
575f7ab7 | 1097 | * @crtc: crtc whose pipe to wait for |
9d0498a2 JB |
1098 | * |
1099 | * After disabling a pipe, we can't wait for vblank in the usual way, | |
1100 | * spinning on the vblank interrupt status bit, since we won't actually | |
1101 | * see an interrupt when the pipe is disabled. | |
1102 | * | |
ab7ad7f6 KP |
1103 | * On Gen4 and above: |
1104 | * wait for the pipe register state bit to turn off | |
1105 | * | |
1106 | * Otherwise: | |
1107 | * wait for the display line value to settle (it usually | |
1108 | * ends up stopping at the start of the next frame). | |
58e10eb9 | 1109 | * |
9d0498a2 | 1110 | */ |
575f7ab7 | 1111 | static void intel_wait_for_pipe_off(struct intel_crtc *crtc) |
9d0498a2 | 1112 | { |
575f7ab7 | 1113 | struct drm_device *dev = crtc->base.dev; |
9d0498a2 | 1114 | struct drm_i915_private *dev_priv = dev->dev_private; |
6e3c9717 | 1115 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
575f7ab7 | 1116 | enum pipe pipe = crtc->pipe; |
ab7ad7f6 KP |
1117 | |
1118 | if (INTEL_INFO(dev)->gen >= 4) { | |
f0f59a00 | 1119 | i915_reg_t reg = PIPECONF(cpu_transcoder); |
ab7ad7f6 KP |
1120 | |
1121 | /* Wait for the Pipe State to go off */ | |
58e10eb9 CW |
1122 | if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0, |
1123 | 100)) | |
284637d9 | 1124 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 1125 | } else { |
ab7ad7f6 | 1126 | /* Wait for the display line to settle */ |
fbf49ea2 | 1127 | if (wait_for(pipe_dsl_stopped(dev, pipe), 100)) |
284637d9 | 1128 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 1129 | } |
79e53945 JB |
1130 | } |
1131 | ||
b24e7179 | 1132 | /* Only for pre-ILK configs */ |
55607e8a DV |
1133 | void assert_pll(struct drm_i915_private *dev_priv, |
1134 | enum pipe pipe, bool state) | |
b24e7179 | 1135 | { |
b24e7179 JB |
1136 | u32 val; |
1137 | bool cur_state; | |
1138 | ||
649636ef | 1139 | val = I915_READ(DPLL(pipe)); |
b24e7179 | 1140 | cur_state = !!(val & DPLL_VCO_ENABLE); |
e2c719b7 | 1141 | I915_STATE_WARN(cur_state != state, |
b24e7179 | 1142 | "PLL state assertion failure (expected %s, current %s)\n", |
87ad3212 | 1143 | onoff(state), onoff(cur_state)); |
b24e7179 | 1144 | } |
b24e7179 | 1145 | |
23538ef1 | 1146 | /* XXX: the dsi pll is shared between MIPI DSI ports */ |
8563b1e8 | 1147 | void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state) |
23538ef1 JN |
1148 | { |
1149 | u32 val; | |
1150 | bool cur_state; | |
1151 | ||
a580516d | 1152 | mutex_lock(&dev_priv->sb_lock); |
23538ef1 | 1153 | val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL); |
a580516d | 1154 | mutex_unlock(&dev_priv->sb_lock); |
23538ef1 JN |
1155 | |
1156 | cur_state = val & DSI_PLL_VCO_EN; | |
e2c719b7 | 1157 | I915_STATE_WARN(cur_state != state, |
23538ef1 | 1158 | "DSI PLL state assertion failure (expected %s, current %s)\n", |
87ad3212 | 1159 | onoff(state), onoff(cur_state)); |
23538ef1 | 1160 | } |
23538ef1 | 1161 | |
040484af JB |
1162 | static void assert_fdi_tx(struct drm_i915_private *dev_priv, |
1163 | enum pipe pipe, bool state) | |
1164 | { | |
040484af | 1165 | bool cur_state; |
ad80a810 PZ |
1166 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1167 | pipe); | |
040484af | 1168 | |
2d1fe073 | 1169 | if (HAS_DDI(dev_priv)) { |
affa9354 | 1170 | /* DDI does not have a specific FDI_TX register */ |
649636ef | 1171 | u32 val = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder)); |
ad80a810 | 1172 | cur_state = !!(val & TRANS_DDI_FUNC_ENABLE); |
bf507ef7 | 1173 | } else { |
649636ef | 1174 | u32 val = I915_READ(FDI_TX_CTL(pipe)); |
bf507ef7 ED |
1175 | cur_state = !!(val & FDI_TX_ENABLE); |
1176 | } | |
e2c719b7 | 1177 | I915_STATE_WARN(cur_state != state, |
040484af | 1178 | "FDI TX state assertion failure (expected %s, current %s)\n", |
87ad3212 | 1179 | onoff(state), onoff(cur_state)); |
040484af JB |
1180 | } |
1181 | #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true) | |
1182 | #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false) | |
1183 | ||
1184 | static void assert_fdi_rx(struct drm_i915_private *dev_priv, | |
1185 | enum pipe pipe, bool state) | |
1186 | { | |
040484af JB |
1187 | u32 val; |
1188 | bool cur_state; | |
1189 | ||
649636ef | 1190 | val = I915_READ(FDI_RX_CTL(pipe)); |
d63fa0dc | 1191 | cur_state = !!(val & FDI_RX_ENABLE); |
e2c719b7 | 1192 | I915_STATE_WARN(cur_state != state, |
040484af | 1193 | "FDI RX state assertion failure (expected %s, current %s)\n", |
87ad3212 | 1194 | onoff(state), onoff(cur_state)); |
040484af JB |
1195 | } |
1196 | #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true) | |
1197 | #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false) | |
1198 | ||
1199 | static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv, | |
1200 | enum pipe pipe) | |
1201 | { | |
040484af JB |
1202 | u32 val; |
1203 | ||
1204 | /* ILK FDI PLL is always enabled */ | |
7e22dbbb | 1205 | if (IS_GEN5(dev_priv)) |
040484af JB |
1206 | return; |
1207 | ||
bf507ef7 | 1208 | /* On Haswell, DDI ports are responsible for the FDI PLL setup */ |
2d1fe073 | 1209 | if (HAS_DDI(dev_priv)) |
bf507ef7 ED |
1210 | return; |
1211 | ||
649636ef | 1212 | val = I915_READ(FDI_TX_CTL(pipe)); |
e2c719b7 | 1213 | I915_STATE_WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n"); |
040484af JB |
1214 | } |
1215 | ||
55607e8a DV |
1216 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1217 | enum pipe pipe, bool state) | |
040484af | 1218 | { |
040484af | 1219 | u32 val; |
55607e8a | 1220 | bool cur_state; |
040484af | 1221 | |
649636ef | 1222 | val = I915_READ(FDI_RX_CTL(pipe)); |
55607e8a | 1223 | cur_state = !!(val & FDI_RX_PLL_ENABLE); |
e2c719b7 | 1224 | I915_STATE_WARN(cur_state != state, |
55607e8a | 1225 | "FDI RX PLL assertion failure (expected %s, current %s)\n", |
87ad3212 | 1226 | onoff(state), onoff(cur_state)); |
040484af JB |
1227 | } |
1228 | ||
b680c37a DV |
1229 | void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1230 | enum pipe pipe) | |
ea0760cf | 1231 | { |
bedd4dba | 1232 | struct drm_device *dev = dev_priv->dev; |
f0f59a00 | 1233 | i915_reg_t pp_reg; |
ea0760cf JB |
1234 | u32 val; |
1235 | enum pipe panel_pipe = PIPE_A; | |
0de3b485 | 1236 | bool locked = true; |
ea0760cf | 1237 | |
bedd4dba JN |
1238 | if (WARN_ON(HAS_DDI(dev))) |
1239 | return; | |
1240 | ||
1241 | if (HAS_PCH_SPLIT(dev)) { | |
1242 | u32 port_sel; | |
1243 | ||
ea0760cf | 1244 | pp_reg = PCH_PP_CONTROL; |
bedd4dba JN |
1245 | port_sel = I915_READ(PCH_PP_ON_DELAYS) & PANEL_PORT_SELECT_MASK; |
1246 | ||
1247 | if (port_sel == PANEL_PORT_SELECT_LVDS && | |
1248 | I915_READ(PCH_LVDS) & LVDS_PIPEB_SELECT) | |
1249 | panel_pipe = PIPE_B; | |
1250 | /* XXX: else fix for eDP */ | |
666a4537 | 1251 | } else if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { |
bedd4dba JN |
1252 | /* presumably write lock depends on pipe, not port select */ |
1253 | pp_reg = VLV_PIPE_PP_CONTROL(pipe); | |
1254 | panel_pipe = pipe; | |
ea0760cf JB |
1255 | } else { |
1256 | pp_reg = PP_CONTROL; | |
bedd4dba JN |
1257 | if (I915_READ(LVDS) & LVDS_PIPEB_SELECT) |
1258 | panel_pipe = PIPE_B; | |
ea0760cf JB |
1259 | } |
1260 | ||
1261 | val = I915_READ(pp_reg); | |
1262 | if (!(val & PANEL_POWER_ON) || | |
ec49ba2d | 1263 | ((val & PANEL_UNLOCK_MASK) == PANEL_UNLOCK_REGS)) |
ea0760cf JB |
1264 | locked = false; |
1265 | ||
e2c719b7 | 1266 | I915_STATE_WARN(panel_pipe == pipe && locked, |
ea0760cf | 1267 | "panel assertion failure, pipe %c regs locked\n", |
9db4a9c7 | 1268 | pipe_name(pipe)); |
ea0760cf JB |
1269 | } |
1270 | ||
93ce0ba6 JN |
1271 | static void assert_cursor(struct drm_i915_private *dev_priv, |
1272 | enum pipe pipe, bool state) | |
1273 | { | |
1274 | struct drm_device *dev = dev_priv->dev; | |
1275 | bool cur_state; | |
1276 | ||
d9d82081 | 1277 | if (IS_845G(dev) || IS_I865G(dev)) |
0b87c24e | 1278 | cur_state = I915_READ(CURCNTR(PIPE_A)) & CURSOR_ENABLE; |
d9d82081 | 1279 | else |
5efb3e28 | 1280 | cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE; |
93ce0ba6 | 1281 | |
e2c719b7 | 1282 | I915_STATE_WARN(cur_state != state, |
93ce0ba6 | 1283 | "cursor on pipe %c assertion failure (expected %s, current %s)\n", |
87ad3212 | 1284 | pipe_name(pipe), onoff(state), onoff(cur_state)); |
93ce0ba6 JN |
1285 | } |
1286 | #define assert_cursor_enabled(d, p) assert_cursor(d, p, true) | |
1287 | #define assert_cursor_disabled(d, p) assert_cursor(d, p, false) | |
1288 | ||
b840d907 JB |
1289 | void assert_pipe(struct drm_i915_private *dev_priv, |
1290 | enum pipe pipe, bool state) | |
b24e7179 | 1291 | { |
63d7bbe9 | 1292 | bool cur_state; |
702e7a56 PZ |
1293 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1294 | pipe); | |
4feed0eb | 1295 | enum intel_display_power_domain power_domain; |
b24e7179 | 1296 | |
b6b5d049 VS |
1297 | /* if we need the pipe quirk it must be always on */ |
1298 | if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || | |
1299 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
8e636784 DV |
1300 | state = true; |
1301 | ||
4feed0eb ID |
1302 | power_domain = POWER_DOMAIN_TRANSCODER(cpu_transcoder); |
1303 | if (intel_display_power_get_if_enabled(dev_priv, power_domain)) { | |
649636ef | 1304 | u32 val = I915_READ(PIPECONF(cpu_transcoder)); |
69310161 | 1305 | cur_state = !!(val & PIPECONF_ENABLE); |
4feed0eb ID |
1306 | |
1307 | intel_display_power_put(dev_priv, power_domain); | |
1308 | } else { | |
1309 | cur_state = false; | |
69310161 PZ |
1310 | } |
1311 | ||
e2c719b7 | 1312 | I915_STATE_WARN(cur_state != state, |
63d7bbe9 | 1313 | "pipe %c assertion failure (expected %s, current %s)\n", |
87ad3212 | 1314 | pipe_name(pipe), onoff(state), onoff(cur_state)); |
b24e7179 JB |
1315 | } |
1316 | ||
931872fc CW |
1317 | static void assert_plane(struct drm_i915_private *dev_priv, |
1318 | enum plane plane, bool state) | |
b24e7179 | 1319 | { |
b24e7179 | 1320 | u32 val; |
931872fc | 1321 | bool cur_state; |
b24e7179 | 1322 | |
649636ef | 1323 | val = I915_READ(DSPCNTR(plane)); |
931872fc | 1324 | cur_state = !!(val & DISPLAY_PLANE_ENABLE); |
e2c719b7 | 1325 | I915_STATE_WARN(cur_state != state, |
931872fc | 1326 | "plane %c assertion failure (expected %s, current %s)\n", |
87ad3212 | 1327 | plane_name(plane), onoff(state), onoff(cur_state)); |
b24e7179 JB |
1328 | } |
1329 | ||
931872fc CW |
1330 | #define assert_plane_enabled(d, p) assert_plane(d, p, true) |
1331 | #define assert_plane_disabled(d, p) assert_plane(d, p, false) | |
1332 | ||
b24e7179 JB |
1333 | static void assert_planes_disabled(struct drm_i915_private *dev_priv, |
1334 | enum pipe pipe) | |
1335 | { | |
653e1026 | 1336 | struct drm_device *dev = dev_priv->dev; |
649636ef | 1337 | int i; |
b24e7179 | 1338 | |
653e1026 VS |
1339 | /* Primary planes are fixed to pipes on gen4+ */ |
1340 | if (INTEL_INFO(dev)->gen >= 4) { | |
649636ef | 1341 | u32 val = I915_READ(DSPCNTR(pipe)); |
e2c719b7 | 1342 | I915_STATE_WARN(val & DISPLAY_PLANE_ENABLE, |
28c05794 AJ |
1343 | "plane %c assertion failure, should be disabled but not\n", |
1344 | plane_name(pipe)); | |
19ec1358 | 1345 | return; |
28c05794 | 1346 | } |
19ec1358 | 1347 | |
b24e7179 | 1348 | /* Need to check both planes against the pipe */ |
055e393f | 1349 | for_each_pipe(dev_priv, i) { |
649636ef VS |
1350 | u32 val = I915_READ(DSPCNTR(i)); |
1351 | enum pipe cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >> | |
b24e7179 | 1352 | DISPPLANE_SEL_PIPE_SHIFT; |
e2c719b7 | 1353 | I915_STATE_WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe, |
9db4a9c7 JB |
1354 | "plane %c assertion failure, should be off on pipe %c but is still active\n", |
1355 | plane_name(i), pipe_name(pipe)); | |
b24e7179 JB |
1356 | } |
1357 | } | |
1358 | ||
19332d7a JB |
1359 | static void assert_sprites_disabled(struct drm_i915_private *dev_priv, |
1360 | enum pipe pipe) | |
1361 | { | |
20674eef | 1362 | struct drm_device *dev = dev_priv->dev; |
649636ef | 1363 | int sprite; |
19332d7a | 1364 | |
7feb8b88 | 1365 | if (INTEL_INFO(dev)->gen >= 9) { |
3bdcfc0c | 1366 | for_each_sprite(dev_priv, pipe, sprite) { |
649636ef | 1367 | u32 val = I915_READ(PLANE_CTL(pipe, sprite)); |
e2c719b7 | 1368 | I915_STATE_WARN(val & PLANE_CTL_ENABLE, |
7feb8b88 DL |
1369 | "plane %d assertion failure, should be off on pipe %c but is still active\n", |
1370 | sprite, pipe_name(pipe)); | |
1371 | } | |
666a4537 | 1372 | } else if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { |
3bdcfc0c | 1373 | for_each_sprite(dev_priv, pipe, sprite) { |
649636ef | 1374 | u32 val = I915_READ(SPCNTR(pipe, sprite)); |
e2c719b7 | 1375 | I915_STATE_WARN(val & SP_ENABLE, |
20674eef | 1376 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
1fe47785 | 1377 | sprite_name(pipe, sprite), pipe_name(pipe)); |
20674eef VS |
1378 | } |
1379 | } else if (INTEL_INFO(dev)->gen >= 7) { | |
649636ef | 1380 | u32 val = I915_READ(SPRCTL(pipe)); |
e2c719b7 | 1381 | I915_STATE_WARN(val & SPRITE_ENABLE, |
06da8da2 | 1382 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef VS |
1383 | plane_name(pipe), pipe_name(pipe)); |
1384 | } else if (INTEL_INFO(dev)->gen >= 5) { | |
649636ef | 1385 | u32 val = I915_READ(DVSCNTR(pipe)); |
e2c719b7 | 1386 | I915_STATE_WARN(val & DVS_ENABLE, |
06da8da2 | 1387 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef | 1388 | plane_name(pipe), pipe_name(pipe)); |
19332d7a JB |
1389 | } |
1390 | } | |
1391 | ||
08c71e5e VS |
1392 | static void assert_vblank_disabled(struct drm_crtc *crtc) |
1393 | { | |
e2c719b7 | 1394 | if (I915_STATE_WARN_ON(drm_crtc_vblank_get(crtc) == 0)) |
08c71e5e VS |
1395 | drm_crtc_vblank_put(crtc); |
1396 | } | |
1397 | ||
7abd4b35 ACO |
1398 | void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1399 | enum pipe pipe) | |
92f2584a | 1400 | { |
92f2584a JB |
1401 | u32 val; |
1402 | bool enabled; | |
1403 | ||
649636ef | 1404 | val = I915_READ(PCH_TRANSCONF(pipe)); |
92f2584a | 1405 | enabled = !!(val & TRANS_ENABLE); |
e2c719b7 | 1406 | I915_STATE_WARN(enabled, |
9db4a9c7 JB |
1407 | "transcoder assertion failed, should be off on pipe %c but is still active\n", |
1408 | pipe_name(pipe)); | |
92f2584a JB |
1409 | } |
1410 | ||
4e634389 KP |
1411 | static bool dp_pipe_enabled(struct drm_i915_private *dev_priv, |
1412 | enum pipe pipe, u32 port_sel, u32 val) | |
f0575e92 KP |
1413 | { |
1414 | if ((val & DP_PORT_EN) == 0) | |
1415 | return false; | |
1416 | ||
2d1fe073 | 1417 | if (HAS_PCH_CPT(dev_priv)) { |
f0f59a00 | 1418 | u32 trans_dp_ctl = I915_READ(TRANS_DP_CTL(pipe)); |
f0575e92 KP |
1419 | if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel) |
1420 | return false; | |
2d1fe073 | 1421 | } else if (IS_CHERRYVIEW(dev_priv)) { |
44f37d1f CML |
1422 | if ((val & DP_PIPE_MASK_CHV) != DP_PIPE_SELECT_CHV(pipe)) |
1423 | return false; | |
f0575e92 KP |
1424 | } else { |
1425 | if ((val & DP_PIPE_MASK) != (pipe << 30)) | |
1426 | return false; | |
1427 | } | |
1428 | return true; | |
1429 | } | |
1430 | ||
1519b995 KP |
1431 | static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv, |
1432 | enum pipe pipe, u32 val) | |
1433 | { | |
dc0fa718 | 1434 | if ((val & SDVO_ENABLE) == 0) |
1519b995 KP |
1435 | return false; |
1436 | ||
2d1fe073 | 1437 | if (HAS_PCH_CPT(dev_priv)) { |
dc0fa718 | 1438 | if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe)) |
1519b995 | 1439 | return false; |
2d1fe073 | 1440 | } else if (IS_CHERRYVIEW(dev_priv)) { |
44f37d1f CML |
1441 | if ((val & SDVO_PIPE_SEL_MASK_CHV) != SDVO_PIPE_SEL_CHV(pipe)) |
1442 | return false; | |
1519b995 | 1443 | } else { |
dc0fa718 | 1444 | if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe)) |
1519b995 KP |
1445 | return false; |
1446 | } | |
1447 | return true; | |
1448 | } | |
1449 | ||
1450 | static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv, | |
1451 | enum pipe pipe, u32 val) | |
1452 | { | |
1453 | if ((val & LVDS_PORT_EN) == 0) | |
1454 | return false; | |
1455 | ||
2d1fe073 | 1456 | if (HAS_PCH_CPT(dev_priv)) { |
1519b995 KP |
1457 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) |
1458 | return false; | |
1459 | } else { | |
1460 | if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe)) | |
1461 | return false; | |
1462 | } | |
1463 | return true; | |
1464 | } | |
1465 | ||
1466 | static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv, | |
1467 | enum pipe pipe, u32 val) | |
1468 | { | |
1469 | if ((val & ADPA_DAC_ENABLE) == 0) | |
1470 | return false; | |
2d1fe073 | 1471 | if (HAS_PCH_CPT(dev_priv)) { |
1519b995 KP |
1472 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) |
1473 | return false; | |
1474 | } else { | |
1475 | if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe)) | |
1476 | return false; | |
1477 | } | |
1478 | return true; | |
1479 | } | |
1480 | ||
291906f1 | 1481 | static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv, |
f0f59a00 VS |
1482 | enum pipe pipe, i915_reg_t reg, |
1483 | u32 port_sel) | |
291906f1 | 1484 | { |
47a05eca | 1485 | u32 val = I915_READ(reg); |
e2c719b7 | 1486 | I915_STATE_WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val), |
291906f1 | 1487 | "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n", |
f0f59a00 | 1488 | i915_mmio_reg_offset(reg), pipe_name(pipe)); |
de9a35ab | 1489 | |
2d1fe073 | 1490 | I915_STATE_WARN(HAS_PCH_IBX(dev_priv) && (val & DP_PORT_EN) == 0 |
75c5da27 | 1491 | && (val & DP_PIPEB_SELECT), |
de9a35ab | 1492 | "IBX PCH dp port still using transcoder B\n"); |
291906f1 JB |
1493 | } |
1494 | ||
1495 | static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv, | |
f0f59a00 | 1496 | enum pipe pipe, i915_reg_t reg) |
291906f1 | 1497 | { |
47a05eca | 1498 | u32 val = I915_READ(reg); |
e2c719b7 | 1499 | I915_STATE_WARN(hdmi_pipe_enabled(dev_priv, pipe, val), |
23c99e77 | 1500 | "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n", |
f0f59a00 | 1501 | i915_mmio_reg_offset(reg), pipe_name(pipe)); |
de9a35ab | 1502 | |
2d1fe073 | 1503 | I915_STATE_WARN(HAS_PCH_IBX(dev_priv) && (val & SDVO_ENABLE) == 0 |
75c5da27 | 1504 | && (val & SDVO_PIPE_B_SELECT), |
de9a35ab | 1505 | "IBX PCH hdmi port still using transcoder B\n"); |
291906f1 JB |
1506 | } |
1507 | ||
1508 | static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv, | |
1509 | enum pipe pipe) | |
1510 | { | |
291906f1 | 1511 | u32 val; |
291906f1 | 1512 | |
f0575e92 KP |
1513 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B); |
1514 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C); | |
1515 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D); | |
291906f1 | 1516 | |
649636ef | 1517 | val = I915_READ(PCH_ADPA); |
e2c719b7 | 1518 | I915_STATE_WARN(adpa_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1519 | "PCH VGA enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1520 | pipe_name(pipe)); |
291906f1 | 1521 | |
649636ef | 1522 | val = I915_READ(PCH_LVDS); |
e2c719b7 | 1523 | I915_STATE_WARN(lvds_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1524 | "PCH LVDS enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1525 | pipe_name(pipe)); |
291906f1 | 1526 | |
e2debe91 PZ |
1527 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB); |
1528 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC); | |
1529 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID); | |
291906f1 JB |
1530 | } |
1531 | ||
cd2d34d9 VS |
1532 | static void _vlv_enable_pll(struct intel_crtc *crtc, |
1533 | const struct intel_crtc_state *pipe_config) | |
1534 | { | |
1535 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); | |
1536 | enum pipe pipe = crtc->pipe; | |
1537 | ||
1538 | I915_WRITE(DPLL(pipe), pipe_config->dpll_hw_state.dpll); | |
1539 | POSTING_READ(DPLL(pipe)); | |
1540 | udelay(150); | |
1541 | ||
1542 | if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1)) | |
1543 | DRM_ERROR("DPLL %d failed to lock\n", pipe); | |
1544 | } | |
1545 | ||
d288f65f | 1546 | static void vlv_enable_pll(struct intel_crtc *crtc, |
5cec258b | 1547 | const struct intel_crtc_state *pipe_config) |
87442f73 | 1548 | { |
cd2d34d9 | 1549 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
8bd3f301 | 1550 | enum pipe pipe = crtc->pipe; |
87442f73 | 1551 | |
8bd3f301 | 1552 | assert_pipe_disabled(dev_priv, pipe); |
87442f73 | 1553 | |
87442f73 | 1554 | /* PLL is protected by panel, make sure we can write it */ |
7d1a83cb | 1555 | assert_panel_unlocked(dev_priv, pipe); |
87442f73 | 1556 | |
cd2d34d9 VS |
1557 | if (pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) |
1558 | _vlv_enable_pll(crtc, pipe_config); | |
426115cf | 1559 | |
8bd3f301 VS |
1560 | I915_WRITE(DPLL_MD(pipe), pipe_config->dpll_hw_state.dpll_md); |
1561 | POSTING_READ(DPLL_MD(pipe)); | |
87442f73 DV |
1562 | } |
1563 | ||
cd2d34d9 VS |
1564 | |
1565 | static void _chv_enable_pll(struct intel_crtc *crtc, | |
1566 | const struct intel_crtc_state *pipe_config) | |
9d556c99 | 1567 | { |
cd2d34d9 | 1568 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
8bd3f301 | 1569 | enum pipe pipe = crtc->pipe; |
9d556c99 | 1570 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
9d556c99 CML |
1571 | u32 tmp; |
1572 | ||
a580516d | 1573 | mutex_lock(&dev_priv->sb_lock); |
9d556c99 CML |
1574 | |
1575 | /* Enable back the 10bit clock to display controller */ | |
1576 | tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)); | |
1577 | tmp |= DPIO_DCLKP_EN; | |
1578 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), tmp); | |
1579 | ||
54433e91 VS |
1580 | mutex_unlock(&dev_priv->sb_lock); |
1581 | ||
9d556c99 CML |
1582 | /* |
1583 | * Need to wait > 100ns between dclkp clock enable bit and PLL enable. | |
1584 | */ | |
1585 | udelay(1); | |
1586 | ||
1587 | /* Enable PLL */ | |
d288f65f | 1588 | I915_WRITE(DPLL(pipe), pipe_config->dpll_hw_state.dpll); |
9d556c99 CML |
1589 | |
1590 | /* Check PLL is locked */ | |
a11b0703 | 1591 | if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1)) |
9d556c99 | 1592 | DRM_ERROR("PLL %d failed to lock\n", pipe); |
cd2d34d9 VS |
1593 | } |
1594 | ||
1595 | static void chv_enable_pll(struct intel_crtc *crtc, | |
1596 | const struct intel_crtc_state *pipe_config) | |
1597 | { | |
1598 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); | |
1599 | enum pipe pipe = crtc->pipe; | |
1600 | ||
1601 | assert_pipe_disabled(dev_priv, pipe); | |
1602 | ||
1603 | /* PLL is protected by panel, make sure we can write it */ | |
1604 | assert_panel_unlocked(dev_priv, pipe); | |
1605 | ||
1606 | if (pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) | |
1607 | _chv_enable_pll(crtc, pipe_config); | |
9d556c99 | 1608 | |
c231775c VS |
1609 | if (pipe != PIPE_A) { |
1610 | /* | |
1611 | * WaPixelRepeatModeFixForC0:chv | |
1612 | * | |
1613 | * DPLLCMD is AWOL. Use chicken bits to propagate | |
1614 | * the value from DPLLBMD to either pipe B or C. | |
1615 | */ | |
1616 | I915_WRITE(CBR4_VLV, pipe == PIPE_B ? CBR_DPLLBMD_PIPE_B : CBR_DPLLBMD_PIPE_C); | |
1617 | I915_WRITE(DPLL_MD(PIPE_B), pipe_config->dpll_hw_state.dpll_md); | |
1618 | I915_WRITE(CBR4_VLV, 0); | |
1619 | dev_priv->chv_dpll_md[pipe] = pipe_config->dpll_hw_state.dpll_md; | |
1620 | ||
1621 | /* | |
1622 | * DPLLB VGA mode also seems to cause problems. | |
1623 | * We should always have it disabled. | |
1624 | */ | |
1625 | WARN_ON((I915_READ(DPLL(PIPE_B)) & DPLL_VGA_MODE_DIS) == 0); | |
1626 | } else { | |
1627 | I915_WRITE(DPLL_MD(pipe), pipe_config->dpll_hw_state.dpll_md); | |
1628 | POSTING_READ(DPLL_MD(pipe)); | |
1629 | } | |
9d556c99 CML |
1630 | } |
1631 | ||
1c4e0274 VS |
1632 | static int intel_num_dvo_pipes(struct drm_device *dev) |
1633 | { | |
1634 | struct intel_crtc *crtc; | |
1635 | int count = 0; | |
1636 | ||
1637 | for_each_intel_crtc(dev, crtc) | |
3538b9df | 1638 | count += crtc->base.state->active && |
409ee761 | 1639 | intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO); |
1c4e0274 VS |
1640 | |
1641 | return count; | |
1642 | } | |
1643 | ||
66e3d5c0 | 1644 | static void i9xx_enable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1645 | { |
66e3d5c0 DV |
1646 | struct drm_device *dev = crtc->base.dev; |
1647 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 1648 | i915_reg_t reg = DPLL(crtc->pipe); |
6e3c9717 | 1649 | u32 dpll = crtc->config->dpll_hw_state.dpll; |
63d7bbe9 | 1650 | |
66e3d5c0 | 1651 | assert_pipe_disabled(dev_priv, crtc->pipe); |
58c6eaa2 | 1652 | |
63d7bbe9 | 1653 | /* PLL is protected by panel, make sure we can write it */ |
66e3d5c0 DV |
1654 | if (IS_MOBILE(dev) && !IS_I830(dev)) |
1655 | assert_panel_unlocked(dev_priv, crtc->pipe); | |
63d7bbe9 | 1656 | |
1c4e0274 VS |
1657 | /* Enable DVO 2x clock on both PLLs if necessary */ |
1658 | if (IS_I830(dev) && intel_num_dvo_pipes(dev) > 0) { | |
1659 | /* | |
1660 | * It appears to be important that we don't enable this | |
1661 | * for the current pipe before otherwise configuring the | |
1662 | * PLL. No idea how this should be handled if multiple | |
1663 | * DVO outputs are enabled simultaneosly. | |
1664 | */ | |
1665 | dpll |= DPLL_DVO_2X_MODE; | |
1666 | I915_WRITE(DPLL(!crtc->pipe), | |
1667 | I915_READ(DPLL(!crtc->pipe)) | DPLL_DVO_2X_MODE); | |
1668 | } | |
66e3d5c0 | 1669 | |
c2b63374 VS |
1670 | /* |
1671 | * Apparently we need to have VGA mode enabled prior to changing | |
1672 | * the P1/P2 dividers. Otherwise the DPLL will keep using the old | |
1673 | * dividers, even though the register value does change. | |
1674 | */ | |
1675 | I915_WRITE(reg, 0); | |
1676 | ||
8e7a65aa VS |
1677 | I915_WRITE(reg, dpll); |
1678 | ||
66e3d5c0 DV |
1679 | /* Wait for the clocks to stabilize. */ |
1680 | POSTING_READ(reg); | |
1681 | udelay(150); | |
1682 | ||
1683 | if (INTEL_INFO(dev)->gen >= 4) { | |
1684 | I915_WRITE(DPLL_MD(crtc->pipe), | |
6e3c9717 | 1685 | crtc->config->dpll_hw_state.dpll_md); |
66e3d5c0 DV |
1686 | } else { |
1687 | /* The pixel multiplier can only be updated once the | |
1688 | * DPLL is enabled and the clocks are stable. | |
1689 | * | |
1690 | * So write it again. | |
1691 | */ | |
1692 | I915_WRITE(reg, dpll); | |
1693 | } | |
63d7bbe9 JB |
1694 | |
1695 | /* We do this three times for luck */ | |
66e3d5c0 | 1696 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1697 | POSTING_READ(reg); |
1698 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1699 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1700 | POSTING_READ(reg); |
1701 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1702 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1703 | POSTING_READ(reg); |
1704 | udelay(150); /* wait for warmup */ | |
1705 | } | |
1706 | ||
1707 | /** | |
50b44a44 | 1708 | * i9xx_disable_pll - disable a PLL |
63d7bbe9 JB |
1709 | * @dev_priv: i915 private structure |
1710 | * @pipe: pipe PLL to disable | |
1711 | * | |
1712 | * Disable the PLL for @pipe, making sure the pipe is off first. | |
1713 | * | |
1714 | * Note! This is for pre-ILK only. | |
1715 | */ | |
1c4e0274 | 1716 | static void i9xx_disable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1717 | { |
1c4e0274 VS |
1718 | struct drm_device *dev = crtc->base.dev; |
1719 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1720 | enum pipe pipe = crtc->pipe; | |
1721 | ||
1722 | /* Disable DVO 2x clock on both PLLs if necessary */ | |
1723 | if (IS_I830(dev) && | |
409ee761 | 1724 | intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO) && |
3538b9df | 1725 | !intel_num_dvo_pipes(dev)) { |
1c4e0274 VS |
1726 | I915_WRITE(DPLL(PIPE_B), |
1727 | I915_READ(DPLL(PIPE_B)) & ~DPLL_DVO_2X_MODE); | |
1728 | I915_WRITE(DPLL(PIPE_A), | |
1729 | I915_READ(DPLL(PIPE_A)) & ~DPLL_DVO_2X_MODE); | |
1730 | } | |
1731 | ||
b6b5d049 VS |
1732 | /* Don't disable pipe or pipe PLLs if needed */ |
1733 | if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || | |
1734 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
63d7bbe9 JB |
1735 | return; |
1736 | ||
1737 | /* Make sure the pipe isn't still relying on us */ | |
1738 | assert_pipe_disabled(dev_priv, pipe); | |
1739 | ||
b8afb911 | 1740 | I915_WRITE(DPLL(pipe), DPLL_VGA_MODE_DIS); |
50b44a44 | 1741 | POSTING_READ(DPLL(pipe)); |
63d7bbe9 JB |
1742 | } |
1743 | ||
f6071166 JB |
1744 | static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) |
1745 | { | |
b8afb911 | 1746 | u32 val; |
f6071166 JB |
1747 | |
1748 | /* Make sure the pipe isn't still relying on us */ | |
1749 | assert_pipe_disabled(dev_priv, pipe); | |
1750 | ||
03ed5cbf VS |
1751 | val = DPLL_INTEGRATED_REF_CLK_VLV | |
1752 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; | |
1753 | if (pipe != PIPE_A) | |
1754 | val |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
1755 | ||
f6071166 JB |
1756 | I915_WRITE(DPLL(pipe), val); |
1757 | POSTING_READ(DPLL(pipe)); | |
076ed3b2 CML |
1758 | } |
1759 | ||
1760 | static void chv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) | |
1761 | { | |
d752048d | 1762 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
076ed3b2 CML |
1763 | u32 val; |
1764 | ||
a11b0703 VS |
1765 | /* Make sure the pipe isn't still relying on us */ |
1766 | assert_pipe_disabled(dev_priv, pipe); | |
076ed3b2 | 1767 | |
60bfe44f VS |
1768 | val = DPLL_SSC_REF_CLK_CHV | |
1769 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; | |
a11b0703 VS |
1770 | if (pipe != PIPE_A) |
1771 | val |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
03ed5cbf | 1772 | |
a11b0703 VS |
1773 | I915_WRITE(DPLL(pipe), val); |
1774 | POSTING_READ(DPLL(pipe)); | |
d752048d | 1775 | |
a580516d | 1776 | mutex_lock(&dev_priv->sb_lock); |
d752048d VS |
1777 | |
1778 | /* Disable 10bit clock to display controller */ | |
1779 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)); | |
1780 | val &= ~DPIO_DCLKP_EN; | |
1781 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), val); | |
1782 | ||
a580516d | 1783 | mutex_unlock(&dev_priv->sb_lock); |
f6071166 JB |
1784 | } |
1785 | ||
e4607fcf | 1786 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
9b6de0a1 VS |
1787 | struct intel_digital_port *dport, |
1788 | unsigned int expected_mask) | |
89b667f8 JB |
1789 | { |
1790 | u32 port_mask; | |
f0f59a00 | 1791 | i915_reg_t dpll_reg; |
89b667f8 | 1792 | |
e4607fcf CML |
1793 | switch (dport->port) { |
1794 | case PORT_B: | |
89b667f8 | 1795 | port_mask = DPLL_PORTB_READY_MASK; |
00fc31b7 | 1796 | dpll_reg = DPLL(0); |
e4607fcf CML |
1797 | break; |
1798 | case PORT_C: | |
89b667f8 | 1799 | port_mask = DPLL_PORTC_READY_MASK; |
00fc31b7 | 1800 | dpll_reg = DPLL(0); |
9b6de0a1 | 1801 | expected_mask <<= 4; |
00fc31b7 CML |
1802 | break; |
1803 | case PORT_D: | |
1804 | port_mask = DPLL_PORTD_READY_MASK; | |
1805 | dpll_reg = DPIO_PHY_STATUS; | |
e4607fcf CML |
1806 | break; |
1807 | default: | |
1808 | BUG(); | |
1809 | } | |
89b667f8 | 1810 | |
9b6de0a1 VS |
1811 | if (wait_for((I915_READ(dpll_reg) & port_mask) == expected_mask, 1000)) |
1812 | WARN(1, "timed out waiting for port %c ready: got 0x%x, expected 0x%x\n", | |
1813 | port_name(dport->port), I915_READ(dpll_reg) & port_mask, expected_mask); | |
89b667f8 JB |
1814 | } |
1815 | ||
b8a4f404 PZ |
1816 | static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
1817 | enum pipe pipe) | |
040484af | 1818 | { |
23670b32 | 1819 | struct drm_device *dev = dev_priv->dev; |
7c26e5c6 | 1820 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
e2b78267 | 1821 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
f0f59a00 VS |
1822 | i915_reg_t reg; |
1823 | uint32_t val, pipeconf_val; | |
040484af | 1824 | |
040484af | 1825 | /* Make sure PCH DPLL is enabled */ |
8106ddbd | 1826 | assert_shared_dpll_enabled(dev_priv, intel_crtc->config->shared_dpll); |
040484af JB |
1827 | |
1828 | /* FDI must be feeding us bits for PCH ports */ | |
1829 | assert_fdi_tx_enabled(dev_priv, pipe); | |
1830 | assert_fdi_rx_enabled(dev_priv, pipe); | |
1831 | ||
23670b32 DV |
1832 | if (HAS_PCH_CPT(dev)) { |
1833 | /* Workaround: Set the timing override bit before enabling the | |
1834 | * pch transcoder. */ | |
1835 | reg = TRANS_CHICKEN2(pipe); | |
1836 | val = I915_READ(reg); | |
1837 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1838 | I915_WRITE(reg, val); | |
59c859d6 | 1839 | } |
23670b32 | 1840 | |
ab9412ba | 1841 | reg = PCH_TRANSCONF(pipe); |
040484af | 1842 | val = I915_READ(reg); |
5f7f726d | 1843 | pipeconf_val = I915_READ(PIPECONF(pipe)); |
e9bcff5c | 1844 | |
2d1fe073 | 1845 | if (HAS_PCH_IBX(dev_priv)) { |
e9bcff5c | 1846 | /* |
c5de7c6f VS |
1847 | * Make the BPC in transcoder be consistent with |
1848 | * that in pipeconf reg. For HDMI we must use 8bpc | |
1849 | * here for both 8bpc and 12bpc. | |
e9bcff5c | 1850 | */ |
dfd07d72 | 1851 | val &= ~PIPECONF_BPC_MASK; |
c5de7c6f VS |
1852 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_HDMI)) |
1853 | val |= PIPECONF_8BPC; | |
1854 | else | |
1855 | val |= pipeconf_val & PIPECONF_BPC_MASK; | |
e9bcff5c | 1856 | } |
5f7f726d PZ |
1857 | |
1858 | val &= ~TRANS_INTERLACE_MASK; | |
1859 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK) | |
2d1fe073 | 1860 | if (HAS_PCH_IBX(dev_priv) && |
409ee761 | 1861 | intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
7c26e5c6 PZ |
1862 | val |= TRANS_LEGACY_INTERLACED_ILK; |
1863 | else | |
1864 | val |= TRANS_INTERLACED; | |
5f7f726d PZ |
1865 | else |
1866 | val |= TRANS_PROGRESSIVE; | |
1867 | ||
040484af JB |
1868 | I915_WRITE(reg, val | TRANS_ENABLE); |
1869 | if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100)) | |
4bb6f1f3 | 1870 | DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe)); |
040484af JB |
1871 | } |
1872 | ||
8fb033d7 | 1873 | static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
937bb610 | 1874 | enum transcoder cpu_transcoder) |
040484af | 1875 | { |
8fb033d7 | 1876 | u32 val, pipeconf_val; |
8fb033d7 | 1877 | |
8fb033d7 | 1878 | /* FDI must be feeding us bits for PCH ports */ |
1a240d4d | 1879 | assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder); |
937bb610 | 1880 | assert_fdi_rx_enabled(dev_priv, TRANSCODER_A); |
8fb033d7 | 1881 | |
223a6fdf | 1882 | /* Workaround: set timing override bit. */ |
36c0d0cf | 1883 | val = I915_READ(TRANS_CHICKEN2(PIPE_A)); |
23670b32 | 1884 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; |
36c0d0cf | 1885 | I915_WRITE(TRANS_CHICKEN2(PIPE_A), val); |
223a6fdf | 1886 | |
25f3ef11 | 1887 | val = TRANS_ENABLE; |
937bb610 | 1888 | pipeconf_val = I915_READ(PIPECONF(cpu_transcoder)); |
8fb033d7 | 1889 | |
9a76b1c6 PZ |
1890 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) == |
1891 | PIPECONF_INTERLACED_ILK) | |
a35f2679 | 1892 | val |= TRANS_INTERLACED; |
8fb033d7 PZ |
1893 | else |
1894 | val |= TRANS_PROGRESSIVE; | |
1895 | ||
ab9412ba DV |
1896 | I915_WRITE(LPT_TRANSCONF, val); |
1897 | if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100)) | |
937bb610 | 1898 | DRM_ERROR("Failed to enable PCH transcoder\n"); |
8fb033d7 PZ |
1899 | } |
1900 | ||
b8a4f404 PZ |
1901 | static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv, |
1902 | enum pipe pipe) | |
040484af | 1903 | { |
23670b32 | 1904 | struct drm_device *dev = dev_priv->dev; |
f0f59a00 VS |
1905 | i915_reg_t reg; |
1906 | uint32_t val; | |
040484af JB |
1907 | |
1908 | /* FDI relies on the transcoder */ | |
1909 | assert_fdi_tx_disabled(dev_priv, pipe); | |
1910 | assert_fdi_rx_disabled(dev_priv, pipe); | |
1911 | ||
291906f1 JB |
1912 | /* Ports must be off as well */ |
1913 | assert_pch_ports_disabled(dev_priv, pipe); | |
1914 | ||
ab9412ba | 1915 | reg = PCH_TRANSCONF(pipe); |
040484af JB |
1916 | val = I915_READ(reg); |
1917 | val &= ~TRANS_ENABLE; | |
1918 | I915_WRITE(reg, val); | |
1919 | /* wait for PCH transcoder off, transcoder state */ | |
1920 | if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50)) | |
4bb6f1f3 | 1921 | DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe)); |
23670b32 | 1922 | |
c465613b | 1923 | if (HAS_PCH_CPT(dev)) { |
23670b32 DV |
1924 | /* Workaround: Clear the timing override chicken bit again. */ |
1925 | reg = TRANS_CHICKEN2(pipe); | |
1926 | val = I915_READ(reg); | |
1927 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1928 | I915_WRITE(reg, val); | |
1929 | } | |
040484af JB |
1930 | } |
1931 | ||
ab4d966c | 1932 | static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv) |
8fb033d7 | 1933 | { |
8fb033d7 PZ |
1934 | u32 val; |
1935 | ||
ab9412ba | 1936 | val = I915_READ(LPT_TRANSCONF); |
8fb033d7 | 1937 | val &= ~TRANS_ENABLE; |
ab9412ba | 1938 | I915_WRITE(LPT_TRANSCONF, val); |
8fb033d7 | 1939 | /* wait for PCH transcoder off, transcoder state */ |
ab9412ba | 1940 | if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50)) |
8a52fd9f | 1941 | DRM_ERROR("Failed to disable PCH transcoder\n"); |
223a6fdf PZ |
1942 | |
1943 | /* Workaround: clear timing override bit. */ | |
36c0d0cf | 1944 | val = I915_READ(TRANS_CHICKEN2(PIPE_A)); |
23670b32 | 1945 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; |
36c0d0cf | 1946 | I915_WRITE(TRANS_CHICKEN2(PIPE_A), val); |
040484af JB |
1947 | } |
1948 | ||
b24e7179 | 1949 | /** |
309cfea8 | 1950 | * intel_enable_pipe - enable a pipe, asserting requirements |
0372264a | 1951 | * @crtc: crtc responsible for the pipe |
b24e7179 | 1952 | * |
0372264a | 1953 | * Enable @crtc's pipe, making sure that various hardware specific requirements |
b24e7179 | 1954 | * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc. |
b24e7179 | 1955 | */ |
e1fdc473 | 1956 | static void intel_enable_pipe(struct intel_crtc *crtc) |
b24e7179 | 1957 | { |
0372264a PZ |
1958 | struct drm_device *dev = crtc->base.dev; |
1959 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1960 | enum pipe pipe = crtc->pipe; | |
1a70a728 | 1961 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
1a240d4d | 1962 | enum pipe pch_transcoder; |
f0f59a00 | 1963 | i915_reg_t reg; |
b24e7179 JB |
1964 | u32 val; |
1965 | ||
9e2ee2dd VS |
1966 | DRM_DEBUG_KMS("enabling pipe %c\n", pipe_name(pipe)); |
1967 | ||
58c6eaa2 | 1968 | assert_planes_disabled(dev_priv, pipe); |
93ce0ba6 | 1969 | assert_cursor_disabled(dev_priv, pipe); |
58c6eaa2 DV |
1970 | assert_sprites_disabled(dev_priv, pipe); |
1971 | ||
2d1fe073 | 1972 | if (HAS_PCH_LPT(dev_priv)) |
cc391bbb PZ |
1973 | pch_transcoder = TRANSCODER_A; |
1974 | else | |
1975 | pch_transcoder = pipe; | |
1976 | ||
b24e7179 JB |
1977 | /* |
1978 | * A pipe without a PLL won't actually be able to drive bits from | |
1979 | * a plane. On ILK+ the pipe PLLs are integrated, so we don't | |
1980 | * need the check. | |
1981 | */ | |
2d1fe073 | 1982 | if (HAS_GMCH_DISPLAY(dev_priv)) |
a65347ba | 1983 | if (crtc->config->has_dsi_encoder) |
23538ef1 JN |
1984 | assert_dsi_pll_enabled(dev_priv); |
1985 | else | |
1986 | assert_pll_enabled(dev_priv, pipe); | |
040484af | 1987 | else { |
6e3c9717 | 1988 | if (crtc->config->has_pch_encoder) { |
040484af | 1989 | /* if driving the PCH, we need FDI enabled */ |
cc391bbb | 1990 | assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder); |
1a240d4d DV |
1991 | assert_fdi_tx_pll_enabled(dev_priv, |
1992 | (enum pipe) cpu_transcoder); | |
040484af JB |
1993 | } |
1994 | /* FIXME: assert CPU port conditions for SNB+ */ | |
1995 | } | |
b24e7179 | 1996 | |
702e7a56 | 1997 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 1998 | val = I915_READ(reg); |
7ad25d48 | 1999 | if (val & PIPECONF_ENABLE) { |
b6b5d049 VS |
2000 | WARN_ON(!((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || |
2001 | (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))); | |
00d70b15 | 2002 | return; |
7ad25d48 | 2003 | } |
00d70b15 CW |
2004 | |
2005 | I915_WRITE(reg, val | PIPECONF_ENABLE); | |
851855d8 | 2006 | POSTING_READ(reg); |
b7792d8b VS |
2007 | |
2008 | /* | |
2009 | * Until the pipe starts DSL will read as 0, which would cause | |
2010 | * an apparent vblank timestamp jump, which messes up also the | |
2011 | * frame count when it's derived from the timestamps. So let's | |
2012 | * wait for the pipe to start properly before we call | |
2013 | * drm_crtc_vblank_on() | |
2014 | */ | |
2015 | if (dev->max_vblank_count == 0 && | |
2016 | wait_for(intel_get_crtc_scanline(crtc) != crtc->scanline_offset, 50)) | |
2017 | DRM_ERROR("pipe %c didn't start\n", pipe_name(pipe)); | |
b24e7179 JB |
2018 | } |
2019 | ||
2020 | /** | |
309cfea8 | 2021 | * intel_disable_pipe - disable a pipe, asserting requirements |
575f7ab7 | 2022 | * @crtc: crtc whose pipes is to be disabled |
b24e7179 | 2023 | * |
575f7ab7 VS |
2024 | * Disable the pipe of @crtc, making sure that various hardware |
2025 | * specific requirements are met, if applicable, e.g. plane | |
2026 | * disabled, panel fitter off, etc. | |
b24e7179 JB |
2027 | * |
2028 | * Will wait until the pipe has shut down before returning. | |
2029 | */ | |
575f7ab7 | 2030 | static void intel_disable_pipe(struct intel_crtc *crtc) |
b24e7179 | 2031 | { |
575f7ab7 | 2032 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; |
6e3c9717 | 2033 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
575f7ab7 | 2034 | enum pipe pipe = crtc->pipe; |
f0f59a00 | 2035 | i915_reg_t reg; |
b24e7179 JB |
2036 | u32 val; |
2037 | ||
9e2ee2dd VS |
2038 | DRM_DEBUG_KMS("disabling pipe %c\n", pipe_name(pipe)); |
2039 | ||
b24e7179 JB |
2040 | /* |
2041 | * Make sure planes won't keep trying to pump pixels to us, | |
2042 | * or we might hang the display. | |
2043 | */ | |
2044 | assert_planes_disabled(dev_priv, pipe); | |
93ce0ba6 | 2045 | assert_cursor_disabled(dev_priv, pipe); |
19332d7a | 2046 | assert_sprites_disabled(dev_priv, pipe); |
b24e7179 | 2047 | |
702e7a56 | 2048 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 2049 | val = I915_READ(reg); |
00d70b15 CW |
2050 | if ((val & PIPECONF_ENABLE) == 0) |
2051 | return; | |
2052 | ||
67adc644 VS |
2053 | /* |
2054 | * Double wide has implications for planes | |
2055 | * so best keep it disabled when not needed. | |
2056 | */ | |
6e3c9717 | 2057 | if (crtc->config->double_wide) |
67adc644 VS |
2058 | val &= ~PIPECONF_DOUBLE_WIDE; |
2059 | ||
2060 | /* Don't disable pipe or pipe PLLs if needed */ | |
b6b5d049 VS |
2061 | if (!(pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) && |
2062 | !(pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
67adc644 VS |
2063 | val &= ~PIPECONF_ENABLE; |
2064 | ||
2065 | I915_WRITE(reg, val); | |
2066 | if ((val & PIPECONF_ENABLE) == 0) | |
2067 | intel_wait_for_pipe_off(crtc); | |
b24e7179 JB |
2068 | } |
2069 | ||
693db184 CW |
2070 | static bool need_vtd_wa(struct drm_device *dev) |
2071 | { | |
2072 | #ifdef CONFIG_INTEL_IOMMU | |
2073 | if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped) | |
2074 | return true; | |
2075 | #endif | |
2076 | return false; | |
2077 | } | |
2078 | ||
832be82f VS |
2079 | static unsigned int intel_tile_size(const struct drm_i915_private *dev_priv) |
2080 | { | |
2081 | return IS_GEN2(dev_priv) ? 2048 : 4096; | |
2082 | } | |
2083 | ||
27ba3910 VS |
2084 | static unsigned int intel_tile_width_bytes(const struct drm_i915_private *dev_priv, |
2085 | uint64_t fb_modifier, unsigned int cpp) | |
7b49f948 VS |
2086 | { |
2087 | switch (fb_modifier) { | |
2088 | case DRM_FORMAT_MOD_NONE: | |
2089 | return cpp; | |
2090 | case I915_FORMAT_MOD_X_TILED: | |
2091 | if (IS_GEN2(dev_priv)) | |
2092 | return 128; | |
2093 | else | |
2094 | return 512; | |
2095 | case I915_FORMAT_MOD_Y_TILED: | |
2096 | if (IS_GEN2(dev_priv) || HAS_128_BYTE_Y_TILING(dev_priv)) | |
2097 | return 128; | |
2098 | else | |
2099 | return 512; | |
2100 | case I915_FORMAT_MOD_Yf_TILED: | |
2101 | switch (cpp) { | |
2102 | case 1: | |
2103 | return 64; | |
2104 | case 2: | |
2105 | case 4: | |
2106 | return 128; | |
2107 | case 8: | |
2108 | case 16: | |
2109 | return 256; | |
2110 | default: | |
2111 | MISSING_CASE(cpp); | |
2112 | return cpp; | |
2113 | } | |
2114 | break; | |
2115 | default: | |
2116 | MISSING_CASE(fb_modifier); | |
2117 | return cpp; | |
2118 | } | |
2119 | } | |
2120 | ||
832be82f VS |
2121 | unsigned int intel_tile_height(const struct drm_i915_private *dev_priv, |
2122 | uint64_t fb_modifier, unsigned int cpp) | |
a57ce0b2 | 2123 | { |
832be82f VS |
2124 | if (fb_modifier == DRM_FORMAT_MOD_NONE) |
2125 | return 1; | |
2126 | else | |
2127 | return intel_tile_size(dev_priv) / | |
27ba3910 | 2128 | intel_tile_width_bytes(dev_priv, fb_modifier, cpp); |
6761dd31 TU |
2129 | } |
2130 | ||
8d0deca8 VS |
2131 | /* Return the tile dimensions in pixel units */ |
2132 | static void intel_tile_dims(const struct drm_i915_private *dev_priv, | |
2133 | unsigned int *tile_width, | |
2134 | unsigned int *tile_height, | |
2135 | uint64_t fb_modifier, | |
2136 | unsigned int cpp) | |
2137 | { | |
2138 | unsigned int tile_width_bytes = | |
2139 | intel_tile_width_bytes(dev_priv, fb_modifier, cpp); | |
2140 | ||
2141 | *tile_width = tile_width_bytes / cpp; | |
2142 | *tile_height = intel_tile_size(dev_priv) / tile_width_bytes; | |
2143 | } | |
2144 | ||
6761dd31 TU |
2145 | unsigned int |
2146 | intel_fb_align_height(struct drm_device *dev, unsigned int height, | |
832be82f | 2147 | uint32_t pixel_format, uint64_t fb_modifier) |
6761dd31 | 2148 | { |
832be82f VS |
2149 | unsigned int cpp = drm_format_plane_cpp(pixel_format, 0); |
2150 | unsigned int tile_height = intel_tile_height(to_i915(dev), fb_modifier, cpp); | |
2151 | ||
2152 | return ALIGN(height, tile_height); | |
a57ce0b2 JB |
2153 | } |
2154 | ||
1663b9d6 VS |
2155 | unsigned int intel_rotation_info_size(const struct intel_rotation_info *rot_info) |
2156 | { | |
2157 | unsigned int size = 0; | |
2158 | int i; | |
2159 | ||
2160 | for (i = 0 ; i < ARRAY_SIZE(rot_info->plane); i++) | |
2161 | size += rot_info->plane[i].width * rot_info->plane[i].height; | |
2162 | ||
2163 | return size; | |
2164 | } | |
2165 | ||
75c82a53 | 2166 | static void |
3465c580 VS |
2167 | intel_fill_fb_ggtt_view(struct i915_ggtt_view *view, |
2168 | const struct drm_framebuffer *fb, | |
2169 | unsigned int rotation) | |
f64b98cd | 2170 | { |
2d7a215f VS |
2171 | if (intel_rotation_90_or_270(rotation)) { |
2172 | *view = i915_ggtt_view_rotated; | |
2173 | view->params.rotated = to_intel_framebuffer(fb)->rot_info; | |
2174 | } else { | |
2175 | *view = i915_ggtt_view_normal; | |
2176 | } | |
2177 | } | |
50470bb0 | 2178 | |
2d7a215f VS |
2179 | static void |
2180 | intel_fill_fb_info(struct drm_i915_private *dev_priv, | |
2181 | struct drm_framebuffer *fb) | |
2182 | { | |
2183 | struct intel_rotation_info *info = &to_intel_framebuffer(fb)->rot_info; | |
2184 | unsigned int tile_size, tile_width, tile_height, cpp; | |
50470bb0 | 2185 | |
d9b3288e VS |
2186 | tile_size = intel_tile_size(dev_priv); |
2187 | ||
2188 | cpp = drm_format_plane_cpp(fb->pixel_format, 0); | |
8d0deca8 VS |
2189 | intel_tile_dims(dev_priv, &tile_width, &tile_height, |
2190 | fb->modifier[0], cpp); | |
d9b3288e | 2191 | |
1663b9d6 VS |
2192 | info->plane[0].width = DIV_ROUND_UP(fb->pitches[0], tile_width * cpp); |
2193 | info->plane[0].height = DIV_ROUND_UP(fb->height, tile_height); | |
84fe03f7 | 2194 | |
89e3e142 | 2195 | if (info->pixel_format == DRM_FORMAT_NV12) { |
832be82f | 2196 | cpp = drm_format_plane_cpp(fb->pixel_format, 1); |
8d0deca8 VS |
2197 | intel_tile_dims(dev_priv, &tile_width, &tile_height, |
2198 | fb->modifier[1], cpp); | |
d9b3288e | 2199 | |
2d7a215f | 2200 | info->uv_offset = fb->offsets[1]; |
1663b9d6 VS |
2201 | info->plane[1].width = DIV_ROUND_UP(fb->pitches[1], tile_width * cpp); |
2202 | info->plane[1].height = DIV_ROUND_UP(fb->height / 2, tile_height); | |
89e3e142 | 2203 | } |
f64b98cd TU |
2204 | } |
2205 | ||
603525d7 | 2206 | static unsigned int intel_linear_alignment(const struct drm_i915_private *dev_priv) |
4e9a86b6 VS |
2207 | { |
2208 | if (INTEL_INFO(dev_priv)->gen >= 9) | |
2209 | return 256 * 1024; | |
985b8bb4 | 2210 | else if (IS_BROADWATER(dev_priv) || IS_CRESTLINE(dev_priv) || |
666a4537 | 2211 | IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
4e9a86b6 VS |
2212 | return 128 * 1024; |
2213 | else if (INTEL_INFO(dev_priv)->gen >= 4) | |
2214 | return 4 * 1024; | |
2215 | else | |
44c5905e | 2216 | return 0; |
4e9a86b6 VS |
2217 | } |
2218 | ||
603525d7 VS |
2219 | static unsigned int intel_surf_alignment(const struct drm_i915_private *dev_priv, |
2220 | uint64_t fb_modifier) | |
2221 | { | |
2222 | switch (fb_modifier) { | |
2223 | case DRM_FORMAT_MOD_NONE: | |
2224 | return intel_linear_alignment(dev_priv); | |
2225 | case I915_FORMAT_MOD_X_TILED: | |
2226 | if (INTEL_INFO(dev_priv)->gen >= 9) | |
2227 | return 256 * 1024; | |
2228 | return 0; | |
2229 | case I915_FORMAT_MOD_Y_TILED: | |
2230 | case I915_FORMAT_MOD_Yf_TILED: | |
2231 | return 1 * 1024 * 1024; | |
2232 | default: | |
2233 | MISSING_CASE(fb_modifier); | |
2234 | return 0; | |
2235 | } | |
2236 | } | |
2237 | ||
127bd2ac | 2238 | int |
3465c580 VS |
2239 | intel_pin_and_fence_fb_obj(struct drm_framebuffer *fb, |
2240 | unsigned int rotation) | |
6b95a207 | 2241 | { |
850c4cdc | 2242 | struct drm_device *dev = fb->dev; |
ce453d81 | 2243 | struct drm_i915_private *dev_priv = dev->dev_private; |
850c4cdc | 2244 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
f64b98cd | 2245 | struct i915_ggtt_view view; |
6b95a207 KH |
2246 | u32 alignment; |
2247 | int ret; | |
2248 | ||
ebcdd39e MR |
2249 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
2250 | ||
603525d7 | 2251 | alignment = intel_surf_alignment(dev_priv, fb->modifier[0]); |
6b95a207 | 2252 | |
3465c580 | 2253 | intel_fill_fb_ggtt_view(&view, fb, rotation); |
f64b98cd | 2254 | |
693db184 CW |
2255 | /* Note that the w/a also requires 64 PTE of padding following the |
2256 | * bo. We currently fill all unused PTE with the shadow page and so | |
2257 | * we should always have valid PTE following the scanout preventing | |
2258 | * the VT-d warning. | |
2259 | */ | |
2260 | if (need_vtd_wa(dev) && alignment < 256 * 1024) | |
2261 | alignment = 256 * 1024; | |
2262 | ||
d6dd6843 PZ |
2263 | /* |
2264 | * Global gtt pte registers are special registers which actually forward | |
2265 | * writes to a chunk of system memory. Which means that there is no risk | |
2266 | * that the register values disappear as soon as we call | |
2267 | * intel_runtime_pm_put(), so it is correct to wrap only the | |
2268 | * pin/unpin/fence and not more. | |
2269 | */ | |
2270 | intel_runtime_pm_get(dev_priv); | |
2271 | ||
7580d774 ML |
2272 | ret = i915_gem_object_pin_to_display_plane(obj, alignment, |
2273 | &view); | |
48b956c5 | 2274 | if (ret) |
b26a6b35 | 2275 | goto err_pm; |
6b95a207 KH |
2276 | |
2277 | /* Install a fence for tiled scan-out. Pre-i965 always needs a | |
2278 | * fence, whereas 965+ only requires a fence if using | |
2279 | * framebuffer compression. For simplicity, we always install | |
2280 | * a fence as the cost is not that onerous. | |
2281 | */ | |
9807216f VK |
2282 | if (view.type == I915_GGTT_VIEW_NORMAL) { |
2283 | ret = i915_gem_object_get_fence(obj); | |
2284 | if (ret == -EDEADLK) { | |
2285 | /* | |
2286 | * -EDEADLK means there are no free fences | |
2287 | * no pending flips. | |
2288 | * | |
2289 | * This is propagated to atomic, but it uses | |
2290 | * -EDEADLK to force a locking recovery, so | |
2291 | * change the returned error to -EBUSY. | |
2292 | */ | |
2293 | ret = -EBUSY; | |
2294 | goto err_unpin; | |
2295 | } else if (ret) | |
2296 | goto err_unpin; | |
1690e1eb | 2297 | |
9807216f VK |
2298 | i915_gem_object_pin_fence(obj); |
2299 | } | |
6b95a207 | 2300 | |
d6dd6843 | 2301 | intel_runtime_pm_put(dev_priv); |
6b95a207 | 2302 | return 0; |
48b956c5 CW |
2303 | |
2304 | err_unpin: | |
f64b98cd | 2305 | i915_gem_object_unpin_from_display_plane(obj, &view); |
b26a6b35 | 2306 | err_pm: |
d6dd6843 | 2307 | intel_runtime_pm_put(dev_priv); |
48b956c5 | 2308 | return ret; |
6b95a207 KH |
2309 | } |
2310 | ||
fb4b8ce1 | 2311 | void intel_unpin_fb_obj(struct drm_framebuffer *fb, unsigned int rotation) |
1690e1eb | 2312 | { |
82bc3b2d | 2313 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
f64b98cd | 2314 | struct i915_ggtt_view view; |
82bc3b2d | 2315 | |
ebcdd39e MR |
2316 | WARN_ON(!mutex_is_locked(&obj->base.dev->struct_mutex)); |
2317 | ||
3465c580 | 2318 | intel_fill_fb_ggtt_view(&view, fb, rotation); |
f64b98cd | 2319 | |
9807216f VK |
2320 | if (view.type == I915_GGTT_VIEW_NORMAL) |
2321 | i915_gem_object_unpin_fence(obj); | |
2322 | ||
f64b98cd | 2323 | i915_gem_object_unpin_from_display_plane(obj, &view); |
1690e1eb CW |
2324 | } |
2325 | ||
29cf9491 VS |
2326 | /* |
2327 | * Adjust the tile offset by moving the difference into | |
2328 | * the x/y offsets. | |
2329 | * | |
2330 | * Input tile dimensions and pitch must already be | |
2331 | * rotated to match x and y, and in pixel units. | |
2332 | */ | |
2333 | static u32 intel_adjust_tile_offset(int *x, int *y, | |
2334 | unsigned int tile_width, | |
2335 | unsigned int tile_height, | |
2336 | unsigned int tile_size, | |
2337 | unsigned int pitch_tiles, | |
2338 | u32 old_offset, | |
2339 | u32 new_offset) | |
2340 | { | |
2341 | unsigned int tiles; | |
2342 | ||
2343 | WARN_ON(old_offset & (tile_size - 1)); | |
2344 | WARN_ON(new_offset & (tile_size - 1)); | |
2345 | WARN_ON(new_offset > old_offset); | |
2346 | ||
2347 | tiles = (old_offset - new_offset) / tile_size; | |
2348 | ||
2349 | *y += tiles / pitch_tiles * tile_height; | |
2350 | *x += tiles % pitch_tiles * tile_width; | |
2351 | ||
2352 | return new_offset; | |
2353 | } | |
2354 | ||
8d0deca8 VS |
2355 | /* |
2356 | * Computes the linear offset to the base tile and adjusts | |
2357 | * x, y. bytes per pixel is assumed to be a power-of-two. | |
2358 | * | |
2359 | * In the 90/270 rotated case, x and y are assumed | |
2360 | * to be already rotated to match the rotated GTT view, and | |
2361 | * pitch is the tile_height aligned framebuffer height. | |
2362 | */ | |
4f2d9934 VS |
2363 | u32 intel_compute_tile_offset(int *x, int *y, |
2364 | const struct drm_framebuffer *fb, int plane, | |
8d0deca8 VS |
2365 | unsigned int pitch, |
2366 | unsigned int rotation) | |
c2c75131 | 2367 | { |
4f2d9934 VS |
2368 | const struct drm_i915_private *dev_priv = to_i915(fb->dev); |
2369 | uint64_t fb_modifier = fb->modifier[plane]; | |
2370 | unsigned int cpp = drm_format_plane_cpp(fb->pixel_format, plane); | |
29cf9491 VS |
2371 | u32 offset, offset_aligned, alignment; |
2372 | ||
2373 | alignment = intel_surf_alignment(dev_priv, fb_modifier); | |
2374 | if (alignment) | |
2375 | alignment--; | |
2376 | ||
b5c65338 | 2377 | if (fb_modifier != DRM_FORMAT_MOD_NONE) { |
8d0deca8 VS |
2378 | unsigned int tile_size, tile_width, tile_height; |
2379 | unsigned int tile_rows, tiles, pitch_tiles; | |
c2c75131 | 2380 | |
d843310d | 2381 | tile_size = intel_tile_size(dev_priv); |
8d0deca8 VS |
2382 | intel_tile_dims(dev_priv, &tile_width, &tile_height, |
2383 | fb_modifier, cpp); | |
2384 | ||
2385 | if (intel_rotation_90_or_270(rotation)) { | |
2386 | pitch_tiles = pitch / tile_height; | |
2387 | swap(tile_width, tile_height); | |
2388 | } else { | |
2389 | pitch_tiles = pitch / (tile_width * cpp); | |
2390 | } | |
d843310d VS |
2391 | |
2392 | tile_rows = *y / tile_height; | |
2393 | *y %= tile_height; | |
c2c75131 | 2394 | |
8d0deca8 VS |
2395 | tiles = *x / tile_width; |
2396 | *x %= tile_width; | |
bc752862 | 2397 | |
29cf9491 VS |
2398 | offset = (tile_rows * pitch_tiles + tiles) * tile_size; |
2399 | offset_aligned = offset & ~alignment; | |
bc752862 | 2400 | |
29cf9491 VS |
2401 | intel_adjust_tile_offset(x, y, tile_width, tile_height, |
2402 | tile_size, pitch_tiles, | |
2403 | offset, offset_aligned); | |
2404 | } else { | |
bc752862 | 2405 | offset = *y * pitch + *x * cpp; |
29cf9491 VS |
2406 | offset_aligned = offset & ~alignment; |
2407 | ||
4e9a86b6 VS |
2408 | *y = (offset & alignment) / pitch; |
2409 | *x = ((offset & alignment) - *y * pitch) / cpp; | |
bc752862 | 2410 | } |
29cf9491 VS |
2411 | |
2412 | return offset_aligned; | |
c2c75131 DV |
2413 | } |
2414 | ||
b35d63fa | 2415 | static int i9xx_format_to_fourcc(int format) |
46f297fb JB |
2416 | { |
2417 | switch (format) { | |
2418 | case DISPPLANE_8BPP: | |
2419 | return DRM_FORMAT_C8; | |
2420 | case DISPPLANE_BGRX555: | |
2421 | return DRM_FORMAT_XRGB1555; | |
2422 | case DISPPLANE_BGRX565: | |
2423 | return DRM_FORMAT_RGB565; | |
2424 | default: | |
2425 | case DISPPLANE_BGRX888: | |
2426 | return DRM_FORMAT_XRGB8888; | |
2427 | case DISPPLANE_RGBX888: | |
2428 | return DRM_FORMAT_XBGR8888; | |
2429 | case DISPPLANE_BGRX101010: | |
2430 | return DRM_FORMAT_XRGB2101010; | |
2431 | case DISPPLANE_RGBX101010: | |
2432 | return DRM_FORMAT_XBGR2101010; | |
2433 | } | |
2434 | } | |
2435 | ||
bc8d7dff DL |
2436 | static int skl_format_to_fourcc(int format, bool rgb_order, bool alpha) |
2437 | { | |
2438 | switch (format) { | |
2439 | case PLANE_CTL_FORMAT_RGB_565: | |
2440 | return DRM_FORMAT_RGB565; | |
2441 | default: | |
2442 | case PLANE_CTL_FORMAT_XRGB_8888: | |
2443 | if (rgb_order) { | |
2444 | if (alpha) | |
2445 | return DRM_FORMAT_ABGR8888; | |
2446 | else | |
2447 | return DRM_FORMAT_XBGR8888; | |
2448 | } else { | |
2449 | if (alpha) | |
2450 | return DRM_FORMAT_ARGB8888; | |
2451 | else | |
2452 | return DRM_FORMAT_XRGB8888; | |
2453 | } | |
2454 | case PLANE_CTL_FORMAT_XRGB_2101010: | |
2455 | if (rgb_order) | |
2456 | return DRM_FORMAT_XBGR2101010; | |
2457 | else | |
2458 | return DRM_FORMAT_XRGB2101010; | |
2459 | } | |
2460 | } | |
2461 | ||
5724dbd1 | 2462 | static bool |
f6936e29 DV |
2463 | intel_alloc_initial_plane_obj(struct intel_crtc *crtc, |
2464 | struct intel_initial_plane_config *plane_config) | |
46f297fb JB |
2465 | { |
2466 | struct drm_device *dev = crtc->base.dev; | |
3badb49f | 2467 | struct drm_i915_private *dev_priv = to_i915(dev); |
72e96d64 | 2468 | struct i915_ggtt *ggtt = &dev_priv->ggtt; |
46f297fb JB |
2469 | struct drm_i915_gem_object *obj = NULL; |
2470 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; | |
2d14030b | 2471 | struct drm_framebuffer *fb = &plane_config->fb->base; |
f37b5c2b DV |
2472 | u32 base_aligned = round_down(plane_config->base, PAGE_SIZE); |
2473 | u32 size_aligned = round_up(plane_config->base + plane_config->size, | |
2474 | PAGE_SIZE); | |
2475 | ||
2476 | size_aligned -= base_aligned; | |
46f297fb | 2477 | |
ff2652ea CW |
2478 | if (plane_config->size == 0) |
2479 | return false; | |
2480 | ||
3badb49f PZ |
2481 | /* If the FB is too big, just don't use it since fbdev is not very |
2482 | * important and we should probably use that space with FBC or other | |
2483 | * features. */ | |
72e96d64 | 2484 | if (size_aligned * 2 > ggtt->stolen_usable_size) |
3badb49f PZ |
2485 | return false; |
2486 | ||
12c83d99 TU |
2487 | mutex_lock(&dev->struct_mutex); |
2488 | ||
f37b5c2b DV |
2489 | obj = i915_gem_object_create_stolen_for_preallocated(dev, |
2490 | base_aligned, | |
2491 | base_aligned, | |
2492 | size_aligned); | |
12c83d99 TU |
2493 | if (!obj) { |
2494 | mutex_unlock(&dev->struct_mutex); | |
484b41dd | 2495 | return false; |
12c83d99 | 2496 | } |
46f297fb | 2497 | |
49af449b DL |
2498 | obj->tiling_mode = plane_config->tiling; |
2499 | if (obj->tiling_mode == I915_TILING_X) | |
6bf129df | 2500 | obj->stride = fb->pitches[0]; |
46f297fb | 2501 | |
6bf129df DL |
2502 | mode_cmd.pixel_format = fb->pixel_format; |
2503 | mode_cmd.width = fb->width; | |
2504 | mode_cmd.height = fb->height; | |
2505 | mode_cmd.pitches[0] = fb->pitches[0]; | |
18c5247e DV |
2506 | mode_cmd.modifier[0] = fb->modifier[0]; |
2507 | mode_cmd.flags = DRM_MODE_FB_MODIFIERS; | |
46f297fb | 2508 | |
6bf129df | 2509 | if (intel_framebuffer_init(dev, to_intel_framebuffer(fb), |
484b41dd | 2510 | &mode_cmd, obj)) { |
46f297fb JB |
2511 | DRM_DEBUG_KMS("intel fb init failed\n"); |
2512 | goto out_unref_obj; | |
2513 | } | |
12c83d99 | 2514 | |
46f297fb | 2515 | mutex_unlock(&dev->struct_mutex); |
484b41dd | 2516 | |
f6936e29 | 2517 | DRM_DEBUG_KMS("initial plane fb obj %p\n", obj); |
484b41dd | 2518 | return true; |
46f297fb JB |
2519 | |
2520 | out_unref_obj: | |
2521 | drm_gem_object_unreference(&obj->base); | |
2522 | mutex_unlock(&dev->struct_mutex); | |
484b41dd JB |
2523 | return false; |
2524 | } | |
2525 | ||
5724dbd1 | 2526 | static void |
f6936e29 DV |
2527 | intel_find_initial_plane_obj(struct intel_crtc *intel_crtc, |
2528 | struct intel_initial_plane_config *plane_config) | |
484b41dd JB |
2529 | { |
2530 | struct drm_device *dev = intel_crtc->base.dev; | |
d9ceb816 | 2531 | struct drm_i915_private *dev_priv = dev->dev_private; |
484b41dd JB |
2532 | struct drm_crtc *c; |
2533 | struct intel_crtc *i; | |
2ff8fde1 | 2534 | struct drm_i915_gem_object *obj; |
88595ac9 | 2535 | struct drm_plane *primary = intel_crtc->base.primary; |
be5651f2 | 2536 | struct drm_plane_state *plane_state = primary->state; |
200757f5 MR |
2537 | struct drm_crtc_state *crtc_state = intel_crtc->base.state; |
2538 | struct intel_plane *intel_plane = to_intel_plane(primary); | |
0a8d8a86 MR |
2539 | struct intel_plane_state *intel_state = |
2540 | to_intel_plane_state(plane_state); | |
88595ac9 | 2541 | struct drm_framebuffer *fb; |
484b41dd | 2542 | |
2d14030b | 2543 | if (!plane_config->fb) |
484b41dd JB |
2544 | return; |
2545 | ||
f6936e29 | 2546 | if (intel_alloc_initial_plane_obj(intel_crtc, plane_config)) { |
88595ac9 DV |
2547 | fb = &plane_config->fb->base; |
2548 | goto valid_fb; | |
f55548b5 | 2549 | } |
484b41dd | 2550 | |
2d14030b | 2551 | kfree(plane_config->fb); |
484b41dd JB |
2552 | |
2553 | /* | |
2554 | * Failed to alloc the obj, check to see if we should share | |
2555 | * an fb with another CRTC instead | |
2556 | */ | |
70e1e0ec | 2557 | for_each_crtc(dev, c) { |
484b41dd JB |
2558 | i = to_intel_crtc(c); |
2559 | ||
2560 | if (c == &intel_crtc->base) | |
2561 | continue; | |
2562 | ||
2ff8fde1 MR |
2563 | if (!i->active) |
2564 | continue; | |
2565 | ||
88595ac9 DV |
2566 | fb = c->primary->fb; |
2567 | if (!fb) | |
484b41dd JB |
2568 | continue; |
2569 | ||
88595ac9 | 2570 | obj = intel_fb_obj(fb); |
2ff8fde1 | 2571 | if (i915_gem_obj_ggtt_offset(obj) == plane_config->base) { |
88595ac9 DV |
2572 | drm_framebuffer_reference(fb); |
2573 | goto valid_fb; | |
484b41dd JB |
2574 | } |
2575 | } | |
88595ac9 | 2576 | |
200757f5 MR |
2577 | /* |
2578 | * We've failed to reconstruct the BIOS FB. Current display state | |
2579 | * indicates that the primary plane is visible, but has a NULL FB, | |
2580 | * which will lead to problems later if we don't fix it up. The | |
2581 | * simplest solution is to just disable the primary plane now and | |
2582 | * pretend the BIOS never had it enabled. | |
2583 | */ | |
2584 | to_intel_plane_state(plane_state)->visible = false; | |
2585 | crtc_state->plane_mask &= ~(1 << drm_plane_index(primary)); | |
2622a081 | 2586 | intel_pre_disable_primary_noatomic(&intel_crtc->base); |
200757f5 MR |
2587 | intel_plane->disable_plane(primary, &intel_crtc->base); |
2588 | ||
88595ac9 DV |
2589 | return; |
2590 | ||
2591 | valid_fb: | |
f44e2659 VS |
2592 | plane_state->src_x = 0; |
2593 | plane_state->src_y = 0; | |
be5651f2 ML |
2594 | plane_state->src_w = fb->width << 16; |
2595 | plane_state->src_h = fb->height << 16; | |
2596 | ||
f44e2659 VS |
2597 | plane_state->crtc_x = 0; |
2598 | plane_state->crtc_y = 0; | |
be5651f2 ML |
2599 | plane_state->crtc_w = fb->width; |
2600 | plane_state->crtc_h = fb->height; | |
2601 | ||
0a8d8a86 MR |
2602 | intel_state->src.x1 = plane_state->src_x; |
2603 | intel_state->src.y1 = plane_state->src_y; | |
2604 | intel_state->src.x2 = plane_state->src_x + plane_state->src_w; | |
2605 | intel_state->src.y2 = plane_state->src_y + plane_state->src_h; | |
2606 | intel_state->dst.x1 = plane_state->crtc_x; | |
2607 | intel_state->dst.y1 = plane_state->crtc_y; | |
2608 | intel_state->dst.x2 = plane_state->crtc_x + plane_state->crtc_w; | |
2609 | intel_state->dst.y2 = plane_state->crtc_y + plane_state->crtc_h; | |
2610 | ||
88595ac9 DV |
2611 | obj = intel_fb_obj(fb); |
2612 | if (obj->tiling_mode != I915_TILING_NONE) | |
2613 | dev_priv->preserve_bios_swizzle = true; | |
2614 | ||
be5651f2 ML |
2615 | drm_framebuffer_reference(fb); |
2616 | primary->fb = primary->state->fb = fb; | |
36750f28 | 2617 | primary->crtc = primary->state->crtc = &intel_crtc->base; |
36750f28 | 2618 | intel_crtc->base.state->plane_mask |= (1 << drm_plane_index(primary)); |
a9ff8714 | 2619 | obj->frontbuffer_bits |= to_intel_plane(primary)->frontbuffer_bit; |
46f297fb JB |
2620 | } |
2621 | ||
a8d201af ML |
2622 | static void i9xx_update_primary_plane(struct drm_plane *primary, |
2623 | const struct intel_crtc_state *crtc_state, | |
2624 | const struct intel_plane_state *plane_state) | |
81255565 | 2625 | { |
a8d201af | 2626 | struct drm_device *dev = primary->dev; |
81255565 | 2627 | struct drm_i915_private *dev_priv = dev->dev_private; |
a8d201af ML |
2628 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc_state->base.crtc); |
2629 | struct drm_framebuffer *fb = plane_state->base.fb; | |
2630 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); | |
81255565 | 2631 | int plane = intel_crtc->plane; |
54ea9da8 | 2632 | u32 linear_offset; |
81255565 | 2633 | u32 dspcntr; |
f0f59a00 | 2634 | i915_reg_t reg = DSPCNTR(plane); |
8d0deca8 | 2635 | unsigned int rotation = plane_state->base.rotation; |
ac484963 | 2636 | int cpp = drm_format_plane_cpp(fb->pixel_format, 0); |
54ea9da8 VS |
2637 | int x = plane_state->src.x1 >> 16; |
2638 | int y = plane_state->src.y1 >> 16; | |
c9ba6fad | 2639 | |
f45651ba VS |
2640 | dspcntr = DISPPLANE_GAMMA_ENABLE; |
2641 | ||
fdd508a6 | 2642 | dspcntr |= DISPLAY_PLANE_ENABLE; |
f45651ba VS |
2643 | |
2644 | if (INTEL_INFO(dev)->gen < 4) { | |
2645 | if (intel_crtc->pipe == PIPE_B) | |
2646 | dspcntr |= DISPPLANE_SEL_PIPE_B; | |
2647 | ||
2648 | /* pipesrc and dspsize control the size that is scaled from, | |
2649 | * which should always be the user's requested size. | |
2650 | */ | |
2651 | I915_WRITE(DSPSIZE(plane), | |
a8d201af ML |
2652 | ((crtc_state->pipe_src_h - 1) << 16) | |
2653 | (crtc_state->pipe_src_w - 1)); | |
f45651ba | 2654 | I915_WRITE(DSPPOS(plane), 0); |
c14b0485 VS |
2655 | } else if (IS_CHERRYVIEW(dev) && plane == PLANE_B) { |
2656 | I915_WRITE(PRIMSIZE(plane), | |
a8d201af ML |
2657 | ((crtc_state->pipe_src_h - 1) << 16) | |
2658 | (crtc_state->pipe_src_w - 1)); | |
c14b0485 VS |
2659 | I915_WRITE(PRIMPOS(plane), 0); |
2660 | I915_WRITE(PRIMCNSTALPHA(plane), 0); | |
f45651ba | 2661 | } |
81255565 | 2662 | |
57779d06 VS |
2663 | switch (fb->pixel_format) { |
2664 | case DRM_FORMAT_C8: | |
81255565 JB |
2665 | dspcntr |= DISPPLANE_8BPP; |
2666 | break; | |
57779d06 | 2667 | case DRM_FORMAT_XRGB1555: |
57779d06 | 2668 | dspcntr |= DISPPLANE_BGRX555; |
81255565 | 2669 | break; |
57779d06 VS |
2670 | case DRM_FORMAT_RGB565: |
2671 | dspcntr |= DISPPLANE_BGRX565; | |
2672 | break; | |
2673 | case DRM_FORMAT_XRGB8888: | |
57779d06 VS |
2674 | dspcntr |= DISPPLANE_BGRX888; |
2675 | break; | |
2676 | case DRM_FORMAT_XBGR8888: | |
57779d06 VS |
2677 | dspcntr |= DISPPLANE_RGBX888; |
2678 | break; | |
2679 | case DRM_FORMAT_XRGB2101010: | |
57779d06 VS |
2680 | dspcntr |= DISPPLANE_BGRX101010; |
2681 | break; | |
2682 | case DRM_FORMAT_XBGR2101010: | |
57779d06 | 2683 | dspcntr |= DISPPLANE_RGBX101010; |
81255565 JB |
2684 | break; |
2685 | default: | |
baba133a | 2686 | BUG(); |
81255565 | 2687 | } |
57779d06 | 2688 | |
f45651ba VS |
2689 | if (INTEL_INFO(dev)->gen >= 4 && |
2690 | obj->tiling_mode != I915_TILING_NONE) | |
2691 | dspcntr |= DISPPLANE_TILED; | |
81255565 | 2692 | |
de1aa629 VS |
2693 | if (IS_G4X(dev)) |
2694 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; | |
2695 | ||
ac484963 | 2696 | linear_offset = y * fb->pitches[0] + x * cpp; |
81255565 | 2697 | |
c2c75131 DV |
2698 | if (INTEL_INFO(dev)->gen >= 4) { |
2699 | intel_crtc->dspaddr_offset = | |
4f2d9934 | 2700 | intel_compute_tile_offset(&x, &y, fb, 0, |
8d0deca8 | 2701 | fb->pitches[0], rotation); |
c2c75131 DV |
2702 | linear_offset -= intel_crtc->dspaddr_offset; |
2703 | } else { | |
e506a0c6 | 2704 | intel_crtc->dspaddr_offset = linear_offset; |
c2c75131 | 2705 | } |
e506a0c6 | 2706 | |
8d0deca8 | 2707 | if (rotation == BIT(DRM_ROTATE_180)) { |
48404c1e SJ |
2708 | dspcntr |= DISPPLANE_ROTATE_180; |
2709 | ||
a8d201af ML |
2710 | x += (crtc_state->pipe_src_w - 1); |
2711 | y += (crtc_state->pipe_src_h - 1); | |
48404c1e SJ |
2712 | |
2713 | /* Finding the last pixel of the last line of the display | |
2714 | data and adding to linear_offset*/ | |
2715 | linear_offset += | |
a8d201af | 2716 | (crtc_state->pipe_src_h - 1) * fb->pitches[0] + |
ac484963 | 2717 | (crtc_state->pipe_src_w - 1) * cpp; |
48404c1e SJ |
2718 | } |
2719 | ||
2db3366b PZ |
2720 | intel_crtc->adjusted_x = x; |
2721 | intel_crtc->adjusted_y = y; | |
2722 | ||
48404c1e SJ |
2723 | I915_WRITE(reg, dspcntr); |
2724 | ||
01f2c773 | 2725 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
a6c45cf0 | 2726 | if (INTEL_INFO(dev)->gen >= 4) { |
85ba7b7d DV |
2727 | I915_WRITE(DSPSURF(plane), |
2728 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
5eddb70b | 2729 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); |
e506a0c6 | 2730 | I915_WRITE(DSPLINOFF(plane), linear_offset); |
5eddb70b | 2731 | } else |
f343c5f6 | 2732 | I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset); |
5eddb70b | 2733 | POSTING_READ(reg); |
17638cd6 JB |
2734 | } |
2735 | ||
a8d201af ML |
2736 | static void i9xx_disable_primary_plane(struct drm_plane *primary, |
2737 | struct drm_crtc *crtc) | |
17638cd6 JB |
2738 | { |
2739 | struct drm_device *dev = crtc->dev; | |
2740 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2741 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
17638cd6 | 2742 | int plane = intel_crtc->plane; |
f45651ba | 2743 | |
a8d201af ML |
2744 | I915_WRITE(DSPCNTR(plane), 0); |
2745 | if (INTEL_INFO(dev_priv)->gen >= 4) | |
fdd508a6 | 2746 | I915_WRITE(DSPSURF(plane), 0); |
a8d201af ML |
2747 | else |
2748 | I915_WRITE(DSPADDR(plane), 0); | |
2749 | POSTING_READ(DSPCNTR(plane)); | |
2750 | } | |
c9ba6fad | 2751 | |
a8d201af ML |
2752 | static void ironlake_update_primary_plane(struct drm_plane *primary, |
2753 | const struct intel_crtc_state *crtc_state, | |
2754 | const struct intel_plane_state *plane_state) | |
2755 | { | |
2756 | struct drm_device *dev = primary->dev; | |
2757 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2758 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc_state->base.crtc); | |
2759 | struct drm_framebuffer *fb = plane_state->base.fb; | |
2760 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); | |
2761 | int plane = intel_crtc->plane; | |
54ea9da8 | 2762 | u32 linear_offset; |
a8d201af ML |
2763 | u32 dspcntr; |
2764 | i915_reg_t reg = DSPCNTR(plane); | |
8d0deca8 | 2765 | unsigned int rotation = plane_state->base.rotation; |
ac484963 | 2766 | int cpp = drm_format_plane_cpp(fb->pixel_format, 0); |
a8d201af ML |
2767 | int x = plane_state->src.x1 >> 16; |
2768 | int y = plane_state->src.y1 >> 16; | |
c9ba6fad | 2769 | |
f45651ba | 2770 | dspcntr = DISPPLANE_GAMMA_ENABLE; |
fdd508a6 | 2771 | dspcntr |= DISPLAY_PLANE_ENABLE; |
f45651ba VS |
2772 | |
2773 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) | |
2774 | dspcntr |= DISPPLANE_PIPE_CSC_ENABLE; | |
17638cd6 | 2775 | |
57779d06 VS |
2776 | switch (fb->pixel_format) { |
2777 | case DRM_FORMAT_C8: | |
17638cd6 JB |
2778 | dspcntr |= DISPPLANE_8BPP; |
2779 | break; | |
57779d06 VS |
2780 | case DRM_FORMAT_RGB565: |
2781 | dspcntr |= DISPPLANE_BGRX565; | |
17638cd6 | 2782 | break; |
57779d06 | 2783 | case DRM_FORMAT_XRGB8888: |
57779d06 VS |
2784 | dspcntr |= DISPPLANE_BGRX888; |
2785 | break; | |
2786 | case DRM_FORMAT_XBGR8888: | |
57779d06 VS |
2787 | dspcntr |= DISPPLANE_RGBX888; |
2788 | break; | |
2789 | case DRM_FORMAT_XRGB2101010: | |
57779d06 VS |
2790 | dspcntr |= DISPPLANE_BGRX101010; |
2791 | break; | |
2792 | case DRM_FORMAT_XBGR2101010: | |
57779d06 | 2793 | dspcntr |= DISPPLANE_RGBX101010; |
17638cd6 JB |
2794 | break; |
2795 | default: | |
baba133a | 2796 | BUG(); |
17638cd6 JB |
2797 | } |
2798 | ||
2799 | if (obj->tiling_mode != I915_TILING_NONE) | |
2800 | dspcntr |= DISPPLANE_TILED; | |
17638cd6 | 2801 | |
f45651ba | 2802 | if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) |
1f5d76db | 2803 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; |
17638cd6 | 2804 | |
ac484963 | 2805 | linear_offset = y * fb->pitches[0] + x * cpp; |
c2c75131 | 2806 | intel_crtc->dspaddr_offset = |
4f2d9934 | 2807 | intel_compute_tile_offset(&x, &y, fb, 0, |
8d0deca8 | 2808 | fb->pitches[0], rotation); |
c2c75131 | 2809 | linear_offset -= intel_crtc->dspaddr_offset; |
8d0deca8 | 2810 | if (rotation == BIT(DRM_ROTATE_180)) { |
48404c1e SJ |
2811 | dspcntr |= DISPPLANE_ROTATE_180; |
2812 | ||
2813 | if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) { | |
a8d201af ML |
2814 | x += (crtc_state->pipe_src_w - 1); |
2815 | y += (crtc_state->pipe_src_h - 1); | |
48404c1e SJ |
2816 | |
2817 | /* Finding the last pixel of the last line of the display | |
2818 | data and adding to linear_offset*/ | |
2819 | linear_offset += | |
a8d201af | 2820 | (crtc_state->pipe_src_h - 1) * fb->pitches[0] + |
ac484963 | 2821 | (crtc_state->pipe_src_w - 1) * cpp; |
48404c1e SJ |
2822 | } |
2823 | } | |
2824 | ||
2db3366b PZ |
2825 | intel_crtc->adjusted_x = x; |
2826 | intel_crtc->adjusted_y = y; | |
2827 | ||
48404c1e | 2828 | I915_WRITE(reg, dspcntr); |
17638cd6 | 2829 | |
01f2c773 | 2830 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
85ba7b7d DV |
2831 | I915_WRITE(DSPSURF(plane), |
2832 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
b3dc685e | 2833 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
bc1c91eb DL |
2834 | I915_WRITE(DSPOFFSET(plane), (y << 16) | x); |
2835 | } else { | |
2836 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); | |
2837 | I915_WRITE(DSPLINOFF(plane), linear_offset); | |
2838 | } | |
17638cd6 | 2839 | POSTING_READ(reg); |
17638cd6 JB |
2840 | } |
2841 | ||
7b49f948 VS |
2842 | u32 intel_fb_stride_alignment(const struct drm_i915_private *dev_priv, |
2843 | uint64_t fb_modifier, uint32_t pixel_format) | |
b321803d | 2844 | { |
7b49f948 | 2845 | if (fb_modifier == DRM_FORMAT_MOD_NONE) { |
b321803d | 2846 | return 64; |
7b49f948 VS |
2847 | } else { |
2848 | int cpp = drm_format_plane_cpp(pixel_format, 0); | |
2849 | ||
27ba3910 | 2850 | return intel_tile_width_bytes(dev_priv, fb_modifier, cpp); |
b321803d DL |
2851 | } |
2852 | } | |
2853 | ||
44eb0cb9 MK |
2854 | u32 intel_plane_obj_offset(struct intel_plane *intel_plane, |
2855 | struct drm_i915_gem_object *obj, | |
2856 | unsigned int plane) | |
121920fa | 2857 | { |
ce7f1728 | 2858 | struct i915_ggtt_view view; |
dedf278c | 2859 | struct i915_vma *vma; |
44eb0cb9 | 2860 | u64 offset; |
121920fa | 2861 | |
e7941294 | 2862 | intel_fill_fb_ggtt_view(&view, intel_plane->base.state->fb, |
3465c580 | 2863 | intel_plane->base.state->rotation); |
121920fa | 2864 | |
ce7f1728 | 2865 | vma = i915_gem_obj_to_ggtt_view(obj, &view); |
dedf278c | 2866 | if (WARN(!vma, "ggtt vma for display object not found! (view=%u)\n", |
ce7f1728 | 2867 | view.type)) |
dedf278c TU |
2868 | return -1; |
2869 | ||
44eb0cb9 | 2870 | offset = vma->node.start; |
dedf278c TU |
2871 | |
2872 | if (plane == 1) { | |
7723f47d | 2873 | offset += vma->ggtt_view.params.rotated.uv_start_page * |
dedf278c TU |
2874 | PAGE_SIZE; |
2875 | } | |
2876 | ||
44eb0cb9 MK |
2877 | WARN_ON(upper_32_bits(offset)); |
2878 | ||
2879 | return lower_32_bits(offset); | |
121920fa TU |
2880 | } |
2881 | ||
e435d6e5 ML |
2882 | static void skl_detach_scaler(struct intel_crtc *intel_crtc, int id) |
2883 | { | |
2884 | struct drm_device *dev = intel_crtc->base.dev; | |
2885 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2886 | ||
2887 | I915_WRITE(SKL_PS_CTRL(intel_crtc->pipe, id), 0); | |
2888 | I915_WRITE(SKL_PS_WIN_POS(intel_crtc->pipe, id), 0); | |
2889 | I915_WRITE(SKL_PS_WIN_SZ(intel_crtc->pipe, id), 0); | |
e435d6e5 ML |
2890 | } |
2891 | ||
a1b2278e CK |
2892 | /* |
2893 | * This function detaches (aka. unbinds) unused scalers in hardware | |
2894 | */ | |
0583236e | 2895 | static void skl_detach_scalers(struct intel_crtc *intel_crtc) |
a1b2278e | 2896 | { |
a1b2278e CK |
2897 | struct intel_crtc_scaler_state *scaler_state; |
2898 | int i; | |
2899 | ||
a1b2278e CK |
2900 | scaler_state = &intel_crtc->config->scaler_state; |
2901 | ||
2902 | /* loop through and disable scalers that aren't in use */ | |
2903 | for (i = 0; i < intel_crtc->num_scalers; i++) { | |
e435d6e5 ML |
2904 | if (!scaler_state->scalers[i].in_use) |
2905 | skl_detach_scaler(intel_crtc, i); | |
a1b2278e CK |
2906 | } |
2907 | } | |
2908 | ||
6156a456 | 2909 | u32 skl_plane_ctl_format(uint32_t pixel_format) |
70d21f0e | 2910 | { |
6156a456 | 2911 | switch (pixel_format) { |
d161cf7a | 2912 | case DRM_FORMAT_C8: |
c34ce3d1 | 2913 | return PLANE_CTL_FORMAT_INDEXED; |
70d21f0e | 2914 | case DRM_FORMAT_RGB565: |
c34ce3d1 | 2915 | return PLANE_CTL_FORMAT_RGB_565; |
70d21f0e | 2916 | case DRM_FORMAT_XBGR8888: |
c34ce3d1 | 2917 | return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX; |
6156a456 | 2918 | case DRM_FORMAT_XRGB8888: |
c34ce3d1 | 2919 | return PLANE_CTL_FORMAT_XRGB_8888; |
6156a456 CK |
2920 | /* |
2921 | * XXX: For ARBG/ABGR formats we default to expecting scanout buffers | |
2922 | * to be already pre-multiplied. We need to add a knob (or a different | |
2923 | * DRM_FORMAT) for user-space to configure that. | |
2924 | */ | |
f75fb42a | 2925 | case DRM_FORMAT_ABGR8888: |
c34ce3d1 | 2926 | return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX | |
6156a456 | 2927 | PLANE_CTL_ALPHA_SW_PREMULTIPLY; |
6156a456 | 2928 | case DRM_FORMAT_ARGB8888: |
c34ce3d1 | 2929 | return PLANE_CTL_FORMAT_XRGB_8888 | |
6156a456 | 2930 | PLANE_CTL_ALPHA_SW_PREMULTIPLY; |
70d21f0e | 2931 | case DRM_FORMAT_XRGB2101010: |
c34ce3d1 | 2932 | return PLANE_CTL_FORMAT_XRGB_2101010; |
70d21f0e | 2933 | case DRM_FORMAT_XBGR2101010: |
c34ce3d1 | 2934 | return PLANE_CTL_ORDER_RGBX | PLANE_CTL_FORMAT_XRGB_2101010; |
6156a456 | 2935 | case DRM_FORMAT_YUYV: |
c34ce3d1 | 2936 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YUYV; |
6156a456 | 2937 | case DRM_FORMAT_YVYU: |
c34ce3d1 | 2938 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YVYU; |
6156a456 | 2939 | case DRM_FORMAT_UYVY: |
c34ce3d1 | 2940 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_UYVY; |
6156a456 | 2941 | case DRM_FORMAT_VYUY: |
c34ce3d1 | 2942 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_VYUY; |
70d21f0e | 2943 | default: |
4249eeef | 2944 | MISSING_CASE(pixel_format); |
70d21f0e | 2945 | } |
8cfcba41 | 2946 | |
c34ce3d1 | 2947 | return 0; |
6156a456 | 2948 | } |
70d21f0e | 2949 | |
6156a456 CK |
2950 | u32 skl_plane_ctl_tiling(uint64_t fb_modifier) |
2951 | { | |
6156a456 | 2952 | switch (fb_modifier) { |
30af77c4 | 2953 | case DRM_FORMAT_MOD_NONE: |
70d21f0e | 2954 | break; |
30af77c4 | 2955 | case I915_FORMAT_MOD_X_TILED: |
c34ce3d1 | 2956 | return PLANE_CTL_TILED_X; |
b321803d | 2957 | case I915_FORMAT_MOD_Y_TILED: |
c34ce3d1 | 2958 | return PLANE_CTL_TILED_Y; |
b321803d | 2959 | case I915_FORMAT_MOD_Yf_TILED: |
c34ce3d1 | 2960 | return PLANE_CTL_TILED_YF; |
70d21f0e | 2961 | default: |
6156a456 | 2962 | MISSING_CASE(fb_modifier); |
70d21f0e | 2963 | } |
8cfcba41 | 2964 | |
c34ce3d1 | 2965 | return 0; |
6156a456 | 2966 | } |
70d21f0e | 2967 | |
6156a456 CK |
2968 | u32 skl_plane_ctl_rotation(unsigned int rotation) |
2969 | { | |
3b7a5119 | 2970 | switch (rotation) { |
6156a456 CK |
2971 | case BIT(DRM_ROTATE_0): |
2972 | break; | |
1e8df167 SJ |
2973 | /* |
2974 | * DRM_ROTATE_ is counter clockwise to stay compatible with Xrandr | |
2975 | * while i915 HW rotation is clockwise, thats why this swapping. | |
2976 | */ | |
3b7a5119 | 2977 | case BIT(DRM_ROTATE_90): |
1e8df167 | 2978 | return PLANE_CTL_ROTATE_270; |
3b7a5119 | 2979 | case BIT(DRM_ROTATE_180): |
c34ce3d1 | 2980 | return PLANE_CTL_ROTATE_180; |
3b7a5119 | 2981 | case BIT(DRM_ROTATE_270): |
1e8df167 | 2982 | return PLANE_CTL_ROTATE_90; |
6156a456 CK |
2983 | default: |
2984 | MISSING_CASE(rotation); | |
2985 | } | |
2986 | ||
c34ce3d1 | 2987 | return 0; |
6156a456 CK |
2988 | } |
2989 | ||
a8d201af ML |
2990 | static void skylake_update_primary_plane(struct drm_plane *plane, |
2991 | const struct intel_crtc_state *crtc_state, | |
2992 | const struct intel_plane_state *plane_state) | |
6156a456 | 2993 | { |
a8d201af | 2994 | struct drm_device *dev = plane->dev; |
6156a456 | 2995 | struct drm_i915_private *dev_priv = dev->dev_private; |
a8d201af ML |
2996 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc_state->base.crtc); |
2997 | struct drm_framebuffer *fb = plane_state->base.fb; | |
2998 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); | |
6156a456 CK |
2999 | int pipe = intel_crtc->pipe; |
3000 | u32 plane_ctl, stride_div, stride; | |
3001 | u32 tile_height, plane_offset, plane_size; | |
a8d201af | 3002 | unsigned int rotation = plane_state->base.rotation; |
6156a456 | 3003 | int x_offset, y_offset; |
44eb0cb9 | 3004 | u32 surf_addr; |
a8d201af ML |
3005 | int scaler_id = plane_state->scaler_id; |
3006 | int src_x = plane_state->src.x1 >> 16; | |
3007 | int src_y = plane_state->src.y1 >> 16; | |
3008 | int src_w = drm_rect_width(&plane_state->src) >> 16; | |
3009 | int src_h = drm_rect_height(&plane_state->src) >> 16; | |
3010 | int dst_x = plane_state->dst.x1; | |
3011 | int dst_y = plane_state->dst.y1; | |
3012 | int dst_w = drm_rect_width(&plane_state->dst); | |
3013 | int dst_h = drm_rect_height(&plane_state->dst); | |
70d21f0e | 3014 | |
6156a456 CK |
3015 | plane_ctl = PLANE_CTL_ENABLE | |
3016 | PLANE_CTL_PIPE_GAMMA_ENABLE | | |
3017 | PLANE_CTL_PIPE_CSC_ENABLE; | |
3018 | ||
3019 | plane_ctl |= skl_plane_ctl_format(fb->pixel_format); | |
3020 | plane_ctl |= skl_plane_ctl_tiling(fb->modifier[0]); | |
3021 | plane_ctl |= PLANE_CTL_PLANE_GAMMA_DISABLE; | |
6156a456 CK |
3022 | plane_ctl |= skl_plane_ctl_rotation(rotation); |
3023 | ||
7b49f948 | 3024 | stride_div = intel_fb_stride_alignment(dev_priv, fb->modifier[0], |
b321803d | 3025 | fb->pixel_format); |
dedf278c | 3026 | surf_addr = intel_plane_obj_offset(to_intel_plane(plane), obj, 0); |
3b7a5119 | 3027 | |
a42e5a23 PZ |
3028 | WARN_ON(drm_rect_width(&plane_state->src) == 0); |
3029 | ||
3b7a5119 | 3030 | if (intel_rotation_90_or_270(rotation)) { |
832be82f VS |
3031 | int cpp = drm_format_plane_cpp(fb->pixel_format, 0); |
3032 | ||
3b7a5119 | 3033 | /* stride = Surface height in tiles */ |
832be82f | 3034 | tile_height = intel_tile_height(dev_priv, fb->modifier[0], cpp); |
3b7a5119 | 3035 | stride = DIV_ROUND_UP(fb->height, tile_height); |
a8d201af ML |
3036 | x_offset = stride * tile_height - src_y - src_h; |
3037 | y_offset = src_x; | |
6156a456 | 3038 | plane_size = (src_w - 1) << 16 | (src_h - 1); |
3b7a5119 SJ |
3039 | } else { |
3040 | stride = fb->pitches[0] / stride_div; | |
a8d201af ML |
3041 | x_offset = src_x; |
3042 | y_offset = src_y; | |
6156a456 | 3043 | plane_size = (src_h - 1) << 16 | (src_w - 1); |
3b7a5119 SJ |
3044 | } |
3045 | plane_offset = y_offset << 16 | x_offset; | |
b321803d | 3046 | |
2db3366b PZ |
3047 | intel_crtc->adjusted_x = x_offset; |
3048 | intel_crtc->adjusted_y = y_offset; | |
3049 | ||
70d21f0e | 3050 | I915_WRITE(PLANE_CTL(pipe, 0), plane_ctl); |
3b7a5119 SJ |
3051 | I915_WRITE(PLANE_OFFSET(pipe, 0), plane_offset); |
3052 | I915_WRITE(PLANE_SIZE(pipe, 0), plane_size); | |
3053 | I915_WRITE(PLANE_STRIDE(pipe, 0), stride); | |
6156a456 CK |
3054 | |
3055 | if (scaler_id >= 0) { | |
3056 | uint32_t ps_ctrl = 0; | |
3057 | ||
3058 | WARN_ON(!dst_w || !dst_h); | |
3059 | ps_ctrl = PS_SCALER_EN | PS_PLANE_SEL(0) | | |
3060 | crtc_state->scaler_state.scalers[scaler_id].mode; | |
3061 | I915_WRITE(SKL_PS_CTRL(pipe, scaler_id), ps_ctrl); | |
3062 | I915_WRITE(SKL_PS_PWR_GATE(pipe, scaler_id), 0); | |
3063 | I915_WRITE(SKL_PS_WIN_POS(pipe, scaler_id), (dst_x << 16) | dst_y); | |
3064 | I915_WRITE(SKL_PS_WIN_SZ(pipe, scaler_id), (dst_w << 16) | dst_h); | |
3065 | I915_WRITE(PLANE_POS(pipe, 0), 0); | |
3066 | } else { | |
3067 | I915_WRITE(PLANE_POS(pipe, 0), (dst_y << 16) | dst_x); | |
3068 | } | |
3069 | ||
121920fa | 3070 | I915_WRITE(PLANE_SURF(pipe, 0), surf_addr); |
70d21f0e DL |
3071 | |
3072 | POSTING_READ(PLANE_SURF(pipe, 0)); | |
3073 | } | |
3074 | ||
a8d201af ML |
3075 | static void skylake_disable_primary_plane(struct drm_plane *primary, |
3076 | struct drm_crtc *crtc) | |
17638cd6 JB |
3077 | { |
3078 | struct drm_device *dev = crtc->dev; | |
3079 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a8d201af | 3080 | int pipe = to_intel_crtc(crtc)->pipe; |
17638cd6 | 3081 | |
a8d201af ML |
3082 | I915_WRITE(PLANE_CTL(pipe, 0), 0); |
3083 | I915_WRITE(PLANE_SURF(pipe, 0), 0); | |
3084 | POSTING_READ(PLANE_SURF(pipe, 0)); | |
3085 | } | |
29b9bde6 | 3086 | |
a8d201af ML |
3087 | /* Assume fb object is pinned & idle & fenced and just update base pointers */ |
3088 | static int | |
3089 | intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb, | |
3090 | int x, int y, enum mode_set_atomic state) | |
3091 | { | |
3092 | /* Support for kgdboc is disabled, this needs a major rework. */ | |
3093 | DRM_ERROR("legacy panic handler not supported any more.\n"); | |
3094 | ||
3095 | return -ENODEV; | |
81255565 JB |
3096 | } |
3097 | ||
7514747d VS |
3098 | static void intel_update_primary_planes(struct drm_device *dev) |
3099 | { | |
7514747d | 3100 | struct drm_crtc *crtc; |
96a02917 | 3101 | |
70e1e0ec | 3102 | for_each_crtc(dev, crtc) { |
11c22da6 ML |
3103 | struct intel_plane *plane = to_intel_plane(crtc->primary); |
3104 | struct intel_plane_state *plane_state; | |
96a02917 | 3105 | |
11c22da6 | 3106 | drm_modeset_lock_crtc(crtc, &plane->base); |
11c22da6 ML |
3107 | plane_state = to_intel_plane_state(plane->base.state); |
3108 | ||
a8d201af ML |
3109 | if (plane_state->visible) |
3110 | plane->update_plane(&plane->base, | |
3111 | to_intel_crtc_state(crtc->state), | |
3112 | plane_state); | |
11c22da6 ML |
3113 | |
3114 | drm_modeset_unlock_crtc(crtc); | |
96a02917 VS |
3115 | } |
3116 | } | |
3117 | ||
c033666a | 3118 | void intel_prepare_reset(struct drm_i915_private *dev_priv) |
7514747d VS |
3119 | { |
3120 | /* no reset support for gen2 */ | |
c033666a | 3121 | if (IS_GEN2(dev_priv)) |
7514747d VS |
3122 | return; |
3123 | ||
3124 | /* reset doesn't touch the display */ | |
c033666a | 3125 | if (INTEL_GEN(dev_priv) >= 5 || IS_G4X(dev_priv)) |
7514747d VS |
3126 | return; |
3127 | ||
c033666a | 3128 | drm_modeset_lock_all(dev_priv->dev); |
f98ce92f VS |
3129 | /* |
3130 | * Disabling the crtcs gracefully seems nicer. Also the | |
3131 | * g33 docs say we should at least disable all the planes. | |
3132 | */ | |
c033666a | 3133 | intel_display_suspend(dev_priv->dev); |
7514747d VS |
3134 | } |
3135 | ||
c033666a | 3136 | void intel_finish_reset(struct drm_i915_private *dev_priv) |
7514747d | 3137 | { |
7514747d | 3138 | /* no reset support for gen2 */ |
c033666a | 3139 | if (IS_GEN2(dev_priv)) |
7514747d VS |
3140 | return; |
3141 | ||
3142 | /* reset doesn't touch the display */ | |
c033666a | 3143 | if (INTEL_GEN(dev_priv) >= 5 || IS_G4X(dev_priv)) { |
7514747d VS |
3144 | /* |
3145 | * Flips in the rings have been nuked by the reset, | |
3146 | * so update the base address of all primary | |
3147 | * planes to the the last fb to make sure we're | |
3148 | * showing the correct fb after a reset. | |
11c22da6 ML |
3149 | * |
3150 | * FIXME: Atomic will make this obsolete since we won't schedule | |
3151 | * CS-based flips (which might get lost in gpu resets) any more. | |
7514747d | 3152 | */ |
c033666a | 3153 | intel_update_primary_planes(dev_priv->dev); |
7514747d VS |
3154 | return; |
3155 | } | |
3156 | ||
3157 | /* | |
3158 | * The display has been reset as well, | |
3159 | * so need a full re-initialization. | |
3160 | */ | |
3161 | intel_runtime_pm_disable_interrupts(dev_priv); | |
3162 | intel_runtime_pm_enable_interrupts(dev_priv); | |
3163 | ||
c033666a | 3164 | intel_modeset_init_hw(dev_priv->dev); |
7514747d VS |
3165 | |
3166 | spin_lock_irq(&dev_priv->irq_lock); | |
3167 | if (dev_priv->display.hpd_irq_setup) | |
91d14251 | 3168 | dev_priv->display.hpd_irq_setup(dev_priv); |
7514747d VS |
3169 | spin_unlock_irq(&dev_priv->irq_lock); |
3170 | ||
c033666a | 3171 | intel_display_resume(dev_priv->dev); |
7514747d VS |
3172 | |
3173 | intel_hpd_init(dev_priv); | |
3174 | ||
c033666a | 3175 | drm_modeset_unlock_all(dev_priv->dev); |
7514747d VS |
3176 | } |
3177 | ||
7d5e3799 CW |
3178 | static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc) |
3179 | { | |
6885843a | 3180 | return !list_empty_careful(&to_intel_crtc(crtc)->flip_work); |
7d5e3799 CW |
3181 | } |
3182 | ||
bfd16b2a ML |
3183 | static void intel_update_pipe_config(struct intel_crtc *crtc, |
3184 | struct intel_crtc_state *old_crtc_state) | |
e30e8f75 GP |
3185 | { |
3186 | struct drm_device *dev = crtc->base.dev; | |
3187 | struct drm_i915_private *dev_priv = dev->dev_private; | |
bfd16b2a ML |
3188 | struct intel_crtc_state *pipe_config = |
3189 | to_intel_crtc_state(crtc->base.state); | |
e30e8f75 | 3190 | |
bfd16b2a ML |
3191 | /* drm_atomic_helper_update_legacy_modeset_state might not be called. */ |
3192 | crtc->base.mode = crtc->base.state->mode; | |
3193 | ||
3194 | DRM_DEBUG_KMS("Updating pipe size %ix%i -> %ix%i\n", | |
3195 | old_crtc_state->pipe_src_w, old_crtc_state->pipe_src_h, | |
3196 | pipe_config->pipe_src_w, pipe_config->pipe_src_h); | |
e30e8f75 GP |
3197 | |
3198 | /* | |
3199 | * Update pipe size and adjust fitter if needed: the reason for this is | |
3200 | * that in compute_mode_changes we check the native mode (not the pfit | |
3201 | * mode) to see if we can flip rather than do a full mode set. In the | |
3202 | * fastboot case, we'll flip, but if we don't update the pipesrc and | |
3203 | * pfit state, we'll end up with a big fb scanned out into the wrong | |
3204 | * sized surface. | |
e30e8f75 GP |
3205 | */ |
3206 | ||
e30e8f75 | 3207 | I915_WRITE(PIPESRC(crtc->pipe), |
bfd16b2a ML |
3208 | ((pipe_config->pipe_src_w - 1) << 16) | |
3209 | (pipe_config->pipe_src_h - 1)); | |
3210 | ||
3211 | /* on skylake this is done by detaching scalers */ | |
3212 | if (INTEL_INFO(dev)->gen >= 9) { | |
3213 | skl_detach_scalers(crtc); | |
3214 | ||
3215 | if (pipe_config->pch_pfit.enabled) | |
3216 | skylake_pfit_enable(crtc); | |
3217 | } else if (HAS_PCH_SPLIT(dev)) { | |
3218 | if (pipe_config->pch_pfit.enabled) | |
3219 | ironlake_pfit_enable(crtc); | |
3220 | else if (old_crtc_state->pch_pfit.enabled) | |
3221 | ironlake_pfit_disable(crtc, true); | |
e30e8f75 | 3222 | } |
e30e8f75 GP |
3223 | } |
3224 | ||
5e84e1a4 ZW |
3225 | static void intel_fdi_normal_train(struct drm_crtc *crtc) |
3226 | { | |
3227 | struct drm_device *dev = crtc->dev; | |
3228 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3229 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3230 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3231 | i915_reg_t reg; |
3232 | u32 temp; | |
5e84e1a4 ZW |
3233 | |
3234 | /* enable normal train */ | |
3235 | reg = FDI_TX_CTL(pipe); | |
3236 | temp = I915_READ(reg); | |
61e499bf | 3237 | if (IS_IVYBRIDGE(dev)) { |
357555c0 JB |
3238 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
3239 | temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE; | |
61e499bf KP |
3240 | } else { |
3241 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3242 | temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE; | |
357555c0 | 3243 | } |
5e84e1a4 ZW |
3244 | I915_WRITE(reg, temp); |
3245 | ||
3246 | reg = FDI_RX_CTL(pipe); | |
3247 | temp = I915_READ(reg); | |
3248 | if (HAS_PCH_CPT(dev)) { | |
3249 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3250 | temp |= FDI_LINK_TRAIN_NORMAL_CPT; | |
3251 | } else { | |
3252 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3253 | temp |= FDI_LINK_TRAIN_NONE; | |
3254 | } | |
3255 | I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE); | |
3256 | ||
3257 | /* wait one idle pattern time */ | |
3258 | POSTING_READ(reg); | |
3259 | udelay(1000); | |
357555c0 JB |
3260 | |
3261 | /* IVB wants error correction enabled */ | |
3262 | if (IS_IVYBRIDGE(dev)) | |
3263 | I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE | | |
3264 | FDI_FE_ERRC_ENABLE); | |
5e84e1a4 ZW |
3265 | } |
3266 | ||
8db9d77b ZW |
3267 | /* The FDI link training functions for ILK/Ibexpeak. */ |
3268 | static void ironlake_fdi_link_train(struct drm_crtc *crtc) | |
3269 | { | |
3270 | struct drm_device *dev = crtc->dev; | |
3271 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3272 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3273 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3274 | i915_reg_t reg; |
3275 | u32 temp, tries; | |
8db9d77b | 3276 | |
1c8562f6 | 3277 | /* FDI needs bits from pipe first */ |
0fc932b8 | 3278 | assert_pipe_enabled(dev_priv, pipe); |
0fc932b8 | 3279 | |
e1a44743 AJ |
3280 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
3281 | for train result */ | |
5eddb70b CW |
3282 | reg = FDI_RX_IMR(pipe); |
3283 | temp = I915_READ(reg); | |
e1a44743 AJ |
3284 | temp &= ~FDI_RX_SYMBOL_LOCK; |
3285 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
3286 | I915_WRITE(reg, temp); |
3287 | I915_READ(reg); | |
e1a44743 AJ |
3288 | udelay(150); |
3289 | ||
8db9d77b | 3290 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
3291 | reg = FDI_TX_CTL(pipe); |
3292 | temp = I915_READ(reg); | |
627eb5a3 | 3293 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3294 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
8db9d77b ZW |
3295 | temp &= ~FDI_LINK_TRAIN_NONE; |
3296 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b | 3297 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 3298 | |
5eddb70b CW |
3299 | reg = FDI_RX_CTL(pipe); |
3300 | temp = I915_READ(reg); | |
8db9d77b ZW |
3301 | temp &= ~FDI_LINK_TRAIN_NONE; |
3302 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b CW |
3303 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
3304 | ||
3305 | POSTING_READ(reg); | |
8db9d77b ZW |
3306 | udelay(150); |
3307 | ||
5b2adf89 | 3308 | /* Ironlake workaround, enable clock pointer after FDI enable*/ |
8f5718a6 DV |
3309 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
3310 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR | | |
3311 | FDI_RX_PHASE_SYNC_POINTER_EN); | |
5b2adf89 | 3312 | |
5eddb70b | 3313 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 3314 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 3315 | temp = I915_READ(reg); |
8db9d77b ZW |
3316 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
3317 | ||
3318 | if ((temp & FDI_RX_BIT_LOCK)) { | |
3319 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
5eddb70b | 3320 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); |
8db9d77b ZW |
3321 | break; |
3322 | } | |
8db9d77b | 3323 | } |
e1a44743 | 3324 | if (tries == 5) |
5eddb70b | 3325 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
3326 | |
3327 | /* Train 2 */ | |
5eddb70b CW |
3328 | reg = FDI_TX_CTL(pipe); |
3329 | temp = I915_READ(reg); | |
8db9d77b ZW |
3330 | temp &= ~FDI_LINK_TRAIN_NONE; |
3331 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 3332 | I915_WRITE(reg, temp); |
8db9d77b | 3333 | |
5eddb70b CW |
3334 | reg = FDI_RX_CTL(pipe); |
3335 | temp = I915_READ(reg); | |
8db9d77b ZW |
3336 | temp &= ~FDI_LINK_TRAIN_NONE; |
3337 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 3338 | I915_WRITE(reg, temp); |
8db9d77b | 3339 | |
5eddb70b CW |
3340 | POSTING_READ(reg); |
3341 | udelay(150); | |
8db9d77b | 3342 | |
5eddb70b | 3343 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 3344 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 3345 | temp = I915_READ(reg); |
8db9d77b ZW |
3346 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
3347 | ||
3348 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
5eddb70b | 3349 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); |
8db9d77b ZW |
3350 | DRM_DEBUG_KMS("FDI train 2 done.\n"); |
3351 | break; | |
3352 | } | |
8db9d77b | 3353 | } |
e1a44743 | 3354 | if (tries == 5) |
5eddb70b | 3355 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
3356 | |
3357 | DRM_DEBUG_KMS("FDI train done\n"); | |
5c5313c8 | 3358 | |
8db9d77b ZW |
3359 | } |
3360 | ||
0206e353 | 3361 | static const int snb_b_fdi_train_param[] = { |
8db9d77b ZW |
3362 | FDI_LINK_TRAIN_400MV_0DB_SNB_B, |
3363 | FDI_LINK_TRAIN_400MV_6DB_SNB_B, | |
3364 | FDI_LINK_TRAIN_600MV_3_5DB_SNB_B, | |
3365 | FDI_LINK_TRAIN_800MV_0DB_SNB_B, | |
3366 | }; | |
3367 | ||
3368 | /* The FDI link training functions for SNB/Cougarpoint. */ | |
3369 | static void gen6_fdi_link_train(struct drm_crtc *crtc) | |
3370 | { | |
3371 | struct drm_device *dev = crtc->dev; | |
3372 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3373 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3374 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3375 | i915_reg_t reg; |
3376 | u32 temp, i, retry; | |
8db9d77b | 3377 | |
e1a44743 AJ |
3378 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
3379 | for train result */ | |
5eddb70b CW |
3380 | reg = FDI_RX_IMR(pipe); |
3381 | temp = I915_READ(reg); | |
e1a44743 AJ |
3382 | temp &= ~FDI_RX_SYMBOL_LOCK; |
3383 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
3384 | I915_WRITE(reg, temp); |
3385 | ||
3386 | POSTING_READ(reg); | |
e1a44743 AJ |
3387 | udelay(150); |
3388 | ||
8db9d77b | 3389 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
3390 | reg = FDI_TX_CTL(pipe); |
3391 | temp = I915_READ(reg); | |
627eb5a3 | 3392 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3393 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
8db9d77b ZW |
3394 | temp &= ~FDI_LINK_TRAIN_NONE; |
3395 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3396 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
3397 | /* SNB-B */ | |
3398 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
5eddb70b | 3399 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 3400 | |
d74cf324 DV |
3401 | I915_WRITE(FDI_RX_MISC(pipe), |
3402 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
3403 | ||
5eddb70b CW |
3404 | reg = FDI_RX_CTL(pipe); |
3405 | temp = I915_READ(reg); | |
8db9d77b ZW |
3406 | if (HAS_PCH_CPT(dev)) { |
3407 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3408 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
3409 | } else { | |
3410 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3411 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3412 | } | |
5eddb70b CW |
3413 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
3414 | ||
3415 | POSTING_READ(reg); | |
8db9d77b ZW |
3416 | udelay(150); |
3417 | ||
0206e353 | 3418 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
3419 | reg = FDI_TX_CTL(pipe); |
3420 | temp = I915_READ(reg); | |
8db9d77b ZW |
3421 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
3422 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
3423 | I915_WRITE(reg, temp); |
3424 | ||
3425 | POSTING_READ(reg); | |
8db9d77b ZW |
3426 | udelay(500); |
3427 | ||
fa37d39e SP |
3428 | for (retry = 0; retry < 5; retry++) { |
3429 | reg = FDI_RX_IIR(pipe); | |
3430 | temp = I915_READ(reg); | |
3431 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
3432 | if (temp & FDI_RX_BIT_LOCK) { | |
3433 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
3434 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
3435 | break; | |
3436 | } | |
3437 | udelay(50); | |
8db9d77b | 3438 | } |
fa37d39e SP |
3439 | if (retry < 5) |
3440 | break; | |
8db9d77b ZW |
3441 | } |
3442 | if (i == 4) | |
5eddb70b | 3443 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
3444 | |
3445 | /* Train 2 */ | |
5eddb70b CW |
3446 | reg = FDI_TX_CTL(pipe); |
3447 | temp = I915_READ(reg); | |
8db9d77b ZW |
3448 | temp &= ~FDI_LINK_TRAIN_NONE; |
3449 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
3450 | if (IS_GEN6(dev)) { | |
3451 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
3452 | /* SNB-B */ | |
3453 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
3454 | } | |
5eddb70b | 3455 | I915_WRITE(reg, temp); |
8db9d77b | 3456 | |
5eddb70b CW |
3457 | reg = FDI_RX_CTL(pipe); |
3458 | temp = I915_READ(reg); | |
8db9d77b ZW |
3459 | if (HAS_PCH_CPT(dev)) { |
3460 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3461 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
3462 | } else { | |
3463 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3464 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
3465 | } | |
5eddb70b CW |
3466 | I915_WRITE(reg, temp); |
3467 | ||
3468 | POSTING_READ(reg); | |
8db9d77b ZW |
3469 | udelay(150); |
3470 | ||
0206e353 | 3471 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
3472 | reg = FDI_TX_CTL(pipe); |
3473 | temp = I915_READ(reg); | |
8db9d77b ZW |
3474 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
3475 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
3476 | I915_WRITE(reg, temp); |
3477 | ||
3478 | POSTING_READ(reg); | |
8db9d77b ZW |
3479 | udelay(500); |
3480 | ||
fa37d39e SP |
3481 | for (retry = 0; retry < 5; retry++) { |
3482 | reg = FDI_RX_IIR(pipe); | |
3483 | temp = I915_READ(reg); | |
3484 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
3485 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
3486 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
3487 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
3488 | break; | |
3489 | } | |
3490 | udelay(50); | |
8db9d77b | 3491 | } |
fa37d39e SP |
3492 | if (retry < 5) |
3493 | break; | |
8db9d77b ZW |
3494 | } |
3495 | if (i == 4) | |
5eddb70b | 3496 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
3497 | |
3498 | DRM_DEBUG_KMS("FDI train done.\n"); | |
3499 | } | |
3500 | ||
357555c0 JB |
3501 | /* Manual link training for Ivy Bridge A0 parts */ |
3502 | static void ivb_manual_fdi_link_train(struct drm_crtc *crtc) | |
3503 | { | |
3504 | struct drm_device *dev = crtc->dev; | |
3505 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3506 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3507 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3508 | i915_reg_t reg; |
3509 | u32 temp, i, j; | |
357555c0 JB |
3510 | |
3511 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit | |
3512 | for train result */ | |
3513 | reg = FDI_RX_IMR(pipe); | |
3514 | temp = I915_READ(reg); | |
3515 | temp &= ~FDI_RX_SYMBOL_LOCK; | |
3516 | temp &= ~FDI_RX_BIT_LOCK; | |
3517 | I915_WRITE(reg, temp); | |
3518 | ||
3519 | POSTING_READ(reg); | |
3520 | udelay(150); | |
3521 | ||
01a415fd DV |
3522 | DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n", |
3523 | I915_READ(FDI_RX_IIR(pipe))); | |
3524 | ||
139ccd3f JB |
3525 | /* Try each vswing and preemphasis setting twice before moving on */ |
3526 | for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) { | |
3527 | /* disable first in case we need to retry */ | |
3528 | reg = FDI_TX_CTL(pipe); | |
3529 | temp = I915_READ(reg); | |
3530 | temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB); | |
3531 | temp &= ~FDI_TX_ENABLE; | |
3532 | I915_WRITE(reg, temp); | |
357555c0 | 3533 | |
139ccd3f JB |
3534 | reg = FDI_RX_CTL(pipe); |
3535 | temp = I915_READ(reg); | |
3536 | temp &= ~FDI_LINK_TRAIN_AUTO; | |
3537 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3538 | temp &= ~FDI_RX_ENABLE; | |
3539 | I915_WRITE(reg, temp); | |
357555c0 | 3540 | |
139ccd3f | 3541 | /* enable CPU FDI TX and PCH FDI RX */ |
357555c0 JB |
3542 | reg = FDI_TX_CTL(pipe); |
3543 | temp = I915_READ(reg); | |
139ccd3f | 3544 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
6e3c9717 | 3545 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
139ccd3f | 3546 | temp |= FDI_LINK_TRAIN_PATTERN_1_IVB; |
357555c0 | 3547 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
139ccd3f JB |
3548 | temp |= snb_b_fdi_train_param[j/2]; |
3549 | temp |= FDI_COMPOSITE_SYNC; | |
3550 | I915_WRITE(reg, temp | FDI_TX_ENABLE); | |
357555c0 | 3551 | |
139ccd3f JB |
3552 | I915_WRITE(FDI_RX_MISC(pipe), |
3553 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
357555c0 | 3554 | |
139ccd3f | 3555 | reg = FDI_RX_CTL(pipe); |
357555c0 | 3556 | temp = I915_READ(reg); |
139ccd3f JB |
3557 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; |
3558 | temp |= FDI_COMPOSITE_SYNC; | |
3559 | I915_WRITE(reg, temp | FDI_RX_ENABLE); | |
357555c0 | 3560 | |
139ccd3f JB |
3561 | POSTING_READ(reg); |
3562 | udelay(1); /* should be 0.5us */ | |
357555c0 | 3563 | |
139ccd3f JB |
3564 | for (i = 0; i < 4; i++) { |
3565 | reg = FDI_RX_IIR(pipe); | |
3566 | temp = I915_READ(reg); | |
3567 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 3568 | |
139ccd3f JB |
3569 | if (temp & FDI_RX_BIT_LOCK || |
3570 | (I915_READ(reg) & FDI_RX_BIT_LOCK)) { | |
3571 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
3572 | DRM_DEBUG_KMS("FDI train 1 done, level %i.\n", | |
3573 | i); | |
3574 | break; | |
3575 | } | |
3576 | udelay(1); /* should be 0.5us */ | |
3577 | } | |
3578 | if (i == 4) { | |
3579 | DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2); | |
3580 | continue; | |
3581 | } | |
357555c0 | 3582 | |
139ccd3f | 3583 | /* Train 2 */ |
357555c0 JB |
3584 | reg = FDI_TX_CTL(pipe); |
3585 | temp = I915_READ(reg); | |
139ccd3f JB |
3586 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
3587 | temp |= FDI_LINK_TRAIN_PATTERN_2_IVB; | |
3588 | I915_WRITE(reg, temp); | |
3589 | ||
3590 | reg = FDI_RX_CTL(pipe); | |
3591 | temp = I915_READ(reg); | |
3592 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3593 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
357555c0 JB |
3594 | I915_WRITE(reg, temp); |
3595 | ||
3596 | POSTING_READ(reg); | |
139ccd3f | 3597 | udelay(2); /* should be 1.5us */ |
357555c0 | 3598 | |
139ccd3f JB |
3599 | for (i = 0; i < 4; i++) { |
3600 | reg = FDI_RX_IIR(pipe); | |
3601 | temp = I915_READ(reg); | |
3602 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 3603 | |
139ccd3f JB |
3604 | if (temp & FDI_RX_SYMBOL_LOCK || |
3605 | (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) { | |
3606 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
3607 | DRM_DEBUG_KMS("FDI train 2 done, level %i.\n", | |
3608 | i); | |
3609 | goto train_done; | |
3610 | } | |
3611 | udelay(2); /* should be 1.5us */ | |
357555c0 | 3612 | } |
139ccd3f JB |
3613 | if (i == 4) |
3614 | DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2); | |
357555c0 | 3615 | } |
357555c0 | 3616 | |
139ccd3f | 3617 | train_done: |
357555c0 JB |
3618 | DRM_DEBUG_KMS("FDI train done.\n"); |
3619 | } | |
3620 | ||
88cefb6c | 3621 | static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc) |
2c07245f | 3622 | { |
88cefb6c | 3623 | struct drm_device *dev = intel_crtc->base.dev; |
2c07245f | 3624 | struct drm_i915_private *dev_priv = dev->dev_private; |
2c07245f | 3625 | int pipe = intel_crtc->pipe; |
f0f59a00 VS |
3626 | i915_reg_t reg; |
3627 | u32 temp; | |
c64e311e | 3628 | |
c98e9dcf | 3629 | /* enable PCH FDI RX PLL, wait warmup plus DMI latency */ |
5eddb70b CW |
3630 | reg = FDI_RX_CTL(pipe); |
3631 | temp = I915_READ(reg); | |
627eb5a3 | 3632 | temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16)); |
6e3c9717 | 3633 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
dfd07d72 | 3634 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
5eddb70b CW |
3635 | I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE); |
3636 | ||
3637 | POSTING_READ(reg); | |
c98e9dcf JB |
3638 | udelay(200); |
3639 | ||
3640 | /* Switch from Rawclk to PCDclk */ | |
5eddb70b CW |
3641 | temp = I915_READ(reg); |
3642 | I915_WRITE(reg, temp | FDI_PCDCLK); | |
3643 | ||
3644 | POSTING_READ(reg); | |
c98e9dcf JB |
3645 | udelay(200); |
3646 | ||
20749730 PZ |
3647 | /* Enable CPU FDI TX PLL, always on for Ironlake */ |
3648 | reg = FDI_TX_CTL(pipe); | |
3649 | temp = I915_READ(reg); | |
3650 | if ((temp & FDI_TX_PLL_ENABLE) == 0) { | |
3651 | I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE); | |
5eddb70b | 3652 | |
20749730 PZ |
3653 | POSTING_READ(reg); |
3654 | udelay(100); | |
6be4a607 | 3655 | } |
0e23b99d JB |
3656 | } |
3657 | ||
88cefb6c DV |
3658 | static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc) |
3659 | { | |
3660 | struct drm_device *dev = intel_crtc->base.dev; | |
3661 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3662 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3663 | i915_reg_t reg; |
3664 | u32 temp; | |
88cefb6c DV |
3665 | |
3666 | /* Switch from PCDclk to Rawclk */ | |
3667 | reg = FDI_RX_CTL(pipe); | |
3668 | temp = I915_READ(reg); | |
3669 | I915_WRITE(reg, temp & ~FDI_PCDCLK); | |
3670 | ||
3671 | /* Disable CPU FDI TX PLL */ | |
3672 | reg = FDI_TX_CTL(pipe); | |
3673 | temp = I915_READ(reg); | |
3674 | I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE); | |
3675 | ||
3676 | POSTING_READ(reg); | |
3677 | udelay(100); | |
3678 | ||
3679 | reg = FDI_RX_CTL(pipe); | |
3680 | temp = I915_READ(reg); | |
3681 | I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE); | |
3682 | ||
3683 | /* Wait for the clocks to turn off. */ | |
3684 | POSTING_READ(reg); | |
3685 | udelay(100); | |
3686 | } | |
3687 | ||
0fc932b8 JB |
3688 | static void ironlake_fdi_disable(struct drm_crtc *crtc) |
3689 | { | |
3690 | struct drm_device *dev = crtc->dev; | |
3691 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3692 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3693 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
3694 | i915_reg_t reg; |
3695 | u32 temp; | |
0fc932b8 JB |
3696 | |
3697 | /* disable CPU FDI tx and PCH FDI rx */ | |
3698 | reg = FDI_TX_CTL(pipe); | |
3699 | temp = I915_READ(reg); | |
3700 | I915_WRITE(reg, temp & ~FDI_TX_ENABLE); | |
3701 | POSTING_READ(reg); | |
3702 | ||
3703 | reg = FDI_RX_CTL(pipe); | |
3704 | temp = I915_READ(reg); | |
3705 | temp &= ~(0x7 << 16); | |
dfd07d72 | 3706 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
3707 | I915_WRITE(reg, temp & ~FDI_RX_ENABLE); |
3708 | ||
3709 | POSTING_READ(reg); | |
3710 | udelay(100); | |
3711 | ||
3712 | /* Ironlake workaround, disable clock pointer after downing FDI */ | |
eba905b2 | 3713 | if (HAS_PCH_IBX(dev)) |
6f06ce18 | 3714 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
0fc932b8 JB |
3715 | |
3716 | /* still set train pattern 1 */ | |
3717 | reg = FDI_TX_CTL(pipe); | |
3718 | temp = I915_READ(reg); | |
3719 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3720 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3721 | I915_WRITE(reg, temp); | |
3722 | ||
3723 | reg = FDI_RX_CTL(pipe); | |
3724 | temp = I915_READ(reg); | |
3725 | if (HAS_PCH_CPT(dev)) { | |
3726 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
3727 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
3728 | } else { | |
3729 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3730 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
3731 | } | |
3732 | /* BPC in FDI rx is consistent with that in PIPECONF */ | |
3733 | temp &= ~(0x07 << 16); | |
dfd07d72 | 3734 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
3735 | I915_WRITE(reg, temp); |
3736 | ||
3737 | POSTING_READ(reg); | |
3738 | udelay(100); | |
3739 | } | |
3740 | ||
5dce5b93 CW |
3741 | bool intel_has_pending_fb_unpin(struct drm_device *dev) |
3742 | { | |
3743 | struct intel_crtc *crtc; | |
3744 | ||
3745 | /* Note that we don't need to be called with mode_config.lock here | |
3746 | * as our list of CRTC objects is static for the lifetime of the | |
3747 | * device and so cannot disappear as we iterate. Similarly, we can | |
3748 | * happily treat the predicates as racy, atomic checks as userspace | |
3749 | * cannot claim and pin a new fb without at least acquring the | |
3750 | * struct_mutex and so serialising with us. | |
3751 | */ | |
d3fcc808 | 3752 | for_each_intel_crtc(dev, crtc) { |
5dce5b93 CW |
3753 | if (atomic_read(&crtc->unpin_work_count) == 0) |
3754 | continue; | |
3755 | ||
6885843a | 3756 | if (!list_empty_careful(&crtc->flip_work)) |
5dce5b93 CW |
3757 | intel_wait_for_vblank(dev, crtc->pipe); |
3758 | ||
3759 | return true; | |
3760 | } | |
3761 | ||
3762 | return false; | |
3763 | } | |
3764 | ||
6885843a | 3765 | static void page_flip_completed(struct intel_crtc *intel_crtc, struct intel_flip_work *work) |
d6bbafa1 CW |
3766 | { |
3767 | struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev); | |
143f73b3 ML |
3768 | struct drm_plane_state *new_plane_state; |
3769 | struct drm_plane *primary = intel_crtc->base.primary; | |
d6bbafa1 CW |
3770 | |
3771 | if (work->event) | |
560ce1dc | 3772 | drm_crtc_send_vblank_event(&intel_crtc->base, work->event); |
d6bbafa1 CW |
3773 | |
3774 | drm_crtc_vblank_put(&intel_crtc->base); | |
3775 | ||
143f73b3 ML |
3776 | new_plane_state = &work->old_plane_state[0]->base; |
3777 | if (work->num_planes >= 1 && | |
3778 | new_plane_state->plane == primary && | |
3779 | new_plane_state->fb) | |
3780 | trace_i915_flip_complete(intel_crtc->plane, | |
3781 | intel_fb_obj(new_plane_state->fb)); | |
d6bbafa1 | 3782 | |
143f73b3 ML |
3783 | if (work->can_async_unpin) { |
3784 | list_del_init(&work->head); | |
3785 | wake_up_all(&dev_priv->pending_flip_queue); | |
3786 | } | |
3787 | ||
3788 | queue_work(dev_priv->wq, &work->unpin_work); | |
d6bbafa1 CW |
3789 | } |
3790 | ||
5008e874 | 3791 | static int intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc) |
e6c3a2a6 | 3792 | { |
0f91128d | 3793 | struct drm_device *dev = crtc->dev; |
5bb61643 | 3794 | struct drm_i915_private *dev_priv = dev->dev_private; |
5008e874 | 3795 | long ret; |
e6c3a2a6 | 3796 | |
2c10d571 | 3797 | WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue)); |
5008e874 ML |
3798 | |
3799 | ret = wait_event_interruptible_timeout( | |
3800 | dev_priv->pending_flip_queue, | |
3801 | !intel_crtc_has_pending_flip(crtc), | |
3802 | 60*HZ); | |
3803 | ||
3804 | if (ret < 0) | |
3805 | return ret; | |
3806 | ||
8dd634d9 | 3807 | WARN(ret == 0, "Stuck page flip\n"); |
5bb61643 | 3808 | |
5008e874 | 3809 | return 0; |
e6c3a2a6 CW |
3810 | } |
3811 | ||
060f02d8 VS |
3812 | static void lpt_disable_iclkip(struct drm_i915_private *dev_priv) |
3813 | { | |
3814 | u32 temp; | |
3815 | ||
3816 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE); | |
3817 | ||
3818 | mutex_lock(&dev_priv->sb_lock); | |
3819 | ||
3820 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); | |
3821 | temp |= SBI_SSCCTL_DISABLE; | |
3822 | intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK); | |
3823 | ||
3824 | mutex_unlock(&dev_priv->sb_lock); | |
3825 | } | |
3826 | ||
e615efe4 ED |
3827 | /* Program iCLKIP clock to the desired frequency */ |
3828 | static void lpt_program_iclkip(struct drm_crtc *crtc) | |
3829 | { | |
64b46a06 | 3830 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); |
6e3c9717 | 3831 | int clock = to_intel_crtc(crtc)->config->base.adjusted_mode.crtc_clock; |
e615efe4 ED |
3832 | u32 divsel, phaseinc, auxdiv, phasedir = 0; |
3833 | u32 temp; | |
3834 | ||
060f02d8 | 3835 | lpt_disable_iclkip(dev_priv); |
e615efe4 | 3836 | |
64b46a06 VS |
3837 | /* The iCLK virtual clock root frequency is in MHz, |
3838 | * but the adjusted_mode->crtc_clock in in KHz. To get the | |
3839 | * divisors, it is necessary to divide one by another, so we | |
3840 | * convert the virtual clock precision to KHz here for higher | |
3841 | * precision. | |
3842 | */ | |
3843 | for (auxdiv = 0; auxdiv < 2; auxdiv++) { | |
e615efe4 ED |
3844 | u32 iclk_virtual_root_freq = 172800 * 1000; |
3845 | u32 iclk_pi_range = 64; | |
64b46a06 | 3846 | u32 desired_divisor; |
e615efe4 | 3847 | |
64b46a06 VS |
3848 | desired_divisor = DIV_ROUND_CLOSEST(iclk_virtual_root_freq, |
3849 | clock << auxdiv); | |
3850 | divsel = (desired_divisor / iclk_pi_range) - 2; | |
3851 | phaseinc = desired_divisor % iclk_pi_range; | |
e615efe4 | 3852 | |
64b46a06 VS |
3853 | /* |
3854 | * Near 20MHz is a corner case which is | |
3855 | * out of range for the 7-bit divisor | |
3856 | */ | |
3857 | if (divsel <= 0x7f) | |
3858 | break; | |
e615efe4 ED |
3859 | } |
3860 | ||
3861 | /* This should not happen with any sane values */ | |
3862 | WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) & | |
3863 | ~SBI_SSCDIVINTPHASE_DIVSEL_MASK); | |
3864 | WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) & | |
3865 | ~SBI_SSCDIVINTPHASE_INCVAL_MASK); | |
3866 | ||
3867 | DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n", | |
12d7ceed | 3868 | clock, |
e615efe4 ED |
3869 | auxdiv, |
3870 | divsel, | |
3871 | phasedir, | |
3872 | phaseinc); | |
3873 | ||
060f02d8 VS |
3874 | mutex_lock(&dev_priv->sb_lock); |
3875 | ||
e615efe4 | 3876 | /* Program SSCDIVINTPHASE6 */ |
988d6ee8 | 3877 | temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK); |
e615efe4 ED |
3878 | temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK; |
3879 | temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel); | |
3880 | temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK; | |
3881 | temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc); | |
3882 | temp |= SBI_SSCDIVINTPHASE_DIR(phasedir); | |
3883 | temp |= SBI_SSCDIVINTPHASE_PROPAGATE; | |
988d6ee8 | 3884 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK); |
e615efe4 ED |
3885 | |
3886 | /* Program SSCAUXDIV */ | |
988d6ee8 | 3887 | temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK); |
e615efe4 ED |
3888 | temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1); |
3889 | temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv); | |
988d6ee8 | 3890 | intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK); |
e615efe4 ED |
3891 | |
3892 | /* Enable modulator and associated divider */ | |
988d6ee8 | 3893 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); |
e615efe4 | 3894 | temp &= ~SBI_SSCCTL_DISABLE; |
988d6ee8 | 3895 | intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK); |
e615efe4 | 3896 | |
060f02d8 VS |
3897 | mutex_unlock(&dev_priv->sb_lock); |
3898 | ||
e615efe4 ED |
3899 | /* Wait for initialization time */ |
3900 | udelay(24); | |
3901 | ||
3902 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE); | |
3903 | } | |
3904 | ||
8802e5b6 VS |
3905 | int lpt_get_iclkip(struct drm_i915_private *dev_priv) |
3906 | { | |
3907 | u32 divsel, phaseinc, auxdiv; | |
3908 | u32 iclk_virtual_root_freq = 172800 * 1000; | |
3909 | u32 iclk_pi_range = 64; | |
3910 | u32 desired_divisor; | |
3911 | u32 temp; | |
3912 | ||
3913 | if ((I915_READ(PIXCLK_GATE) & PIXCLK_GATE_UNGATE) == 0) | |
3914 | return 0; | |
3915 | ||
3916 | mutex_lock(&dev_priv->sb_lock); | |
3917 | ||
3918 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); | |
3919 | if (temp & SBI_SSCCTL_DISABLE) { | |
3920 | mutex_unlock(&dev_priv->sb_lock); | |
3921 | return 0; | |
3922 | } | |
3923 | ||
3924 | temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK); | |
3925 | divsel = (temp & SBI_SSCDIVINTPHASE_DIVSEL_MASK) >> | |
3926 | SBI_SSCDIVINTPHASE_DIVSEL_SHIFT; | |
3927 | phaseinc = (temp & SBI_SSCDIVINTPHASE_INCVAL_MASK) >> | |
3928 | SBI_SSCDIVINTPHASE_INCVAL_SHIFT; | |
3929 | ||
3930 | temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK); | |
3931 | auxdiv = (temp & SBI_SSCAUXDIV_FINALDIV2SEL_MASK) >> | |
3932 | SBI_SSCAUXDIV_FINALDIV2SEL_SHIFT; | |
3933 | ||
3934 | mutex_unlock(&dev_priv->sb_lock); | |
3935 | ||
3936 | desired_divisor = (divsel + 2) * iclk_pi_range + phaseinc; | |
3937 | ||
3938 | return DIV_ROUND_CLOSEST(iclk_virtual_root_freq, | |
3939 | desired_divisor << auxdiv); | |
3940 | } | |
3941 | ||
275f01b2 DV |
3942 | static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc, |
3943 | enum pipe pch_transcoder) | |
3944 | { | |
3945 | struct drm_device *dev = crtc->base.dev; | |
3946 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 3947 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
275f01b2 DV |
3948 | |
3949 | I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder), | |
3950 | I915_READ(HTOTAL(cpu_transcoder))); | |
3951 | I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder), | |
3952 | I915_READ(HBLANK(cpu_transcoder))); | |
3953 | I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder), | |
3954 | I915_READ(HSYNC(cpu_transcoder))); | |
3955 | ||
3956 | I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder), | |
3957 | I915_READ(VTOTAL(cpu_transcoder))); | |
3958 | I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder), | |
3959 | I915_READ(VBLANK(cpu_transcoder))); | |
3960 | I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder), | |
3961 | I915_READ(VSYNC(cpu_transcoder))); | |
3962 | I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder), | |
3963 | I915_READ(VSYNCSHIFT(cpu_transcoder))); | |
3964 | } | |
3965 | ||
003632d9 | 3966 | static void cpt_set_fdi_bc_bifurcation(struct drm_device *dev, bool enable) |
1fbc0d78 DV |
3967 | { |
3968 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3969 | uint32_t temp; | |
3970 | ||
3971 | temp = I915_READ(SOUTH_CHICKEN1); | |
003632d9 | 3972 | if (!!(temp & FDI_BC_BIFURCATION_SELECT) == enable) |
1fbc0d78 DV |
3973 | return; |
3974 | ||
3975 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE); | |
3976 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE); | |
3977 | ||
003632d9 ACO |
3978 | temp &= ~FDI_BC_BIFURCATION_SELECT; |
3979 | if (enable) | |
3980 | temp |= FDI_BC_BIFURCATION_SELECT; | |
3981 | ||
3982 | DRM_DEBUG_KMS("%sabling fdi C rx\n", enable ? "en" : "dis"); | |
1fbc0d78 DV |
3983 | I915_WRITE(SOUTH_CHICKEN1, temp); |
3984 | POSTING_READ(SOUTH_CHICKEN1); | |
3985 | } | |
3986 | ||
3987 | static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc) | |
3988 | { | |
3989 | struct drm_device *dev = intel_crtc->base.dev; | |
1fbc0d78 DV |
3990 | |
3991 | switch (intel_crtc->pipe) { | |
3992 | case PIPE_A: | |
3993 | break; | |
3994 | case PIPE_B: | |
6e3c9717 | 3995 | if (intel_crtc->config->fdi_lanes > 2) |
003632d9 | 3996 | cpt_set_fdi_bc_bifurcation(dev, false); |
1fbc0d78 | 3997 | else |
003632d9 | 3998 | cpt_set_fdi_bc_bifurcation(dev, true); |
1fbc0d78 DV |
3999 | |
4000 | break; | |
4001 | case PIPE_C: | |
003632d9 | 4002 | cpt_set_fdi_bc_bifurcation(dev, true); |
1fbc0d78 DV |
4003 | |
4004 | break; | |
4005 | default: | |
4006 | BUG(); | |
4007 | } | |
4008 | } | |
4009 | ||
c48b5305 VS |
4010 | /* Return which DP Port should be selected for Transcoder DP control */ |
4011 | static enum port | |
4012 | intel_trans_dp_port_sel(struct drm_crtc *crtc) | |
4013 | { | |
4014 | struct drm_device *dev = crtc->dev; | |
4015 | struct intel_encoder *encoder; | |
4016 | ||
4017 | for_each_encoder_on_crtc(dev, crtc, encoder) { | |
4018 | if (encoder->type == INTEL_OUTPUT_DISPLAYPORT || | |
4019 | encoder->type == INTEL_OUTPUT_EDP) | |
4020 | return enc_to_dig_port(&encoder->base)->port; | |
4021 | } | |
4022 | ||
4023 | return -1; | |
4024 | } | |
4025 | ||
f67a559d JB |
4026 | /* |
4027 | * Enable PCH resources required for PCH ports: | |
4028 | * - PCH PLLs | |
4029 | * - FDI training & RX/TX | |
4030 | * - update transcoder timings | |
4031 | * - DP transcoding bits | |
4032 | * - transcoder | |
4033 | */ | |
4034 | static void ironlake_pch_enable(struct drm_crtc *crtc) | |
0e23b99d JB |
4035 | { |
4036 | struct drm_device *dev = crtc->dev; | |
4037 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4038 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4039 | int pipe = intel_crtc->pipe; | |
f0f59a00 | 4040 | u32 temp; |
2c07245f | 4041 | |
ab9412ba | 4042 | assert_pch_transcoder_disabled(dev_priv, pipe); |
e7e164db | 4043 | |
1fbc0d78 DV |
4044 | if (IS_IVYBRIDGE(dev)) |
4045 | ivybridge_update_fdi_bc_bifurcation(intel_crtc); | |
4046 | ||
cd986abb DV |
4047 | /* Write the TU size bits before fdi link training, so that error |
4048 | * detection works. */ | |
4049 | I915_WRITE(FDI_RX_TUSIZE1(pipe), | |
4050 | I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK); | |
4051 | ||
c98e9dcf | 4052 | /* For PCH output, training FDI link */ |
674cf967 | 4053 | dev_priv->display.fdi_link_train(crtc); |
2c07245f | 4054 | |
3ad8a208 DV |
4055 | /* We need to program the right clock selection before writing the pixel |
4056 | * mutliplier into the DPLL. */ | |
303b81e0 | 4057 | if (HAS_PCH_CPT(dev)) { |
ee7b9f93 | 4058 | u32 sel; |
4b645f14 | 4059 | |
c98e9dcf | 4060 | temp = I915_READ(PCH_DPLL_SEL); |
11887397 DV |
4061 | temp |= TRANS_DPLL_ENABLE(pipe); |
4062 | sel = TRANS_DPLLB_SEL(pipe); | |
8106ddbd ACO |
4063 | if (intel_crtc->config->shared_dpll == |
4064 | intel_get_shared_dpll_by_id(dev_priv, DPLL_ID_PCH_PLL_B)) | |
ee7b9f93 JB |
4065 | temp |= sel; |
4066 | else | |
4067 | temp &= ~sel; | |
c98e9dcf | 4068 | I915_WRITE(PCH_DPLL_SEL, temp); |
c98e9dcf | 4069 | } |
5eddb70b | 4070 | |
3ad8a208 DV |
4071 | /* XXX: pch pll's can be enabled any time before we enable the PCH |
4072 | * transcoder, and we actually should do this to not upset any PCH | |
4073 | * transcoder that already use the clock when we share it. | |
4074 | * | |
4075 | * Note that enable_shared_dpll tries to do the right thing, but | |
4076 | * get_shared_dpll unconditionally resets the pll - we need that to have | |
4077 | * the right LVDS enable sequence. */ | |
85b3894f | 4078 | intel_enable_shared_dpll(intel_crtc); |
3ad8a208 | 4079 | |
d9b6cb56 JB |
4080 | /* set transcoder timing, panel must allow it */ |
4081 | assert_panel_unlocked(dev_priv, pipe); | |
275f01b2 | 4082 | ironlake_pch_transcoder_set_timings(intel_crtc, pipe); |
8db9d77b | 4083 | |
303b81e0 | 4084 | intel_fdi_normal_train(crtc); |
5e84e1a4 | 4085 | |
c98e9dcf | 4086 | /* For PCH DP, enable TRANS_DP_CTL */ |
6e3c9717 | 4087 | if (HAS_PCH_CPT(dev) && intel_crtc->config->has_dp_encoder) { |
9c4edaee VS |
4088 | const struct drm_display_mode *adjusted_mode = |
4089 | &intel_crtc->config->base.adjusted_mode; | |
dfd07d72 | 4090 | u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5; |
f0f59a00 | 4091 | i915_reg_t reg = TRANS_DP_CTL(pipe); |
5eddb70b CW |
4092 | temp = I915_READ(reg); |
4093 | temp &= ~(TRANS_DP_PORT_SEL_MASK | | |
220cad3c EA |
4094 | TRANS_DP_SYNC_MASK | |
4095 | TRANS_DP_BPC_MASK); | |
e3ef4479 | 4096 | temp |= TRANS_DP_OUTPUT_ENABLE; |
9325c9f0 | 4097 | temp |= bpc << 9; /* same format but at 11:9 */ |
c98e9dcf | 4098 | |
9c4edaee | 4099 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
5eddb70b | 4100 | temp |= TRANS_DP_HSYNC_ACTIVE_HIGH; |
9c4edaee | 4101 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
5eddb70b | 4102 | temp |= TRANS_DP_VSYNC_ACTIVE_HIGH; |
c98e9dcf JB |
4103 | |
4104 | switch (intel_trans_dp_port_sel(crtc)) { | |
c48b5305 | 4105 | case PORT_B: |
5eddb70b | 4106 | temp |= TRANS_DP_PORT_SEL_B; |
c98e9dcf | 4107 | break; |
c48b5305 | 4108 | case PORT_C: |
5eddb70b | 4109 | temp |= TRANS_DP_PORT_SEL_C; |
c98e9dcf | 4110 | break; |
c48b5305 | 4111 | case PORT_D: |
5eddb70b | 4112 | temp |= TRANS_DP_PORT_SEL_D; |
c98e9dcf JB |
4113 | break; |
4114 | default: | |
e95d41e1 | 4115 | BUG(); |
32f9d658 | 4116 | } |
2c07245f | 4117 | |
5eddb70b | 4118 | I915_WRITE(reg, temp); |
6be4a607 | 4119 | } |
b52eb4dc | 4120 | |
b8a4f404 | 4121 | ironlake_enable_pch_transcoder(dev_priv, pipe); |
f67a559d JB |
4122 | } |
4123 | ||
1507e5bd PZ |
4124 | static void lpt_pch_enable(struct drm_crtc *crtc) |
4125 | { | |
4126 | struct drm_device *dev = crtc->dev; | |
4127 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4128 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6e3c9717 | 4129 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
1507e5bd | 4130 | |
ab9412ba | 4131 | assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A); |
1507e5bd | 4132 | |
8c52b5e8 | 4133 | lpt_program_iclkip(crtc); |
1507e5bd | 4134 | |
0540e488 | 4135 | /* Set transcoder timing. */ |
275f01b2 | 4136 | ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A); |
1507e5bd | 4137 | |
937bb610 | 4138 | lpt_enable_pch_transcoder(dev_priv, cpu_transcoder); |
f67a559d JB |
4139 | } |
4140 | ||
a1520318 | 4141 | static void cpt_verify_modeset(struct drm_device *dev, int pipe) |
d4270e57 JB |
4142 | { |
4143 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 4144 | i915_reg_t dslreg = PIPEDSL(pipe); |
d4270e57 JB |
4145 | u32 temp; |
4146 | ||
4147 | temp = I915_READ(dslreg); | |
4148 | udelay(500); | |
4149 | if (wait_for(I915_READ(dslreg) != temp, 5)) { | |
d4270e57 | 4150 | if (wait_for(I915_READ(dslreg) != temp, 5)) |
84f44ce7 | 4151 | DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe)); |
d4270e57 JB |
4152 | } |
4153 | } | |
4154 | ||
86adf9d7 ML |
4155 | static int |
4156 | skl_update_scaler(struct intel_crtc_state *crtc_state, bool force_detach, | |
4157 | unsigned scaler_user, int *scaler_id, unsigned int rotation, | |
4158 | int src_w, int src_h, int dst_w, int dst_h) | |
a1b2278e | 4159 | { |
86adf9d7 ML |
4160 | struct intel_crtc_scaler_state *scaler_state = |
4161 | &crtc_state->scaler_state; | |
4162 | struct intel_crtc *intel_crtc = | |
4163 | to_intel_crtc(crtc_state->base.crtc); | |
a1b2278e | 4164 | int need_scaling; |
6156a456 CK |
4165 | |
4166 | need_scaling = intel_rotation_90_or_270(rotation) ? | |
4167 | (src_h != dst_w || src_w != dst_h): | |
4168 | (src_w != dst_w || src_h != dst_h); | |
a1b2278e CK |
4169 | |
4170 | /* | |
4171 | * if plane is being disabled or scaler is no more required or force detach | |
4172 | * - free scaler binded to this plane/crtc | |
4173 | * - in order to do this, update crtc->scaler_usage | |
4174 | * | |
4175 | * Here scaler state in crtc_state is set free so that | |
4176 | * scaler can be assigned to other user. Actual register | |
4177 | * update to free the scaler is done in plane/panel-fit programming. | |
4178 | * For this purpose crtc/plane_state->scaler_id isn't reset here. | |
4179 | */ | |
86adf9d7 | 4180 | if (force_detach || !need_scaling) { |
a1b2278e | 4181 | if (*scaler_id >= 0) { |
86adf9d7 | 4182 | scaler_state->scaler_users &= ~(1 << scaler_user); |
a1b2278e CK |
4183 | scaler_state->scalers[*scaler_id].in_use = 0; |
4184 | ||
86adf9d7 ML |
4185 | DRM_DEBUG_KMS("scaler_user index %u.%u: " |
4186 | "Staged freeing scaler id %d scaler_users = 0x%x\n", | |
4187 | intel_crtc->pipe, scaler_user, *scaler_id, | |
a1b2278e CK |
4188 | scaler_state->scaler_users); |
4189 | *scaler_id = -1; | |
4190 | } | |
4191 | return 0; | |
4192 | } | |
4193 | ||
4194 | /* range checks */ | |
4195 | if (src_w < SKL_MIN_SRC_W || src_h < SKL_MIN_SRC_H || | |
4196 | dst_w < SKL_MIN_DST_W || dst_h < SKL_MIN_DST_H || | |
4197 | ||
4198 | src_w > SKL_MAX_SRC_W || src_h > SKL_MAX_SRC_H || | |
4199 | dst_w > SKL_MAX_DST_W || dst_h > SKL_MAX_DST_H) { | |
86adf9d7 | 4200 | DRM_DEBUG_KMS("scaler_user index %u.%u: src %ux%u dst %ux%u " |
a1b2278e | 4201 | "size is out of scaler range\n", |
86adf9d7 | 4202 | intel_crtc->pipe, scaler_user, src_w, src_h, dst_w, dst_h); |
a1b2278e CK |
4203 | return -EINVAL; |
4204 | } | |
4205 | ||
86adf9d7 ML |
4206 | /* mark this plane as a scaler user in crtc_state */ |
4207 | scaler_state->scaler_users |= (1 << scaler_user); | |
4208 | DRM_DEBUG_KMS("scaler_user index %u.%u: " | |
4209 | "staged scaling request for %ux%u->%ux%u scaler_users = 0x%x\n", | |
4210 | intel_crtc->pipe, scaler_user, src_w, src_h, dst_w, dst_h, | |
4211 | scaler_state->scaler_users); | |
4212 | ||
4213 | return 0; | |
4214 | } | |
4215 | ||
4216 | /** | |
4217 | * skl_update_scaler_crtc - Stages update to scaler state for a given crtc. | |
4218 | * | |
4219 | * @state: crtc's scaler state | |
86adf9d7 ML |
4220 | * |
4221 | * Return | |
4222 | * 0 - scaler_usage updated successfully | |
4223 | * error - requested scaling cannot be supported or other error condition | |
4224 | */ | |
e435d6e5 | 4225 | int skl_update_scaler_crtc(struct intel_crtc_state *state) |
86adf9d7 ML |
4226 | { |
4227 | struct intel_crtc *intel_crtc = to_intel_crtc(state->base.crtc); | |
7c5f93b0 | 4228 | const struct drm_display_mode *adjusted_mode = &state->base.adjusted_mode; |
86adf9d7 ML |
4229 | |
4230 | DRM_DEBUG_KMS("Updating scaler for [CRTC:%i] scaler_user index %u.%u\n", | |
4231 | intel_crtc->base.base.id, intel_crtc->pipe, SKL_CRTC_INDEX); | |
4232 | ||
e435d6e5 | 4233 | return skl_update_scaler(state, !state->base.active, SKL_CRTC_INDEX, |
fa5a7970 | 4234 | &state->scaler_state.scaler_id, BIT(DRM_ROTATE_0), |
86adf9d7 | 4235 | state->pipe_src_w, state->pipe_src_h, |
aad941d5 | 4236 | adjusted_mode->crtc_hdisplay, adjusted_mode->crtc_vdisplay); |
86adf9d7 ML |
4237 | } |
4238 | ||
4239 | /** | |
4240 | * skl_update_scaler_plane - Stages update to scaler state for a given plane. | |
4241 | * | |
4242 | * @state: crtc's scaler state | |
86adf9d7 ML |
4243 | * @plane_state: atomic plane state to update |
4244 | * | |
4245 | * Return | |
4246 | * 0 - scaler_usage updated successfully | |
4247 | * error - requested scaling cannot be supported or other error condition | |
4248 | */ | |
da20eabd ML |
4249 | static int skl_update_scaler_plane(struct intel_crtc_state *crtc_state, |
4250 | struct intel_plane_state *plane_state) | |
86adf9d7 ML |
4251 | { |
4252 | ||
4253 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc_state->base.crtc); | |
da20eabd ML |
4254 | struct intel_plane *intel_plane = |
4255 | to_intel_plane(plane_state->base.plane); | |
86adf9d7 ML |
4256 | struct drm_framebuffer *fb = plane_state->base.fb; |
4257 | int ret; | |
4258 | ||
4259 | bool force_detach = !fb || !plane_state->visible; | |
4260 | ||
4261 | DRM_DEBUG_KMS("Updating scaler for [PLANE:%d] scaler_user index %u.%u\n", | |
4262 | intel_plane->base.base.id, intel_crtc->pipe, | |
4263 | drm_plane_index(&intel_plane->base)); | |
4264 | ||
4265 | ret = skl_update_scaler(crtc_state, force_detach, | |
4266 | drm_plane_index(&intel_plane->base), | |
4267 | &plane_state->scaler_id, | |
4268 | plane_state->base.rotation, | |
4269 | drm_rect_width(&plane_state->src) >> 16, | |
4270 | drm_rect_height(&plane_state->src) >> 16, | |
4271 | drm_rect_width(&plane_state->dst), | |
4272 | drm_rect_height(&plane_state->dst)); | |
4273 | ||
4274 | if (ret || plane_state->scaler_id < 0) | |
4275 | return ret; | |
4276 | ||
a1b2278e | 4277 | /* check colorkey */ |
818ed961 | 4278 | if (plane_state->ckey.flags != I915_SET_COLORKEY_NONE) { |
86adf9d7 | 4279 | DRM_DEBUG_KMS("[PLANE:%d] scaling with color key not allowed", |
818ed961 | 4280 | intel_plane->base.base.id); |
a1b2278e CK |
4281 | return -EINVAL; |
4282 | } | |
4283 | ||
4284 | /* Check src format */ | |
86adf9d7 ML |
4285 | switch (fb->pixel_format) { |
4286 | case DRM_FORMAT_RGB565: | |
4287 | case DRM_FORMAT_XBGR8888: | |
4288 | case DRM_FORMAT_XRGB8888: | |
4289 | case DRM_FORMAT_ABGR8888: | |
4290 | case DRM_FORMAT_ARGB8888: | |
4291 | case DRM_FORMAT_XRGB2101010: | |
4292 | case DRM_FORMAT_XBGR2101010: | |
4293 | case DRM_FORMAT_YUYV: | |
4294 | case DRM_FORMAT_YVYU: | |
4295 | case DRM_FORMAT_UYVY: | |
4296 | case DRM_FORMAT_VYUY: | |
4297 | break; | |
4298 | default: | |
4299 | DRM_DEBUG_KMS("[PLANE:%d] FB:%d unsupported scaling format 0x%x\n", | |
4300 | intel_plane->base.base.id, fb->base.id, fb->pixel_format); | |
4301 | return -EINVAL; | |
a1b2278e CK |
4302 | } |
4303 | ||
a1b2278e CK |
4304 | return 0; |
4305 | } | |
4306 | ||
e435d6e5 ML |
4307 | static void skylake_scaler_disable(struct intel_crtc *crtc) |
4308 | { | |
4309 | int i; | |
4310 | ||
4311 | for (i = 0; i < crtc->num_scalers; i++) | |
4312 | skl_detach_scaler(crtc, i); | |
4313 | } | |
4314 | ||
4315 | static void skylake_pfit_enable(struct intel_crtc *crtc) | |
bd2e244f JB |
4316 | { |
4317 | struct drm_device *dev = crtc->base.dev; | |
4318 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4319 | int pipe = crtc->pipe; | |
a1b2278e CK |
4320 | struct intel_crtc_scaler_state *scaler_state = |
4321 | &crtc->config->scaler_state; | |
4322 | ||
4323 | DRM_DEBUG_KMS("for crtc_state = %p\n", crtc->config); | |
4324 | ||
6e3c9717 | 4325 | if (crtc->config->pch_pfit.enabled) { |
a1b2278e CK |
4326 | int id; |
4327 | ||
4328 | if (WARN_ON(crtc->config->scaler_state.scaler_id < 0)) { | |
4329 | DRM_ERROR("Requesting pfit without getting a scaler first\n"); | |
4330 | return; | |
4331 | } | |
4332 | ||
4333 | id = scaler_state->scaler_id; | |
4334 | I915_WRITE(SKL_PS_CTRL(pipe, id), PS_SCALER_EN | | |
4335 | PS_FILTER_MEDIUM | scaler_state->scalers[id].mode); | |
4336 | I915_WRITE(SKL_PS_WIN_POS(pipe, id), crtc->config->pch_pfit.pos); | |
4337 | I915_WRITE(SKL_PS_WIN_SZ(pipe, id), crtc->config->pch_pfit.size); | |
4338 | ||
4339 | DRM_DEBUG_KMS("for crtc_state = %p scaler_id = %d\n", crtc->config, id); | |
bd2e244f JB |
4340 | } |
4341 | } | |
4342 | ||
b074cec8 JB |
4343 | static void ironlake_pfit_enable(struct intel_crtc *crtc) |
4344 | { | |
4345 | struct drm_device *dev = crtc->base.dev; | |
4346 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4347 | int pipe = crtc->pipe; | |
4348 | ||
6e3c9717 | 4349 | if (crtc->config->pch_pfit.enabled) { |
b074cec8 JB |
4350 | /* Force use of hard-coded filter coefficients |
4351 | * as some pre-programmed values are broken, | |
4352 | * e.g. x201. | |
4353 | */ | |
4354 | if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
4355 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 | | |
4356 | PF_PIPE_SEL_IVB(pipe)); | |
4357 | else | |
4358 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3); | |
6e3c9717 ACO |
4359 | I915_WRITE(PF_WIN_POS(pipe), crtc->config->pch_pfit.pos); |
4360 | I915_WRITE(PF_WIN_SZ(pipe), crtc->config->pch_pfit.size); | |
d4270e57 JB |
4361 | } |
4362 | } | |
4363 | ||
20bc8673 | 4364 | void hsw_enable_ips(struct intel_crtc *crtc) |
d77e4531 | 4365 | { |
cea165c3 VS |
4366 | struct drm_device *dev = crtc->base.dev; |
4367 | struct drm_i915_private *dev_priv = dev->dev_private; | |
d77e4531 | 4368 | |
6e3c9717 | 4369 | if (!crtc->config->ips_enabled) |
d77e4531 PZ |
4370 | return; |
4371 | ||
307e4498 ML |
4372 | /* |
4373 | * We can only enable IPS after we enable a plane and wait for a vblank | |
4374 | * This function is called from post_plane_update, which is run after | |
4375 | * a vblank wait. | |
4376 | */ | |
cea165c3 | 4377 | |
d77e4531 | 4378 | assert_plane_enabled(dev_priv, crtc->plane); |
cea165c3 | 4379 | if (IS_BROADWELL(dev)) { |
2a114cc1 BW |
4380 | mutex_lock(&dev_priv->rps.hw_lock); |
4381 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000)); | |
4382 | mutex_unlock(&dev_priv->rps.hw_lock); | |
4383 | /* Quoting Art Runyan: "its not safe to expect any particular | |
4384 | * value in IPS_CTL bit 31 after enabling IPS through the | |
e59150dc JB |
4385 | * mailbox." Moreover, the mailbox may return a bogus state, |
4386 | * so we need to just enable it and continue on. | |
2a114cc1 BW |
4387 | */ |
4388 | } else { | |
4389 | I915_WRITE(IPS_CTL, IPS_ENABLE); | |
4390 | /* The bit only becomes 1 in the next vblank, so this wait here | |
4391 | * is essentially intel_wait_for_vblank. If we don't have this | |
4392 | * and don't wait for vblanks until the end of crtc_enable, then | |
4393 | * the HW state readout code will complain that the expected | |
4394 | * IPS_CTL value is not the one we read. */ | |
4395 | if (wait_for(I915_READ_NOTRACE(IPS_CTL) & IPS_ENABLE, 50)) | |
4396 | DRM_ERROR("Timed out waiting for IPS enable\n"); | |
4397 | } | |
d77e4531 PZ |
4398 | } |
4399 | ||
20bc8673 | 4400 | void hsw_disable_ips(struct intel_crtc *crtc) |
d77e4531 PZ |
4401 | { |
4402 | struct drm_device *dev = crtc->base.dev; | |
4403 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4404 | ||
6e3c9717 | 4405 | if (!crtc->config->ips_enabled) |
d77e4531 PZ |
4406 | return; |
4407 | ||
4408 | assert_plane_enabled(dev_priv, crtc->plane); | |
23d0b130 | 4409 | if (IS_BROADWELL(dev)) { |
2a114cc1 BW |
4410 | mutex_lock(&dev_priv->rps.hw_lock); |
4411 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0)); | |
4412 | mutex_unlock(&dev_priv->rps.hw_lock); | |
23d0b130 BW |
4413 | /* wait for pcode to finish disabling IPS, which may take up to 42ms */ |
4414 | if (wait_for((I915_READ(IPS_CTL) & IPS_ENABLE) == 0, 42)) | |
4415 | DRM_ERROR("Timed out waiting for IPS disable\n"); | |
e59150dc | 4416 | } else { |
2a114cc1 | 4417 | I915_WRITE(IPS_CTL, 0); |
e59150dc JB |
4418 | POSTING_READ(IPS_CTL); |
4419 | } | |
d77e4531 PZ |
4420 | |
4421 | /* We need to wait for a vblank before we can disable the plane. */ | |
4422 | intel_wait_for_vblank(dev, crtc->pipe); | |
4423 | } | |
4424 | ||
7cac945f | 4425 | static void intel_crtc_dpms_overlay_disable(struct intel_crtc *intel_crtc) |
d3eedb1a | 4426 | { |
7cac945f | 4427 | if (intel_crtc->overlay) { |
d3eedb1a VS |
4428 | struct drm_device *dev = intel_crtc->base.dev; |
4429 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4430 | ||
4431 | mutex_lock(&dev->struct_mutex); | |
4432 | dev_priv->mm.interruptible = false; | |
4433 | (void) intel_overlay_switch_off(intel_crtc->overlay); | |
4434 | dev_priv->mm.interruptible = true; | |
4435 | mutex_unlock(&dev->struct_mutex); | |
4436 | } | |
4437 | ||
4438 | /* Let userspace switch the overlay on again. In most cases userspace | |
4439 | * has to recompute where to put it anyway. | |
4440 | */ | |
4441 | } | |
4442 | ||
87d4300a ML |
4443 | /** |
4444 | * intel_post_enable_primary - Perform operations after enabling primary plane | |
4445 | * @crtc: the CRTC whose primary plane was just enabled | |
4446 | * | |
4447 | * Performs potentially sleeping operations that must be done after the primary | |
4448 | * plane is enabled, such as updating FBC and IPS. Note that this may be | |
4449 | * called due to an explicit primary plane update, or due to an implicit | |
4450 | * re-enable that is caused when a sprite plane is updated to no longer | |
4451 | * completely hide the primary plane. | |
4452 | */ | |
4453 | static void | |
4454 | intel_post_enable_primary(struct drm_crtc *crtc) | |
a5c4d7bc VS |
4455 | { |
4456 | struct drm_device *dev = crtc->dev; | |
87d4300a | 4457 | struct drm_i915_private *dev_priv = dev->dev_private; |
a5c4d7bc VS |
4458 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4459 | int pipe = intel_crtc->pipe; | |
a5c4d7bc | 4460 | |
87d4300a ML |
4461 | /* |
4462 | * FIXME IPS should be fine as long as one plane is | |
4463 | * enabled, but in practice it seems to have problems | |
4464 | * when going from primary only to sprite only and vice | |
4465 | * versa. | |
4466 | */ | |
a5c4d7bc VS |
4467 | hsw_enable_ips(intel_crtc); |
4468 | ||
f99d7069 | 4469 | /* |
87d4300a ML |
4470 | * Gen2 reports pipe underruns whenever all planes are disabled. |
4471 | * So don't enable underrun reporting before at least some planes | |
4472 | * are enabled. | |
4473 | * FIXME: Need to fix the logic to work when we turn off all planes | |
4474 | * but leave the pipe running. | |
f99d7069 | 4475 | */ |
87d4300a ML |
4476 | if (IS_GEN2(dev)) |
4477 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); | |
4478 | ||
aca7b684 VS |
4479 | /* Underruns don't always raise interrupts, so check manually. */ |
4480 | intel_check_cpu_fifo_underruns(dev_priv); | |
4481 | intel_check_pch_fifo_underruns(dev_priv); | |
a5c4d7bc VS |
4482 | } |
4483 | ||
2622a081 | 4484 | /* FIXME move all this to pre_plane_update() with proper state tracking */ |
87d4300a ML |
4485 | static void |
4486 | intel_pre_disable_primary(struct drm_crtc *crtc) | |
a5c4d7bc VS |
4487 | { |
4488 | struct drm_device *dev = crtc->dev; | |
4489 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4490 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4491 | int pipe = intel_crtc->pipe; | |
a5c4d7bc | 4492 | |
87d4300a ML |
4493 | /* |
4494 | * Gen2 reports pipe underruns whenever all planes are disabled. | |
4495 | * So diasble underrun reporting before all the planes get disabled. | |
4496 | * FIXME: Need to fix the logic to work when we turn off all planes | |
4497 | * but leave the pipe running. | |
4498 | */ | |
4499 | if (IS_GEN2(dev)) | |
4500 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
a5c4d7bc | 4501 | |
2622a081 VS |
4502 | /* |
4503 | * FIXME IPS should be fine as long as one plane is | |
4504 | * enabled, but in practice it seems to have problems | |
4505 | * when going from primary only to sprite only and vice | |
4506 | * versa. | |
4507 | */ | |
4508 | hsw_disable_ips(intel_crtc); | |
4509 | } | |
4510 | ||
4511 | /* FIXME get rid of this and use pre_plane_update */ | |
4512 | static void | |
4513 | intel_pre_disable_primary_noatomic(struct drm_crtc *crtc) | |
4514 | { | |
4515 | struct drm_device *dev = crtc->dev; | |
4516 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4517 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4518 | int pipe = intel_crtc->pipe; | |
4519 | ||
4520 | intel_pre_disable_primary(crtc); | |
4521 | ||
87d4300a ML |
4522 | /* |
4523 | * Vblank time updates from the shadow to live plane control register | |
4524 | * are blocked if the memory self-refresh mode is active at that | |
4525 | * moment. So to make sure the plane gets truly disabled, disable | |
4526 | * first the self-refresh mode. The self-refresh enable bit in turn | |
4527 | * will be checked/applied by the HW only at the next frame start | |
4528 | * event which is after the vblank start event, so we need to have a | |
4529 | * wait-for-vblank between disabling the plane and the pipe. | |
4530 | */ | |
262cd2e1 | 4531 | if (HAS_GMCH_DISPLAY(dev)) { |
87d4300a | 4532 | intel_set_memory_cxsr(dev_priv, false); |
262cd2e1 VS |
4533 | dev_priv->wm.vlv.cxsr = false; |
4534 | intel_wait_for_vblank(dev, pipe); | |
4535 | } | |
87d4300a ML |
4536 | } |
4537 | ||
5c74cd73 | 4538 | static void intel_pre_plane_update(struct intel_crtc_state *old_crtc_state) |
ac21b225 | 4539 | { |
5c74cd73 | 4540 | struct intel_crtc *crtc = to_intel_crtc(old_crtc_state->base.crtc); |
ac21b225 | 4541 | struct drm_device *dev = crtc->base.dev; |
eddfcbcd | 4542 | struct drm_i915_private *dev_priv = dev->dev_private; |
ab1d3a0e ML |
4543 | struct intel_crtc_state *pipe_config = |
4544 | to_intel_crtc_state(crtc->base.state); | |
5c74cd73 ML |
4545 | struct drm_atomic_state *old_state = old_crtc_state->base.state; |
4546 | struct drm_plane *primary = crtc->base.primary; | |
4547 | struct drm_plane_state *old_pri_state = | |
4548 | drm_atomic_get_existing_plane_state(old_state, primary); | |
4549 | bool modeset = needs_modeset(&pipe_config->base); | |
ac21b225 | 4550 | |
5c74cd73 ML |
4551 | if (old_pri_state) { |
4552 | struct intel_plane_state *primary_state = | |
4553 | to_intel_plane_state(primary->state); | |
4554 | struct intel_plane_state *old_primary_state = | |
4555 | to_intel_plane_state(old_pri_state); | |
4556 | ||
2099deff | 4557 | intel_fbc_pre_update(crtc, pipe_config, primary_state); |
31ae71fc | 4558 | |
5c74cd73 ML |
4559 | if (old_primary_state->visible && |
4560 | (modeset || !primary_state->visible)) | |
4561 | intel_pre_disable_primary(&crtc->base); | |
4562 | } | |
852eb00d | 4563 | |
ab1d3a0e | 4564 | if (pipe_config->disable_cxsr) { |
852eb00d | 4565 | crtc->wm.cxsr_allowed = false; |
2dfd178d | 4566 | |
2622a081 VS |
4567 | /* |
4568 | * Vblank time updates from the shadow to live plane control register | |
4569 | * are blocked if the memory self-refresh mode is active at that | |
4570 | * moment. So to make sure the plane gets truly disabled, disable | |
4571 | * first the self-refresh mode. The self-refresh enable bit in turn | |
4572 | * will be checked/applied by the HW only at the next frame start | |
4573 | * event which is after the vblank start event, so we need to have a | |
4574 | * wait-for-vblank between disabling the plane and the pipe. | |
4575 | */ | |
4576 | if (old_crtc_state->base.active) { | |
2dfd178d | 4577 | intel_set_memory_cxsr(dev_priv, false); |
2622a081 VS |
4578 | dev_priv->wm.vlv.cxsr = false; |
4579 | intel_wait_for_vblank(dev, crtc->pipe); | |
4580 | } | |
852eb00d | 4581 | } |
92826fcd | 4582 | |
ed4a6a7c MR |
4583 | /* |
4584 | * IVB workaround: must disable low power watermarks for at least | |
4585 | * one frame before enabling scaling. LP watermarks can be re-enabled | |
4586 | * when scaling is disabled. | |
4587 | * | |
4588 | * WaCxSRDisabledForSpriteScaling:ivb | |
4589 | */ | |
4590 | if (pipe_config->disable_lp_wm) { | |
4591 | ilk_disable_lp_wm(dev); | |
4592 | intel_wait_for_vblank(dev, crtc->pipe); | |
4593 | } | |
4594 | ||
4595 | /* | |
4596 | * If we're doing a modeset, we're done. No need to do any pre-vblank | |
4597 | * watermark programming here. | |
4598 | */ | |
4599 | if (needs_modeset(&pipe_config->base)) | |
4600 | return; | |
4601 | ||
4602 | /* | |
4603 | * For platforms that support atomic watermarks, program the | |
4604 | * 'intermediate' watermarks immediately. On pre-gen9 platforms, these | |
4605 | * will be the intermediate values that are safe for both pre- and | |
4606 | * post- vblank; when vblank happens, the 'active' values will be set | |
4607 | * to the final 'target' values and we'll do this again to get the | |
4608 | * optimal watermarks. For gen9+ platforms, the values we program here | |
4609 | * will be the final target values which will get automatically latched | |
4610 | * at vblank time; no further programming will be necessary. | |
4611 | * | |
4612 | * If a platform hasn't been transitioned to atomic watermarks yet, | |
4613 | * we'll continue to update watermarks the old way, if flags tell | |
4614 | * us to. | |
4615 | */ | |
4616 | if (dev_priv->display.initial_watermarks != NULL) | |
4617 | dev_priv->display.initial_watermarks(pipe_config); | |
caed361d | 4618 | else if (pipe_config->update_wm_pre) |
92826fcd | 4619 | intel_update_watermarks(&crtc->base); |
ac21b225 ML |
4620 | } |
4621 | ||
d032ffa0 | 4622 | static void intel_crtc_disable_planes(struct drm_crtc *crtc, unsigned plane_mask) |
87d4300a ML |
4623 | { |
4624 | struct drm_device *dev = crtc->dev; | |
4625 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
d032ffa0 | 4626 | struct drm_plane *p; |
87d4300a ML |
4627 | int pipe = intel_crtc->pipe; |
4628 | ||
7cac945f | 4629 | intel_crtc_dpms_overlay_disable(intel_crtc); |
27321ae8 | 4630 | |
d032ffa0 ML |
4631 | drm_for_each_plane_mask(p, dev, plane_mask) |
4632 | to_intel_plane(p)->disable_plane(p, crtc); | |
f98551ae | 4633 | |
f99d7069 DV |
4634 | /* |
4635 | * FIXME: Once we grow proper nuclear flip support out of this we need | |
4636 | * to compute the mask of flip planes precisely. For the time being | |
4637 | * consider this a flip to a NULL plane. | |
4638 | */ | |
4639 | intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe)); | |
a5c4d7bc VS |
4640 | } |
4641 | ||
f67a559d JB |
4642 | static void ironlake_crtc_enable(struct drm_crtc *crtc) |
4643 | { | |
4644 | struct drm_device *dev = crtc->dev; | |
4645 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4646 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 4647 | struct intel_encoder *encoder; |
f67a559d | 4648 | int pipe = intel_crtc->pipe; |
b95c5321 ML |
4649 | struct intel_crtc_state *pipe_config = |
4650 | to_intel_crtc_state(crtc->state); | |
f67a559d | 4651 | |
53d9f4e9 | 4652 | if (WARN_ON(intel_crtc->active)) |
f67a559d JB |
4653 | return; |
4654 | ||
b2c0593a VS |
4655 | /* |
4656 | * Sometimes spurious CPU pipe underruns happen during FDI | |
4657 | * training, at least with VGA+HDMI cloning. Suppress them. | |
4658 | * | |
4659 | * On ILK we get an occasional spurious CPU pipe underruns | |
4660 | * between eDP port A enable and vdd enable. Also PCH port | |
4661 | * enable seems to result in the occasional CPU pipe underrun. | |
4662 | * | |
4663 | * Spurious PCH underruns also occur during PCH enabling. | |
4664 | */ | |
4665 | if (intel_crtc->config->has_pch_encoder || IS_GEN5(dev_priv)) | |
4666 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
81b088ca VS |
4667 | if (intel_crtc->config->has_pch_encoder) |
4668 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false); | |
4669 | ||
6e3c9717 | 4670 | if (intel_crtc->config->has_pch_encoder) |
b14b1055 DV |
4671 | intel_prepare_shared_dpll(intel_crtc); |
4672 | ||
6e3c9717 | 4673 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 4674 | intel_dp_set_m_n(intel_crtc, M1_N1); |
29407aab DV |
4675 | |
4676 | intel_set_pipe_timings(intel_crtc); | |
bc58be60 | 4677 | intel_set_pipe_src_size(intel_crtc); |
29407aab | 4678 | |
6e3c9717 | 4679 | if (intel_crtc->config->has_pch_encoder) { |
29407aab | 4680 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6e3c9717 | 4681 | &intel_crtc->config->fdi_m_n, NULL); |
29407aab DV |
4682 | } |
4683 | ||
4684 | ironlake_set_pipeconf(crtc); | |
4685 | ||
f67a559d | 4686 | intel_crtc->active = true; |
8664281b | 4687 | |
f6736a1a | 4688 | for_each_encoder_on_crtc(dev, crtc, encoder) |
952735ee DV |
4689 | if (encoder->pre_enable) |
4690 | encoder->pre_enable(encoder); | |
f67a559d | 4691 | |
6e3c9717 | 4692 | if (intel_crtc->config->has_pch_encoder) { |
fff367c7 DV |
4693 | /* Note: FDI PLL enabling _must_ be done before we enable the |
4694 | * cpu pipes, hence this is separate from all the other fdi/pch | |
4695 | * enabling. */ | |
88cefb6c | 4696 | ironlake_fdi_pll_enable(intel_crtc); |
46b6f814 DV |
4697 | } else { |
4698 | assert_fdi_tx_disabled(dev_priv, pipe); | |
4699 | assert_fdi_rx_disabled(dev_priv, pipe); | |
4700 | } | |
f67a559d | 4701 | |
b074cec8 | 4702 | ironlake_pfit_enable(intel_crtc); |
f67a559d | 4703 | |
9c54c0dd JB |
4704 | /* |
4705 | * On ILK+ LUT must be loaded before the pipe is running but with | |
4706 | * clocks enabled | |
4707 | */ | |
b95c5321 | 4708 | intel_color_load_luts(&pipe_config->base); |
9c54c0dd | 4709 | |
1d5bf5d9 ID |
4710 | if (dev_priv->display.initial_watermarks != NULL) |
4711 | dev_priv->display.initial_watermarks(intel_crtc->config); | |
e1fdc473 | 4712 | intel_enable_pipe(intel_crtc); |
f67a559d | 4713 | |
6e3c9717 | 4714 | if (intel_crtc->config->has_pch_encoder) |
f67a559d | 4715 | ironlake_pch_enable(crtc); |
c98e9dcf | 4716 | |
f9b61ff6 DV |
4717 | assert_vblank_disabled(crtc); |
4718 | drm_crtc_vblank_on(crtc); | |
4719 | ||
fa5c73b1 DV |
4720 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4721 | encoder->enable(encoder); | |
61b77ddd DV |
4722 | |
4723 | if (HAS_PCH_CPT(dev)) | |
a1520318 | 4724 | cpt_verify_modeset(dev, intel_crtc->pipe); |
37ca8d4c VS |
4725 | |
4726 | /* Must wait for vblank to avoid spurious PCH FIFO underruns */ | |
4727 | if (intel_crtc->config->has_pch_encoder) | |
4728 | intel_wait_for_vblank(dev, pipe); | |
b2c0593a | 4729 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
37ca8d4c | 4730 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true); |
6be4a607 JB |
4731 | } |
4732 | ||
42db64ef PZ |
4733 | /* IPS only exists on ULT machines and is tied to pipe A. */ |
4734 | static bool hsw_crtc_supports_ips(struct intel_crtc *crtc) | |
4735 | { | |
f5adf94e | 4736 | return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A; |
42db64ef PZ |
4737 | } |
4738 | ||
4f771f10 PZ |
4739 | static void haswell_crtc_enable(struct drm_crtc *crtc) |
4740 | { | |
4741 | struct drm_device *dev = crtc->dev; | |
4742 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4743 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4744 | struct intel_encoder *encoder; | |
99d736a2 | 4745 | int pipe = intel_crtc->pipe, hsw_workaround_pipe; |
4d1de975 | 4746 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
99d736a2 ML |
4747 | struct intel_crtc_state *pipe_config = |
4748 | to_intel_crtc_state(crtc->state); | |
4f771f10 | 4749 | |
53d9f4e9 | 4750 | if (WARN_ON(intel_crtc->active)) |
4f771f10 PZ |
4751 | return; |
4752 | ||
81b088ca VS |
4753 | if (intel_crtc->config->has_pch_encoder) |
4754 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, | |
4755 | false); | |
4756 | ||
8106ddbd | 4757 | if (intel_crtc->config->shared_dpll) |
df8ad70c DV |
4758 | intel_enable_shared_dpll(intel_crtc); |
4759 | ||
6e3c9717 | 4760 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 4761 | intel_dp_set_m_n(intel_crtc, M1_N1); |
229fca97 | 4762 | |
4d1de975 JN |
4763 | if (!intel_crtc->config->has_dsi_encoder) |
4764 | intel_set_pipe_timings(intel_crtc); | |
4765 | ||
bc58be60 | 4766 | intel_set_pipe_src_size(intel_crtc); |
229fca97 | 4767 | |
4d1de975 JN |
4768 | if (cpu_transcoder != TRANSCODER_EDP && |
4769 | !transcoder_is_dsi(cpu_transcoder)) { | |
4770 | I915_WRITE(PIPE_MULT(cpu_transcoder), | |
6e3c9717 | 4771 | intel_crtc->config->pixel_multiplier - 1); |
ebb69c95 CT |
4772 | } |
4773 | ||
6e3c9717 | 4774 | if (intel_crtc->config->has_pch_encoder) { |
229fca97 | 4775 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6e3c9717 | 4776 | &intel_crtc->config->fdi_m_n, NULL); |
229fca97 DV |
4777 | } |
4778 | ||
4d1de975 JN |
4779 | if (!intel_crtc->config->has_dsi_encoder) |
4780 | haswell_set_pipeconf(crtc); | |
4781 | ||
391bf048 | 4782 | haswell_set_pipemisc(crtc); |
229fca97 | 4783 | |
b95c5321 | 4784 | intel_color_set_csc(&pipe_config->base); |
229fca97 | 4785 | |
4f771f10 | 4786 | intel_crtc->active = true; |
8664281b | 4787 | |
6b698516 DV |
4788 | if (intel_crtc->config->has_pch_encoder) |
4789 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
4790 | else | |
4791 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); | |
4792 | ||
7d4aefd0 | 4793 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4f771f10 PZ |
4794 | if (encoder->pre_enable) |
4795 | encoder->pre_enable(encoder); | |
7d4aefd0 | 4796 | } |
4f771f10 | 4797 | |
d2d65408 | 4798 | if (intel_crtc->config->has_pch_encoder) |
4fe9467d | 4799 | dev_priv->display.fdi_link_train(crtc); |
4fe9467d | 4800 | |
a65347ba | 4801 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 4802 | intel_ddi_enable_pipe_clock(intel_crtc); |
4f771f10 | 4803 | |
1c132b44 | 4804 | if (INTEL_INFO(dev)->gen >= 9) |
e435d6e5 | 4805 | skylake_pfit_enable(intel_crtc); |
ff6d9f55 | 4806 | else |
1c132b44 | 4807 | ironlake_pfit_enable(intel_crtc); |
4f771f10 PZ |
4808 | |
4809 | /* | |
4810 | * On ILK+ LUT must be loaded before the pipe is running but with | |
4811 | * clocks enabled | |
4812 | */ | |
b95c5321 | 4813 | intel_color_load_luts(&pipe_config->base); |
4f771f10 | 4814 | |
1f544388 | 4815 | intel_ddi_set_pipe_settings(crtc); |
a65347ba | 4816 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 4817 | intel_ddi_enable_transcoder_func(crtc); |
4f771f10 | 4818 | |
1d5bf5d9 ID |
4819 | if (dev_priv->display.initial_watermarks != NULL) |
4820 | dev_priv->display.initial_watermarks(pipe_config); | |
4821 | else | |
4822 | intel_update_watermarks(crtc); | |
4d1de975 JN |
4823 | |
4824 | /* XXX: Do the pipe assertions at the right place for BXT DSI. */ | |
4825 | if (!intel_crtc->config->has_dsi_encoder) | |
4826 | intel_enable_pipe(intel_crtc); | |
42db64ef | 4827 | |
6e3c9717 | 4828 | if (intel_crtc->config->has_pch_encoder) |
1507e5bd | 4829 | lpt_pch_enable(crtc); |
4f771f10 | 4830 | |
a65347ba | 4831 | if (intel_crtc->config->dp_encoder_is_mst) |
0e32b39c DA |
4832 | intel_ddi_set_vc_payload_alloc(crtc, true); |
4833 | ||
f9b61ff6 DV |
4834 | assert_vblank_disabled(crtc); |
4835 | drm_crtc_vblank_on(crtc); | |
4836 | ||
8807e55b | 4837 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4f771f10 | 4838 | encoder->enable(encoder); |
8807e55b JN |
4839 | intel_opregion_notify_encoder(encoder, true); |
4840 | } | |
4f771f10 | 4841 | |
6b698516 DV |
4842 | if (intel_crtc->config->has_pch_encoder) { |
4843 | intel_wait_for_vblank(dev, pipe); | |
4844 | intel_wait_for_vblank(dev, pipe); | |
4845 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); | |
d2d65408 VS |
4846 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, |
4847 | true); | |
6b698516 | 4848 | } |
d2d65408 | 4849 | |
e4916946 PZ |
4850 | /* If we change the relative order between pipe/planes enabling, we need |
4851 | * to change the workaround. */ | |
99d736a2 ML |
4852 | hsw_workaround_pipe = pipe_config->hsw_workaround_pipe; |
4853 | if (IS_HASWELL(dev) && hsw_workaround_pipe != INVALID_PIPE) { | |
4854 | intel_wait_for_vblank(dev, hsw_workaround_pipe); | |
4855 | intel_wait_for_vblank(dev, hsw_workaround_pipe); | |
4856 | } | |
4f771f10 PZ |
4857 | } |
4858 | ||
bfd16b2a | 4859 | static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force) |
3f8dce3a DV |
4860 | { |
4861 | struct drm_device *dev = crtc->base.dev; | |
4862 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4863 | int pipe = crtc->pipe; | |
4864 | ||
4865 | /* To avoid upsetting the power well on haswell only disable the pfit if | |
4866 | * it's in use. The hw state code will make sure we get this right. */ | |
bfd16b2a | 4867 | if (force || crtc->config->pch_pfit.enabled) { |
3f8dce3a DV |
4868 | I915_WRITE(PF_CTL(pipe), 0); |
4869 | I915_WRITE(PF_WIN_POS(pipe), 0); | |
4870 | I915_WRITE(PF_WIN_SZ(pipe), 0); | |
4871 | } | |
4872 | } | |
4873 | ||
6be4a607 JB |
4874 | static void ironlake_crtc_disable(struct drm_crtc *crtc) |
4875 | { | |
4876 | struct drm_device *dev = crtc->dev; | |
4877 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4878 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 4879 | struct intel_encoder *encoder; |
6be4a607 | 4880 | int pipe = intel_crtc->pipe; |
b52eb4dc | 4881 | |
b2c0593a VS |
4882 | /* |
4883 | * Sometimes spurious CPU pipe underruns happen when the | |
4884 | * pipe is already disabled, but FDI RX/TX is still enabled. | |
4885 | * Happens at least with VGA+HDMI cloning. Suppress them. | |
4886 | */ | |
4887 | if (intel_crtc->config->has_pch_encoder) { | |
4888 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
37ca8d4c | 4889 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false); |
b2c0593a | 4890 | } |
37ca8d4c | 4891 | |
ea9d758d DV |
4892 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4893 | encoder->disable(encoder); | |
4894 | ||
f9b61ff6 DV |
4895 | drm_crtc_vblank_off(crtc); |
4896 | assert_vblank_disabled(crtc); | |
4897 | ||
575f7ab7 | 4898 | intel_disable_pipe(intel_crtc); |
32f9d658 | 4899 | |
bfd16b2a | 4900 | ironlake_pfit_disable(intel_crtc, false); |
2c07245f | 4901 | |
b2c0593a | 4902 | if (intel_crtc->config->has_pch_encoder) |
5a74f70a VS |
4903 | ironlake_fdi_disable(crtc); |
4904 | ||
bf49ec8c DV |
4905 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4906 | if (encoder->post_disable) | |
4907 | encoder->post_disable(encoder); | |
2c07245f | 4908 | |
6e3c9717 | 4909 | if (intel_crtc->config->has_pch_encoder) { |
d925c59a | 4910 | ironlake_disable_pch_transcoder(dev_priv, pipe); |
6be4a607 | 4911 | |
d925c59a | 4912 | if (HAS_PCH_CPT(dev)) { |
f0f59a00 VS |
4913 | i915_reg_t reg; |
4914 | u32 temp; | |
4915 | ||
d925c59a DV |
4916 | /* disable TRANS_DP_CTL */ |
4917 | reg = TRANS_DP_CTL(pipe); | |
4918 | temp = I915_READ(reg); | |
4919 | temp &= ~(TRANS_DP_OUTPUT_ENABLE | | |
4920 | TRANS_DP_PORT_SEL_MASK); | |
4921 | temp |= TRANS_DP_PORT_SEL_NONE; | |
4922 | I915_WRITE(reg, temp); | |
4923 | ||
4924 | /* disable DPLL_SEL */ | |
4925 | temp = I915_READ(PCH_DPLL_SEL); | |
11887397 | 4926 | temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe)); |
d925c59a | 4927 | I915_WRITE(PCH_DPLL_SEL, temp); |
9db4a9c7 | 4928 | } |
e3421a18 | 4929 | |
d925c59a DV |
4930 | ironlake_fdi_pll_disable(intel_crtc); |
4931 | } | |
81b088ca | 4932 | |
b2c0593a | 4933 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
81b088ca | 4934 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true); |
6be4a607 | 4935 | } |
1b3c7a47 | 4936 | |
4f771f10 | 4937 | static void haswell_crtc_disable(struct drm_crtc *crtc) |
ee7b9f93 | 4938 | { |
4f771f10 PZ |
4939 | struct drm_device *dev = crtc->dev; |
4940 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee7b9f93 | 4941 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4f771f10 | 4942 | struct intel_encoder *encoder; |
6e3c9717 | 4943 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
ee7b9f93 | 4944 | |
d2d65408 VS |
4945 | if (intel_crtc->config->has_pch_encoder) |
4946 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, | |
4947 | false); | |
4948 | ||
8807e55b JN |
4949 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4950 | intel_opregion_notify_encoder(encoder, false); | |
4f771f10 | 4951 | encoder->disable(encoder); |
8807e55b | 4952 | } |
4f771f10 | 4953 | |
f9b61ff6 DV |
4954 | drm_crtc_vblank_off(crtc); |
4955 | assert_vblank_disabled(crtc); | |
4956 | ||
4d1de975 JN |
4957 | /* XXX: Do the pipe assertions at the right place for BXT DSI. */ |
4958 | if (!intel_crtc->config->has_dsi_encoder) | |
4959 | intel_disable_pipe(intel_crtc); | |
4f771f10 | 4960 | |
6e3c9717 | 4961 | if (intel_crtc->config->dp_encoder_is_mst) |
a4bf214f VS |
4962 | intel_ddi_set_vc_payload_alloc(crtc, false); |
4963 | ||
a65347ba | 4964 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 4965 | intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder); |
4f771f10 | 4966 | |
1c132b44 | 4967 | if (INTEL_INFO(dev)->gen >= 9) |
e435d6e5 | 4968 | skylake_scaler_disable(intel_crtc); |
ff6d9f55 | 4969 | else |
bfd16b2a | 4970 | ironlake_pfit_disable(intel_crtc, false); |
4f771f10 | 4971 | |
a65347ba | 4972 | if (!intel_crtc->config->has_dsi_encoder) |
7d4aefd0 | 4973 | intel_ddi_disable_pipe_clock(intel_crtc); |
4f771f10 | 4974 | |
97b040aa ID |
4975 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4976 | if (encoder->post_disable) | |
4977 | encoder->post_disable(encoder); | |
81b088ca | 4978 | |
92966a37 VS |
4979 | if (intel_crtc->config->has_pch_encoder) { |
4980 | lpt_disable_pch_transcoder(dev_priv); | |
503a74e9 | 4981 | lpt_disable_iclkip(dev_priv); |
92966a37 VS |
4982 | intel_ddi_fdi_disable(crtc); |
4983 | ||
81b088ca VS |
4984 | intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A, |
4985 | true); | |
92966a37 | 4986 | } |
4f771f10 PZ |
4987 | } |
4988 | ||
2dd24552 JB |
4989 | static void i9xx_pfit_enable(struct intel_crtc *crtc) |
4990 | { | |
4991 | struct drm_device *dev = crtc->base.dev; | |
4992 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 4993 | struct intel_crtc_state *pipe_config = crtc->config; |
2dd24552 | 4994 | |
681a8504 | 4995 | if (!pipe_config->gmch_pfit.control) |
2dd24552 JB |
4996 | return; |
4997 | ||
2dd24552 | 4998 | /* |
c0b03411 DV |
4999 | * The panel fitter should only be adjusted whilst the pipe is disabled, |
5000 | * according to register description and PRM. | |
2dd24552 | 5001 | */ |
c0b03411 DV |
5002 | WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE); |
5003 | assert_pipe_disabled(dev_priv, crtc->pipe); | |
2dd24552 | 5004 | |
b074cec8 JB |
5005 | I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios); |
5006 | I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control); | |
5a80c45c DV |
5007 | |
5008 | /* Border color in case we don't scale up to the full screen. Black by | |
5009 | * default, change to something else for debugging. */ | |
5010 | I915_WRITE(BCLRPAT(crtc->pipe), 0); | |
2dd24552 JB |
5011 | } |
5012 | ||
d05410f9 DA |
5013 | static enum intel_display_power_domain port_to_power_domain(enum port port) |
5014 | { | |
5015 | switch (port) { | |
5016 | case PORT_A: | |
6331a704 | 5017 | return POWER_DOMAIN_PORT_DDI_A_LANES; |
d05410f9 | 5018 | case PORT_B: |
6331a704 | 5019 | return POWER_DOMAIN_PORT_DDI_B_LANES; |
d05410f9 | 5020 | case PORT_C: |
6331a704 | 5021 | return POWER_DOMAIN_PORT_DDI_C_LANES; |
d05410f9 | 5022 | case PORT_D: |
6331a704 | 5023 | return POWER_DOMAIN_PORT_DDI_D_LANES; |
d8e19f99 | 5024 | case PORT_E: |
6331a704 | 5025 | return POWER_DOMAIN_PORT_DDI_E_LANES; |
d05410f9 | 5026 | default: |
b9fec167 | 5027 | MISSING_CASE(port); |
d05410f9 DA |
5028 | return POWER_DOMAIN_PORT_OTHER; |
5029 | } | |
5030 | } | |
5031 | ||
25f78f58 VS |
5032 | static enum intel_display_power_domain port_to_aux_power_domain(enum port port) |
5033 | { | |
5034 | switch (port) { | |
5035 | case PORT_A: | |
5036 | return POWER_DOMAIN_AUX_A; | |
5037 | case PORT_B: | |
5038 | return POWER_DOMAIN_AUX_B; | |
5039 | case PORT_C: | |
5040 | return POWER_DOMAIN_AUX_C; | |
5041 | case PORT_D: | |
5042 | return POWER_DOMAIN_AUX_D; | |
5043 | case PORT_E: | |
5044 | /* FIXME: Check VBT for actual wiring of PORT E */ | |
5045 | return POWER_DOMAIN_AUX_D; | |
5046 | default: | |
b9fec167 | 5047 | MISSING_CASE(port); |
25f78f58 VS |
5048 | return POWER_DOMAIN_AUX_A; |
5049 | } | |
5050 | } | |
5051 | ||
319be8ae ID |
5052 | enum intel_display_power_domain |
5053 | intel_display_port_power_domain(struct intel_encoder *intel_encoder) | |
5054 | { | |
5055 | struct drm_device *dev = intel_encoder->base.dev; | |
5056 | struct intel_digital_port *intel_dig_port; | |
5057 | ||
5058 | switch (intel_encoder->type) { | |
5059 | case INTEL_OUTPUT_UNKNOWN: | |
5060 | /* Only DDI platforms should ever use this output type */ | |
5061 | WARN_ON_ONCE(!HAS_DDI(dev)); | |
5062 | case INTEL_OUTPUT_DISPLAYPORT: | |
5063 | case INTEL_OUTPUT_HDMI: | |
5064 | case INTEL_OUTPUT_EDP: | |
5065 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
d05410f9 | 5066 | return port_to_power_domain(intel_dig_port->port); |
0e32b39c DA |
5067 | case INTEL_OUTPUT_DP_MST: |
5068 | intel_dig_port = enc_to_mst(&intel_encoder->base)->primary; | |
5069 | return port_to_power_domain(intel_dig_port->port); | |
319be8ae ID |
5070 | case INTEL_OUTPUT_ANALOG: |
5071 | return POWER_DOMAIN_PORT_CRT; | |
5072 | case INTEL_OUTPUT_DSI: | |
5073 | return POWER_DOMAIN_PORT_DSI; | |
5074 | default: | |
5075 | return POWER_DOMAIN_PORT_OTHER; | |
5076 | } | |
5077 | } | |
5078 | ||
25f78f58 VS |
5079 | enum intel_display_power_domain |
5080 | intel_display_port_aux_power_domain(struct intel_encoder *intel_encoder) | |
5081 | { | |
5082 | struct drm_device *dev = intel_encoder->base.dev; | |
5083 | struct intel_digital_port *intel_dig_port; | |
5084 | ||
5085 | switch (intel_encoder->type) { | |
5086 | case INTEL_OUTPUT_UNKNOWN: | |
651174a4 ID |
5087 | case INTEL_OUTPUT_HDMI: |
5088 | /* | |
5089 | * Only DDI platforms should ever use these output types. | |
5090 | * We can get here after the HDMI detect code has already set | |
5091 | * the type of the shared encoder. Since we can't be sure | |
5092 | * what's the status of the given connectors, play safe and | |
5093 | * run the DP detection too. | |
5094 | */ | |
25f78f58 VS |
5095 | WARN_ON_ONCE(!HAS_DDI(dev)); |
5096 | case INTEL_OUTPUT_DISPLAYPORT: | |
5097 | case INTEL_OUTPUT_EDP: | |
5098 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
5099 | return port_to_aux_power_domain(intel_dig_port->port); | |
5100 | case INTEL_OUTPUT_DP_MST: | |
5101 | intel_dig_port = enc_to_mst(&intel_encoder->base)->primary; | |
5102 | return port_to_aux_power_domain(intel_dig_port->port); | |
5103 | default: | |
b9fec167 | 5104 | MISSING_CASE(intel_encoder->type); |
25f78f58 VS |
5105 | return POWER_DOMAIN_AUX_A; |
5106 | } | |
5107 | } | |
5108 | ||
74bff5f9 ML |
5109 | static unsigned long get_crtc_power_domains(struct drm_crtc *crtc, |
5110 | struct intel_crtc_state *crtc_state) | |
77d22dca | 5111 | { |
319be8ae | 5112 | struct drm_device *dev = crtc->dev; |
74bff5f9 | 5113 | struct drm_encoder *encoder; |
319be8ae ID |
5114 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5115 | enum pipe pipe = intel_crtc->pipe; | |
77d22dca | 5116 | unsigned long mask; |
74bff5f9 | 5117 | enum transcoder transcoder = crtc_state->cpu_transcoder; |
77d22dca | 5118 | |
74bff5f9 | 5119 | if (!crtc_state->base.active) |
292b990e ML |
5120 | return 0; |
5121 | ||
77d22dca ID |
5122 | mask = BIT(POWER_DOMAIN_PIPE(pipe)); |
5123 | mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder)); | |
74bff5f9 ML |
5124 | if (crtc_state->pch_pfit.enabled || |
5125 | crtc_state->pch_pfit.force_thru) | |
77d22dca ID |
5126 | mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe)); |
5127 | ||
74bff5f9 ML |
5128 | drm_for_each_encoder_mask(encoder, dev, crtc_state->base.encoder_mask) { |
5129 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); | |
5130 | ||
319be8ae | 5131 | mask |= BIT(intel_display_port_power_domain(intel_encoder)); |
74bff5f9 | 5132 | } |
319be8ae | 5133 | |
15e7ec29 ML |
5134 | if (crtc_state->shared_dpll) |
5135 | mask |= BIT(POWER_DOMAIN_PLLS); | |
5136 | ||
77d22dca ID |
5137 | return mask; |
5138 | } | |
5139 | ||
74bff5f9 ML |
5140 | static unsigned long |
5141 | modeset_get_crtc_power_domains(struct drm_crtc *crtc, | |
5142 | struct intel_crtc_state *crtc_state) | |
77d22dca | 5143 | { |
292b990e ML |
5144 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; |
5145 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5146 | enum intel_display_power_domain domain; | |
a6747b73 | 5147 | unsigned long domains, new_domains, old_domains, ms_domain = 0; |
77d22dca | 5148 | |
292b990e | 5149 | old_domains = intel_crtc->enabled_power_domains; |
74bff5f9 ML |
5150 | intel_crtc->enabled_power_domains = new_domains = |
5151 | get_crtc_power_domains(crtc, crtc_state); | |
77d22dca | 5152 | |
a6747b73 ML |
5153 | if (needs_modeset(&crtc_state->base)) |
5154 | ms_domain = BIT(POWER_DOMAIN_MODESET); | |
5155 | ||
5156 | domains = (new_domains & ~old_domains) | ms_domain; | |
292b990e ML |
5157 | |
5158 | for_each_power_domain(domain, domains) | |
5159 | intel_display_power_get(dev_priv, domain); | |
5160 | ||
a6747b73 | 5161 | return (old_domains & ~new_domains) | ms_domain; |
292b990e ML |
5162 | } |
5163 | ||
5164 | static void modeset_put_power_domains(struct drm_i915_private *dev_priv, | |
5165 | unsigned long domains) | |
5166 | { | |
5167 | enum intel_display_power_domain domain; | |
5168 | ||
5169 | for_each_power_domain(domain, domains) | |
5170 | intel_display_power_put(dev_priv, domain); | |
5171 | } | |
77d22dca | 5172 | |
adafdc6f MK |
5173 | static int intel_compute_max_dotclk(struct drm_i915_private *dev_priv) |
5174 | { | |
5175 | int max_cdclk_freq = dev_priv->max_cdclk_freq; | |
5176 | ||
5177 | if (INTEL_INFO(dev_priv)->gen >= 9 || | |
5178 | IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) | |
5179 | return max_cdclk_freq; | |
5180 | else if (IS_CHERRYVIEW(dev_priv)) | |
5181 | return max_cdclk_freq*95/100; | |
5182 | else if (INTEL_INFO(dev_priv)->gen < 4) | |
5183 | return 2*max_cdclk_freq*90/100; | |
5184 | else | |
5185 | return max_cdclk_freq*90/100; | |
5186 | } | |
5187 | ||
560a7ae4 DL |
5188 | static void intel_update_max_cdclk(struct drm_device *dev) |
5189 | { | |
5190 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5191 | ||
ef11bdb3 | 5192 | if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) { |
560a7ae4 DL |
5193 | u32 limit = I915_READ(SKL_DFSM) & SKL_DFSM_CDCLK_LIMIT_MASK; |
5194 | ||
5195 | if (limit == SKL_DFSM_CDCLK_LIMIT_675) | |
5196 | dev_priv->max_cdclk_freq = 675000; | |
5197 | else if (limit == SKL_DFSM_CDCLK_LIMIT_540) | |
5198 | dev_priv->max_cdclk_freq = 540000; | |
5199 | else if (limit == SKL_DFSM_CDCLK_LIMIT_450) | |
5200 | dev_priv->max_cdclk_freq = 450000; | |
5201 | else | |
5202 | dev_priv->max_cdclk_freq = 337500; | |
281c114f MR |
5203 | } else if (IS_BROXTON(dev)) { |
5204 | dev_priv->max_cdclk_freq = 624000; | |
560a7ae4 DL |
5205 | } else if (IS_BROADWELL(dev)) { |
5206 | /* | |
5207 | * FIXME with extra cooling we can allow | |
5208 | * 540 MHz for ULX and 675 Mhz for ULT. | |
5209 | * How can we know if extra cooling is | |
5210 | * available? PCI ID, VTB, something else? | |
5211 | */ | |
5212 | if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) | |
5213 | dev_priv->max_cdclk_freq = 450000; | |
5214 | else if (IS_BDW_ULX(dev)) | |
5215 | dev_priv->max_cdclk_freq = 450000; | |
5216 | else if (IS_BDW_ULT(dev)) | |
5217 | dev_priv->max_cdclk_freq = 540000; | |
5218 | else | |
5219 | dev_priv->max_cdclk_freq = 675000; | |
0904deaf MK |
5220 | } else if (IS_CHERRYVIEW(dev)) { |
5221 | dev_priv->max_cdclk_freq = 320000; | |
560a7ae4 DL |
5222 | } else if (IS_VALLEYVIEW(dev)) { |
5223 | dev_priv->max_cdclk_freq = 400000; | |
5224 | } else { | |
5225 | /* otherwise assume cdclk is fixed */ | |
5226 | dev_priv->max_cdclk_freq = dev_priv->cdclk_freq; | |
5227 | } | |
5228 | ||
adafdc6f MK |
5229 | dev_priv->max_dotclk_freq = intel_compute_max_dotclk(dev_priv); |
5230 | ||
560a7ae4 DL |
5231 | DRM_DEBUG_DRIVER("Max CD clock rate: %d kHz\n", |
5232 | dev_priv->max_cdclk_freq); | |
adafdc6f MK |
5233 | |
5234 | DRM_DEBUG_DRIVER("Max dotclock rate: %d kHz\n", | |
5235 | dev_priv->max_dotclk_freq); | |
560a7ae4 DL |
5236 | } |
5237 | ||
5238 | static void intel_update_cdclk(struct drm_device *dev) | |
5239 | { | |
5240 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5241 | ||
5242 | dev_priv->cdclk_freq = dev_priv->display.get_display_clock_speed(dev); | |
2f2a121a VS |
5243 | |
5244 | if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) | |
5245 | DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz, VCO: %d MHz\n", | |
5246 | dev_priv->cdclk_freq, dev_priv->skl_vco_freq); | |
5247 | else | |
5248 | DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz\n", | |
5249 | dev_priv->cdclk_freq); | |
560a7ae4 DL |
5250 | |
5251 | /* | |
b5d99ff9 VS |
5252 | * 9:0 CMBUS [sic] CDCLK frequency (cdfreq): |
5253 | * Programmng [sic] note: bit[9:2] should be programmed to the number | |
5254 | * of cdclk that generates 4MHz reference clock freq which is used to | |
5255 | * generate GMBus clock. This will vary with the cdclk freq. | |
560a7ae4 | 5256 | */ |
b5d99ff9 | 5257 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
560a7ae4 | 5258 | I915_WRITE(GMBUSFREQ_VLV, DIV_ROUND_UP(dev_priv->cdclk_freq, 1000)); |
560a7ae4 DL |
5259 | |
5260 | if (dev_priv->max_cdclk_freq == 0) | |
5261 | intel_update_max_cdclk(dev); | |
5262 | } | |
5263 | ||
92891e45 VS |
5264 | /* convert from kHz to .1 fixpoint MHz with -1MHz offset */ |
5265 | static int skl_cdclk_decimal(int cdclk) | |
5266 | { | |
5267 | return DIV_ROUND_CLOSEST(cdclk - 1000, 500); | |
5268 | } | |
5269 | ||
9ef56154 | 5270 | static void broxton_set_cdclk(struct drm_i915_private *dev_priv, int cdclk) |
f8437dd1 | 5271 | { |
f8437dd1 VK |
5272 | uint32_t divider; |
5273 | uint32_t ratio; | |
9ef56154 | 5274 | uint32_t current_cdclk; |
f8437dd1 VK |
5275 | int ret; |
5276 | ||
5277 | /* frequency = 19.2MHz * ratio / 2 / div{1,1.5,2,4} */ | |
9ef56154 | 5278 | switch (cdclk) { |
f8437dd1 VK |
5279 | case 144000: |
5280 | divider = BXT_CDCLK_CD2X_DIV_SEL_4; | |
5281 | ratio = BXT_DE_PLL_RATIO(60); | |
5282 | break; | |
5283 | case 288000: | |
5284 | divider = BXT_CDCLK_CD2X_DIV_SEL_2; | |
5285 | ratio = BXT_DE_PLL_RATIO(60); | |
5286 | break; | |
5287 | case 384000: | |
5288 | divider = BXT_CDCLK_CD2X_DIV_SEL_1_5; | |
5289 | ratio = BXT_DE_PLL_RATIO(60); | |
5290 | break; | |
5291 | case 576000: | |
5292 | divider = BXT_CDCLK_CD2X_DIV_SEL_1; | |
5293 | ratio = BXT_DE_PLL_RATIO(60); | |
5294 | break; | |
5295 | case 624000: | |
5296 | divider = BXT_CDCLK_CD2X_DIV_SEL_1; | |
5297 | ratio = BXT_DE_PLL_RATIO(65); | |
5298 | break; | |
5299 | case 19200: | |
5300 | /* | |
5301 | * Bypass frequency with DE PLL disabled. Init ratio, divider | |
5302 | * to suppress GCC warning. | |
5303 | */ | |
5304 | ratio = 0; | |
5305 | divider = 0; | |
5306 | break; | |
5307 | default: | |
9ef56154 | 5308 | DRM_ERROR("unsupported CDCLK freq %d", cdclk); |
f8437dd1 VK |
5309 | |
5310 | return; | |
5311 | } | |
5312 | ||
5313 | mutex_lock(&dev_priv->rps.hw_lock); | |
5314 | /* Inform power controller of upcoming frequency change */ | |
5315 | ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, | |
5316 | 0x80000000); | |
5317 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5318 | ||
5319 | if (ret) { | |
5320 | DRM_ERROR("PCode CDCLK freq change notify failed (err %d, freq %d)\n", | |
9ef56154 | 5321 | ret, cdclk); |
f8437dd1 VK |
5322 | return; |
5323 | } | |
5324 | ||
9ef56154 | 5325 | current_cdclk = I915_READ(CDCLK_CTL) & CDCLK_FREQ_DECIMAL_MASK; |
f8437dd1 | 5326 | /* convert from .1 fixpoint MHz with -1MHz offset to kHz */ |
9ef56154 | 5327 | current_cdclk = current_cdclk * 500 + 1000; |
f8437dd1 VK |
5328 | |
5329 | /* | |
5330 | * DE PLL has to be disabled when | |
5331 | * - setting to 19.2MHz (bypass, PLL isn't used) | |
5332 | * - before setting to 624MHz (PLL needs toggling) | |
5333 | * - before setting to any frequency from 624MHz (PLL needs toggling) | |
5334 | */ | |
9ef56154 VS |
5335 | if (cdclk == 19200 || cdclk == 624000 || |
5336 | current_cdclk == 624000) { | |
f8437dd1 VK |
5337 | I915_WRITE(BXT_DE_PLL_ENABLE, ~BXT_DE_PLL_PLL_ENABLE); |
5338 | /* Timeout 200us */ | |
5339 | if (wait_for(!(I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_LOCK), | |
5340 | 1)) | |
5341 | DRM_ERROR("timout waiting for DE PLL unlock\n"); | |
5342 | } | |
5343 | ||
9ef56154 | 5344 | if (cdclk != 19200) { |
f8437dd1 VK |
5345 | uint32_t val; |
5346 | ||
5347 | val = I915_READ(BXT_DE_PLL_CTL); | |
5348 | val &= ~BXT_DE_PLL_RATIO_MASK; | |
5349 | val |= ratio; | |
5350 | I915_WRITE(BXT_DE_PLL_CTL, val); | |
5351 | ||
5352 | I915_WRITE(BXT_DE_PLL_ENABLE, BXT_DE_PLL_PLL_ENABLE); | |
5353 | /* Timeout 200us */ | |
5354 | if (wait_for(I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_LOCK, 1)) | |
5355 | DRM_ERROR("timeout waiting for DE PLL lock\n"); | |
5356 | ||
b8e75705 | 5357 | val = divider | skl_cdclk_decimal(cdclk); |
7fe62757 VS |
5358 | /* |
5359 | * FIXME if only the cd2x divider needs changing, it could be done | |
5360 | * without shutting off the pipe (if only one pipe is active). | |
5361 | */ | |
5362 | val |= BXT_CDCLK_CD2X_PIPE_NONE; | |
f8437dd1 VK |
5363 | /* |
5364 | * Disable SSA Precharge when CD clock frequency < 500 MHz, | |
5365 | * enable otherwise. | |
5366 | */ | |
9ef56154 | 5367 | if (cdclk >= 500000) |
f8437dd1 | 5368 | val |= BXT_CDCLK_SSA_PRECHARGE_ENABLE; |
f8437dd1 VK |
5369 | I915_WRITE(CDCLK_CTL, val); |
5370 | } | |
5371 | ||
5372 | mutex_lock(&dev_priv->rps.hw_lock); | |
5373 | ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, | |
9ef56154 | 5374 | DIV_ROUND_UP(cdclk, 25000)); |
f8437dd1 VK |
5375 | mutex_unlock(&dev_priv->rps.hw_lock); |
5376 | ||
5377 | if (ret) { | |
5378 | DRM_ERROR("PCode CDCLK freq set failed, (err %d, freq %d)\n", | |
9ef56154 | 5379 | ret, cdclk); |
f8437dd1 VK |
5380 | return; |
5381 | } | |
5382 | ||
c6c4696f | 5383 | intel_update_cdclk(dev_priv->dev); |
f8437dd1 VK |
5384 | } |
5385 | ||
c2e001ef ID |
5386 | static bool broxton_cdclk_is_enabled(struct drm_i915_private *dev_priv) |
5387 | { | |
5388 | if (!(I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_PLL_ENABLE)) | |
5389 | return false; | |
5390 | ||
5391 | /* TODO: Check for a valid CDCLK rate */ | |
5392 | ||
5393 | if (!(I915_READ(DBUF_CTL) & DBUF_POWER_REQUEST)) { | |
5394 | DRM_DEBUG_DRIVER("CDCLK enabled, but DBUF power not requested\n"); | |
5395 | ||
5396 | return false; | |
5397 | } | |
5398 | ||
5399 | if (!(I915_READ(DBUF_CTL) & DBUF_POWER_STATE)) { | |
5400 | DRM_DEBUG_DRIVER("CDCLK enabled, but DBUF power hasn't settled\n"); | |
5401 | ||
5402 | return false; | |
5403 | } | |
5404 | ||
5405 | return true; | |
5406 | } | |
5407 | ||
adc7f04b ID |
5408 | bool broxton_cdclk_verify_state(struct drm_i915_private *dev_priv) |
5409 | { | |
5410 | return broxton_cdclk_is_enabled(dev_priv); | |
5411 | } | |
5412 | ||
c6c4696f | 5413 | void broxton_init_cdclk(struct drm_i915_private *dev_priv) |
f8437dd1 | 5414 | { |
f8437dd1 | 5415 | /* check if cd clock is enabled */ |
c2e001ef ID |
5416 | if (broxton_cdclk_is_enabled(dev_priv)) { |
5417 | DRM_DEBUG_KMS("CDCLK already enabled, won't reprogram it\n"); | |
f8437dd1 VK |
5418 | return; |
5419 | } | |
5420 | ||
c2e001ef ID |
5421 | DRM_DEBUG_KMS("CDCLK not enabled, enabling it\n"); |
5422 | ||
f8437dd1 VK |
5423 | /* |
5424 | * FIXME: | |
5425 | * - The initial CDCLK needs to be read from VBT. | |
5426 | * Need to make this change after VBT has changes for BXT. | |
5427 | * - check if setting the max (or any) cdclk freq is really necessary | |
5428 | * here, it belongs to modeset time | |
5429 | */ | |
c6c4696f | 5430 | broxton_set_cdclk(dev_priv, 624000); |
f8437dd1 VK |
5431 | |
5432 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) | DBUF_POWER_REQUEST); | |
22e02c0b VS |
5433 | POSTING_READ(DBUF_CTL); |
5434 | ||
f8437dd1 VK |
5435 | udelay(10); |
5436 | ||
5437 | if (!(I915_READ(DBUF_CTL) & DBUF_POWER_STATE)) | |
5438 | DRM_ERROR("DBuf power enable timeout!\n"); | |
5439 | } | |
5440 | ||
c6c4696f | 5441 | void broxton_uninit_cdclk(struct drm_i915_private *dev_priv) |
f8437dd1 | 5442 | { |
f8437dd1 | 5443 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) & ~DBUF_POWER_REQUEST); |
22e02c0b VS |
5444 | POSTING_READ(DBUF_CTL); |
5445 | ||
f8437dd1 VK |
5446 | udelay(10); |
5447 | ||
5448 | if (I915_READ(DBUF_CTL) & DBUF_POWER_STATE) | |
5449 | DRM_ERROR("DBuf power disable timeout!\n"); | |
5450 | ||
5451 | /* Set minimum (bypass) frequency, in effect turning off the DE PLL */ | |
c6c4696f | 5452 | broxton_set_cdclk(dev_priv, 19200); |
f8437dd1 VK |
5453 | } |
5454 | ||
a8ca4934 VS |
5455 | static int skl_calc_cdclk(int max_pixclk, int vco) |
5456 | { | |
5457 | if (vco == 8640) { | |
5458 | if (max_pixclk > 540000) | |
5459 | return 617140; | |
5460 | else if (max_pixclk > 432000) | |
5461 | return 540000; | |
5462 | else if (max_pixclk > 308570) | |
5463 | return 432000; | |
5464 | else | |
5465 | return 308570; | |
5466 | } else { | |
5467 | /* VCO 8100 */ | |
5468 | if (max_pixclk > 540000) | |
5469 | return 675000; | |
5470 | else if (max_pixclk > 450000) | |
5471 | return 540000; | |
5472 | else if (max_pixclk > 337500) | |
5473 | return 450000; | |
5474 | else | |
5475 | return 337500; | |
5476 | } | |
5477 | } | |
5478 | ||
ea61791e VS |
5479 | static void |
5480 | skl_dpll0_update(struct drm_i915_private *dev_priv) | |
5d96d8af | 5481 | { |
ea61791e | 5482 | u32 val; |
5d96d8af | 5483 | |
ea61791e VS |
5484 | val = I915_READ(LCPLL1_CTL); |
5485 | if ((val & LCPLL_PLL_ENABLE) == 0) { | |
5486 | dev_priv->skl_vco_freq = 0; | |
5487 | return; | |
5d96d8af DL |
5488 | } |
5489 | ||
ea61791e VS |
5490 | val = I915_READ(DPLL_CTRL1); |
5491 | ||
5492 | switch (val & DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)) { | |
5493 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810, SKL_DPLL0): | |
5494 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1350, SKL_DPLL0): | |
5495 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1620, SKL_DPLL0): | |
5496 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_2700, SKL_DPLL0): | |
5497 | dev_priv->skl_vco_freq = 8100; | |
5498 | break; | |
5499 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080, SKL_DPLL0): | |
5500 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_2160, SKL_DPLL0): | |
5501 | dev_priv->skl_vco_freq = 8640; | |
5502 | break; | |
5503 | default: | |
5504 | MISSING_CASE(val & DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)); | |
5505 | dev_priv->skl_vco_freq = 0; | |
5506 | break; | |
5507 | } | |
5d96d8af DL |
5508 | } |
5509 | ||
5510 | static void | |
3861fc60 | 5511 | skl_dpll0_enable(struct drm_i915_private *dev_priv, int vco) |
5d96d8af | 5512 | { |
a8ca4934 | 5513 | int min_cdclk = skl_calc_cdclk(0, vco); |
5d96d8af DL |
5514 | u32 val; |
5515 | ||
5516 | /* select the minimum CDCLK before enabling DPLL 0 */ | |
9ef56154 | 5517 | val = CDCLK_FREQ_337_308 | skl_cdclk_decimal(min_cdclk); |
5d96d8af DL |
5518 | I915_WRITE(CDCLK_CTL, val); |
5519 | POSTING_READ(CDCLK_CTL); | |
5520 | ||
5521 | /* | |
5522 | * We always enable DPLL0 with the lowest link rate possible, but still | |
5523 | * taking into account the VCO required to operate the eDP panel at the | |
5524 | * desired frequency. The usual DP link rates operate with a VCO of | |
5525 | * 8100 while the eDP 1.4 alternate link rates need a VCO of 8640. | |
5526 | * The modeset code is responsible for the selection of the exact link | |
5527 | * rate later on, with the constraint of choosing a frequency that | |
a8ca4934 | 5528 | * works with vco. |
5d96d8af DL |
5529 | */ |
5530 | val = I915_READ(DPLL_CTRL1); | |
5531 | ||
5532 | val &= ~(DPLL_CTRL1_HDMI_MODE(SKL_DPLL0) | DPLL_CTRL1_SSC(SKL_DPLL0) | | |
5533 | DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)); | |
5534 | val |= DPLL_CTRL1_OVERRIDE(SKL_DPLL0); | |
3861fc60 | 5535 | if (vco == 8640) |
5d96d8af DL |
5536 | val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080, |
5537 | SKL_DPLL0); | |
5538 | else | |
5539 | val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810, | |
5540 | SKL_DPLL0); | |
5541 | ||
5542 | I915_WRITE(DPLL_CTRL1, val); | |
5543 | POSTING_READ(DPLL_CTRL1); | |
5544 | ||
5545 | I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) | LCPLL_PLL_ENABLE); | |
5546 | ||
5547 | if (wait_for(I915_READ(LCPLL1_CTL) & LCPLL_PLL_LOCK, 5)) | |
5548 | DRM_ERROR("DPLL0 not locked\n"); | |
5549 | } | |
5550 | ||
430e05de VS |
5551 | static void |
5552 | skl_dpll0_disable(struct drm_i915_private *dev_priv) | |
5553 | { | |
5554 | I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) & ~LCPLL_PLL_ENABLE); | |
5555 | if (wait_for(!(I915_READ(LCPLL1_CTL) & LCPLL_PLL_LOCK), 1)) | |
5556 | DRM_ERROR("Couldn't disable DPLL0\n"); | |
5557 | } | |
5558 | ||
5d96d8af DL |
5559 | static bool skl_cdclk_pcu_ready(struct drm_i915_private *dev_priv) |
5560 | { | |
5561 | int ret; | |
5562 | u32 val; | |
5563 | ||
5564 | /* inform PCU we want to change CDCLK */ | |
5565 | val = SKL_CDCLK_PREPARE_FOR_CHANGE; | |
5566 | mutex_lock(&dev_priv->rps.hw_lock); | |
5567 | ret = sandybridge_pcode_read(dev_priv, SKL_PCODE_CDCLK_CONTROL, &val); | |
5568 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5569 | ||
5570 | return ret == 0 && (val & SKL_CDCLK_READY_FOR_CHANGE); | |
5571 | } | |
5572 | ||
5573 | static bool skl_cdclk_wait_for_pcu_ready(struct drm_i915_private *dev_priv) | |
5574 | { | |
5575 | unsigned int i; | |
5576 | ||
5577 | for (i = 0; i < 15; i++) { | |
5578 | if (skl_cdclk_pcu_ready(dev_priv)) | |
5579 | return true; | |
5580 | udelay(10); | |
5581 | } | |
5582 | ||
5583 | return false; | |
5584 | } | |
5585 | ||
9ef56154 | 5586 | static void skl_set_cdclk(struct drm_i915_private *dev_priv, int cdclk) |
5d96d8af | 5587 | { |
560a7ae4 | 5588 | struct drm_device *dev = dev_priv->dev; |
5d96d8af DL |
5589 | u32 freq_select, pcu_ack; |
5590 | ||
9ef56154 | 5591 | DRM_DEBUG_DRIVER("Changing CDCLK to %dKHz\n", cdclk); |
5d96d8af DL |
5592 | |
5593 | if (!skl_cdclk_wait_for_pcu_ready(dev_priv)) { | |
5594 | DRM_ERROR("failed to inform PCU about cdclk change\n"); | |
5595 | return; | |
5596 | } | |
5597 | ||
5598 | /* set CDCLK_CTL */ | |
9ef56154 | 5599 | switch (cdclk) { |
5d96d8af DL |
5600 | case 450000: |
5601 | case 432000: | |
5602 | freq_select = CDCLK_FREQ_450_432; | |
5603 | pcu_ack = 1; | |
5604 | break; | |
5605 | case 540000: | |
5606 | freq_select = CDCLK_FREQ_540; | |
5607 | pcu_ack = 2; | |
5608 | break; | |
5609 | case 308570: | |
5610 | case 337500: | |
5611 | default: | |
5612 | freq_select = CDCLK_FREQ_337_308; | |
5613 | pcu_ack = 0; | |
5614 | break; | |
5615 | case 617140: | |
5616 | case 675000: | |
5617 | freq_select = CDCLK_FREQ_675_617; | |
5618 | pcu_ack = 3; | |
5619 | break; | |
5620 | } | |
5621 | ||
9ef56154 | 5622 | I915_WRITE(CDCLK_CTL, freq_select | skl_cdclk_decimal(cdclk)); |
5d96d8af DL |
5623 | POSTING_READ(CDCLK_CTL); |
5624 | ||
5625 | /* inform PCU of the change */ | |
5626 | mutex_lock(&dev_priv->rps.hw_lock); | |
5627 | sandybridge_pcode_write(dev_priv, SKL_PCODE_CDCLK_CONTROL, pcu_ack); | |
5628 | mutex_unlock(&dev_priv->rps.hw_lock); | |
560a7ae4 DL |
5629 | |
5630 | intel_update_cdclk(dev); | |
5d96d8af DL |
5631 | } |
5632 | ||
5633 | void skl_uninit_cdclk(struct drm_i915_private *dev_priv) | |
5634 | { | |
5635 | /* disable DBUF power */ | |
5636 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) & ~DBUF_POWER_REQUEST); | |
5637 | POSTING_READ(DBUF_CTL); | |
5638 | ||
5639 | udelay(10); | |
5640 | ||
5641 | if (I915_READ(DBUF_CTL) & DBUF_POWER_STATE) | |
5642 | DRM_ERROR("DBuf power disable timeout\n"); | |
5643 | ||
430e05de | 5644 | skl_dpll0_disable(dev_priv); |
5d96d8af DL |
5645 | } |
5646 | ||
5647 | void skl_init_cdclk(struct drm_i915_private *dev_priv) | |
5648 | { | |
c89e39f3 | 5649 | unsigned int cdclk; |
5d96d8af | 5650 | |
39d9b85a GW |
5651 | /* DPLL0 not enabled (happens on early BIOS versions) */ |
5652 | if (!(I915_READ(LCPLL1_CTL) & LCPLL_PLL_ENABLE)) { | |
5653 | /* enable DPLL0 */ | |
c89e39f3 CT |
5654 | if (dev_priv->skl_vco_freq != 8640) |
5655 | dev_priv->skl_vco_freq = 8100; | |
5656 | skl_dpll0_enable(dev_priv, dev_priv->skl_vco_freq); | |
a8ca4934 | 5657 | cdclk = skl_calc_cdclk(0, dev_priv->skl_vco_freq); |
c89e39f3 CT |
5658 | } else { |
5659 | cdclk = dev_priv->cdclk_freq; | |
5d96d8af DL |
5660 | } |
5661 | ||
c89e39f3 CT |
5662 | /* set CDCLK to the lowest frequency, Modeset follows */ |
5663 | skl_set_cdclk(dev_priv, cdclk); | |
5d96d8af DL |
5664 | |
5665 | /* enable DBUF power */ | |
5666 | I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) | DBUF_POWER_REQUEST); | |
5667 | POSTING_READ(DBUF_CTL); | |
5668 | ||
5669 | udelay(10); | |
5670 | ||
5671 | if (!(I915_READ(DBUF_CTL) & DBUF_POWER_STATE)) | |
5672 | DRM_ERROR("DBuf power enable timeout\n"); | |
5673 | } | |
5674 | ||
c73666f3 SK |
5675 | int skl_sanitize_cdclk(struct drm_i915_private *dev_priv) |
5676 | { | |
5677 | uint32_t lcpll1 = I915_READ(LCPLL1_CTL); | |
5678 | uint32_t cdctl = I915_READ(CDCLK_CTL); | |
c89e39f3 | 5679 | int freq = dev_priv->cdclk_freq; |
c73666f3 | 5680 | |
f1b391a5 SK |
5681 | /* |
5682 | * check if the pre-os intialized the display | |
5683 | * There is SWF18 scratchpad register defined which is set by the | |
5684 | * pre-os which can be used by the OS drivers to check the status | |
5685 | */ | |
5686 | if ((I915_READ(SWF_ILK(0x18)) & 0x00FFFFFF) == 0) | |
5687 | goto sanitize; | |
5688 | ||
c73666f3 SK |
5689 | /* Is PLL enabled and locked ? */ |
5690 | if (!((lcpll1 & LCPLL_PLL_ENABLE) && (lcpll1 & LCPLL_PLL_LOCK))) | |
5691 | goto sanitize; | |
5692 | ||
5693 | /* DPLL okay; verify the cdclock | |
5694 | * | |
5695 | * Noticed in some instances that the freq selection is correct but | |
5696 | * decimal part is programmed wrong from BIOS where pre-os does not | |
5697 | * enable display. Verify the same as well. | |
5698 | */ | |
5699 | if (cdctl == ((cdctl & CDCLK_FREQ_SEL_MASK) | skl_cdclk_decimal(freq))) | |
5700 | /* All well; nothing to sanitize */ | |
5701 | return false; | |
5702 | sanitize: | |
c89e39f3 | 5703 | |
c73666f3 SK |
5704 | skl_init_cdclk(dev_priv); |
5705 | ||
5706 | /* we did have to sanitize */ | |
5707 | return true; | |
5708 | } | |
5709 | ||
30a970c6 JB |
5710 | /* Adjust CDclk dividers to allow high res or save power if possible */ |
5711 | static void valleyview_set_cdclk(struct drm_device *dev, int cdclk) | |
5712 | { | |
5713 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5714 | u32 val, cmd; | |
5715 | ||
164dfd28 VK |
5716 | WARN_ON(dev_priv->display.get_display_clock_speed(dev) |
5717 | != dev_priv->cdclk_freq); | |
d60c4473 | 5718 | |
dfcab17e | 5719 | if (cdclk >= 320000) /* jump to highest voltage for 400MHz too */ |
30a970c6 | 5720 | cmd = 2; |
dfcab17e | 5721 | else if (cdclk == 266667) |
30a970c6 JB |
5722 | cmd = 1; |
5723 | else | |
5724 | cmd = 0; | |
5725 | ||
5726 | mutex_lock(&dev_priv->rps.hw_lock); | |
5727 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
5728 | val &= ~DSPFREQGUAR_MASK; | |
5729 | val |= (cmd << DSPFREQGUAR_SHIFT); | |
5730 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
5731 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
5732 | DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT), | |
5733 | 50)) { | |
5734 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
5735 | } | |
5736 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5737 | ||
54433e91 VS |
5738 | mutex_lock(&dev_priv->sb_lock); |
5739 | ||
dfcab17e | 5740 | if (cdclk == 400000) { |
6bcda4f0 | 5741 | u32 divider; |
30a970c6 | 5742 | |
6bcda4f0 | 5743 | divider = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1; |
30a970c6 | 5744 | |
30a970c6 JB |
5745 | /* adjust cdclk divider */ |
5746 | val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL); | |
87d5d259 | 5747 | val &= ~CCK_FREQUENCY_VALUES; |
30a970c6 JB |
5748 | val |= divider; |
5749 | vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val); | |
a877e801 VS |
5750 | |
5751 | if (wait_for((vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL) & | |
87d5d259 | 5752 | CCK_FREQUENCY_STATUS) == (divider << CCK_FREQUENCY_STATUS_SHIFT), |
a877e801 VS |
5753 | 50)) |
5754 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
30a970c6 JB |
5755 | } |
5756 | ||
30a970c6 JB |
5757 | /* adjust self-refresh exit latency value */ |
5758 | val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC); | |
5759 | val &= ~0x7f; | |
5760 | ||
5761 | /* | |
5762 | * For high bandwidth configs, we set a higher latency in the bunit | |
5763 | * so that the core display fetch happens in time to avoid underruns. | |
5764 | */ | |
dfcab17e | 5765 | if (cdclk == 400000) |
30a970c6 JB |
5766 | val |= 4500 / 250; /* 4.5 usec */ |
5767 | else | |
5768 | val |= 3000 / 250; /* 3.0 usec */ | |
5769 | vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val); | |
54433e91 | 5770 | |
a580516d | 5771 | mutex_unlock(&dev_priv->sb_lock); |
30a970c6 | 5772 | |
b6283055 | 5773 | intel_update_cdclk(dev); |
30a970c6 JB |
5774 | } |
5775 | ||
383c5a6a VS |
5776 | static void cherryview_set_cdclk(struct drm_device *dev, int cdclk) |
5777 | { | |
5778 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5779 | u32 val, cmd; | |
5780 | ||
164dfd28 VK |
5781 | WARN_ON(dev_priv->display.get_display_clock_speed(dev) |
5782 | != dev_priv->cdclk_freq); | |
383c5a6a VS |
5783 | |
5784 | switch (cdclk) { | |
383c5a6a VS |
5785 | case 333333: |
5786 | case 320000: | |
383c5a6a | 5787 | case 266667: |
383c5a6a | 5788 | case 200000: |
383c5a6a VS |
5789 | break; |
5790 | default: | |
5f77eeb0 | 5791 | MISSING_CASE(cdclk); |
383c5a6a VS |
5792 | return; |
5793 | } | |
5794 | ||
9d0d3fda VS |
5795 | /* |
5796 | * Specs are full of misinformation, but testing on actual | |
5797 | * hardware has shown that we just need to write the desired | |
5798 | * CCK divider into the Punit register. | |
5799 | */ | |
5800 | cmd = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1; | |
5801 | ||
383c5a6a VS |
5802 | mutex_lock(&dev_priv->rps.hw_lock); |
5803 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
5804 | val &= ~DSPFREQGUAR_MASK_CHV; | |
5805 | val |= (cmd << DSPFREQGUAR_SHIFT_CHV); | |
5806 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
5807 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
5808 | DSPFREQSTAT_MASK_CHV) == (cmd << DSPFREQSTAT_SHIFT_CHV), | |
5809 | 50)) { | |
5810 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
5811 | } | |
5812 | mutex_unlock(&dev_priv->rps.hw_lock); | |
5813 | ||
b6283055 | 5814 | intel_update_cdclk(dev); |
383c5a6a VS |
5815 | } |
5816 | ||
30a970c6 JB |
5817 | static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv, |
5818 | int max_pixclk) | |
5819 | { | |
6bcda4f0 | 5820 | int freq_320 = (dev_priv->hpll_freq << 1) % 320000 != 0 ? 333333 : 320000; |
6cca3195 | 5821 | int limit = IS_CHERRYVIEW(dev_priv) ? 95 : 90; |
29dc7ef3 | 5822 | |
30a970c6 JB |
5823 | /* |
5824 | * Really only a few cases to deal with, as only 4 CDclks are supported: | |
5825 | * 200MHz | |
5826 | * 267MHz | |
29dc7ef3 | 5827 | * 320/333MHz (depends on HPLL freq) |
6cca3195 VS |
5828 | * 400MHz (VLV only) |
5829 | * So we check to see whether we're above 90% (VLV) or 95% (CHV) | |
5830 | * of the lower bin and adjust if needed. | |
e37c67a1 VS |
5831 | * |
5832 | * We seem to get an unstable or solid color picture at 200MHz. | |
5833 | * Not sure what's wrong. For now use 200MHz only when all pipes | |
5834 | * are off. | |
30a970c6 | 5835 | */ |
6cca3195 VS |
5836 | if (!IS_CHERRYVIEW(dev_priv) && |
5837 | max_pixclk > freq_320*limit/100) | |
dfcab17e | 5838 | return 400000; |
6cca3195 | 5839 | else if (max_pixclk > 266667*limit/100) |
29dc7ef3 | 5840 | return freq_320; |
e37c67a1 | 5841 | else if (max_pixclk > 0) |
dfcab17e | 5842 | return 266667; |
e37c67a1 VS |
5843 | else |
5844 | return 200000; | |
30a970c6 JB |
5845 | } |
5846 | ||
c44deb6c | 5847 | static int broxton_calc_cdclk(int max_pixclk) |
f8437dd1 VK |
5848 | { |
5849 | /* | |
5850 | * FIXME: | |
f8437dd1 VK |
5851 | * - set 19.2MHz bypass frequency if there are no active pipes |
5852 | */ | |
760e1477 | 5853 | if (max_pixclk > 576000) |
f8437dd1 | 5854 | return 624000; |
760e1477 | 5855 | else if (max_pixclk > 384000) |
f8437dd1 | 5856 | return 576000; |
760e1477 | 5857 | else if (max_pixclk > 288000) |
f8437dd1 | 5858 | return 384000; |
760e1477 | 5859 | else if (max_pixclk > 144000) |
f8437dd1 VK |
5860 | return 288000; |
5861 | else | |
5862 | return 144000; | |
5863 | } | |
5864 | ||
e8788cbc | 5865 | /* Compute the max pixel clock for new configuration. */ |
a821fc46 ACO |
5866 | static int intel_mode_max_pixclk(struct drm_device *dev, |
5867 | struct drm_atomic_state *state) | |
30a970c6 | 5868 | { |
565602d7 ML |
5869 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
5870 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5871 | struct drm_crtc *crtc; | |
5872 | struct drm_crtc_state *crtc_state; | |
5873 | unsigned max_pixclk = 0, i; | |
5874 | enum pipe pipe; | |
30a970c6 | 5875 | |
565602d7 ML |
5876 | memcpy(intel_state->min_pixclk, dev_priv->min_pixclk, |
5877 | sizeof(intel_state->min_pixclk)); | |
304603f4 | 5878 | |
565602d7 ML |
5879 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
5880 | int pixclk = 0; | |
5881 | ||
5882 | if (crtc_state->enable) | |
5883 | pixclk = crtc_state->adjusted_mode.crtc_clock; | |
304603f4 | 5884 | |
565602d7 | 5885 | intel_state->min_pixclk[i] = pixclk; |
30a970c6 JB |
5886 | } |
5887 | ||
565602d7 ML |
5888 | for_each_pipe(dev_priv, pipe) |
5889 | max_pixclk = max(intel_state->min_pixclk[pipe], max_pixclk); | |
5890 | ||
30a970c6 JB |
5891 | return max_pixclk; |
5892 | } | |
5893 | ||
27c329ed | 5894 | static int valleyview_modeset_calc_cdclk(struct drm_atomic_state *state) |
30a970c6 | 5895 | { |
27c329ed ML |
5896 | struct drm_device *dev = state->dev; |
5897 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5898 | int max_pixclk = intel_mode_max_pixclk(dev, state); | |
1a617b77 ML |
5899 | struct intel_atomic_state *intel_state = |
5900 | to_intel_atomic_state(state); | |
30a970c6 | 5901 | |
1a617b77 | 5902 | intel_state->cdclk = intel_state->dev_cdclk = |
27c329ed | 5903 | valleyview_calc_cdclk(dev_priv, max_pixclk); |
0a9ab303 | 5904 | |
1a617b77 ML |
5905 | if (!intel_state->active_crtcs) |
5906 | intel_state->dev_cdclk = valleyview_calc_cdclk(dev_priv, 0); | |
5907 | ||
27c329ed ML |
5908 | return 0; |
5909 | } | |
304603f4 | 5910 | |
27c329ed ML |
5911 | static int broxton_modeset_calc_cdclk(struct drm_atomic_state *state) |
5912 | { | |
4e5ca60f | 5913 | int max_pixclk = ilk_max_pixel_rate(state); |
1a617b77 ML |
5914 | struct intel_atomic_state *intel_state = |
5915 | to_intel_atomic_state(state); | |
85a96e7a | 5916 | |
1a617b77 | 5917 | intel_state->cdclk = intel_state->dev_cdclk = |
c44deb6c | 5918 | broxton_calc_cdclk(max_pixclk); |
85a96e7a | 5919 | |
1a617b77 | 5920 | if (!intel_state->active_crtcs) |
c44deb6c | 5921 | intel_state->dev_cdclk = broxton_calc_cdclk(0); |
1a617b77 | 5922 | |
27c329ed | 5923 | return 0; |
30a970c6 JB |
5924 | } |
5925 | ||
1e69cd74 VS |
5926 | static void vlv_program_pfi_credits(struct drm_i915_private *dev_priv) |
5927 | { | |
5928 | unsigned int credits, default_credits; | |
5929 | ||
5930 | if (IS_CHERRYVIEW(dev_priv)) | |
5931 | default_credits = PFI_CREDIT(12); | |
5932 | else | |
5933 | default_credits = PFI_CREDIT(8); | |
5934 | ||
bfa7df01 | 5935 | if (dev_priv->cdclk_freq >= dev_priv->czclk_freq) { |
1e69cd74 VS |
5936 | /* CHV suggested value is 31 or 63 */ |
5937 | if (IS_CHERRYVIEW(dev_priv)) | |
fcc0008f | 5938 | credits = PFI_CREDIT_63; |
1e69cd74 VS |
5939 | else |
5940 | credits = PFI_CREDIT(15); | |
5941 | } else { | |
5942 | credits = default_credits; | |
5943 | } | |
5944 | ||
5945 | /* | |
5946 | * WA - write default credits before re-programming | |
5947 | * FIXME: should we also set the resend bit here? | |
5948 | */ | |
5949 | I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE | | |
5950 | default_credits); | |
5951 | ||
5952 | I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE | | |
5953 | credits | PFI_CREDIT_RESEND); | |
5954 | ||
5955 | /* | |
5956 | * FIXME is this guaranteed to clear | |
5957 | * immediately or should we poll for it? | |
5958 | */ | |
5959 | WARN_ON(I915_READ(GCI_CONTROL) & PFI_CREDIT_RESEND); | |
5960 | } | |
5961 | ||
27c329ed | 5962 | static void valleyview_modeset_commit_cdclk(struct drm_atomic_state *old_state) |
30a970c6 | 5963 | { |
a821fc46 | 5964 | struct drm_device *dev = old_state->dev; |
30a970c6 | 5965 | struct drm_i915_private *dev_priv = dev->dev_private; |
1a617b77 ML |
5966 | struct intel_atomic_state *old_intel_state = |
5967 | to_intel_atomic_state(old_state); | |
5968 | unsigned req_cdclk = old_intel_state->dev_cdclk; | |
30a970c6 | 5969 | |
27c329ed ML |
5970 | /* |
5971 | * FIXME: We can end up here with all power domains off, yet | |
5972 | * with a CDCLK frequency other than the minimum. To account | |
5973 | * for this take the PIPE-A power domain, which covers the HW | |
5974 | * blocks needed for the following programming. This can be | |
5975 | * removed once it's guaranteed that we get here either with | |
5976 | * the minimum CDCLK set, or the required power domains | |
5977 | * enabled. | |
5978 | */ | |
5979 | intel_display_power_get(dev_priv, POWER_DOMAIN_PIPE_A); | |
738c05c0 | 5980 | |
27c329ed ML |
5981 | if (IS_CHERRYVIEW(dev)) |
5982 | cherryview_set_cdclk(dev, req_cdclk); | |
5983 | else | |
5984 | valleyview_set_cdclk(dev, req_cdclk); | |
738c05c0 | 5985 | |
27c329ed | 5986 | vlv_program_pfi_credits(dev_priv); |
1e69cd74 | 5987 | |
27c329ed | 5988 | intel_display_power_put(dev_priv, POWER_DOMAIN_PIPE_A); |
30a970c6 JB |
5989 | } |
5990 | ||
89b667f8 JB |
5991 | static void valleyview_crtc_enable(struct drm_crtc *crtc) |
5992 | { | |
5993 | struct drm_device *dev = crtc->dev; | |
a72e4c9f | 5994 | struct drm_i915_private *dev_priv = to_i915(dev); |
89b667f8 JB |
5995 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5996 | struct intel_encoder *encoder; | |
b95c5321 ML |
5997 | struct intel_crtc_state *pipe_config = |
5998 | to_intel_crtc_state(crtc->state); | |
89b667f8 | 5999 | int pipe = intel_crtc->pipe; |
89b667f8 | 6000 | |
53d9f4e9 | 6001 | if (WARN_ON(intel_crtc->active)) |
89b667f8 JB |
6002 | return; |
6003 | ||
6e3c9717 | 6004 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 6005 | intel_dp_set_m_n(intel_crtc, M1_N1); |
5b18e57c DV |
6006 | |
6007 | intel_set_pipe_timings(intel_crtc); | |
bc58be60 | 6008 | intel_set_pipe_src_size(intel_crtc); |
5b18e57c | 6009 | |
c14b0485 VS |
6010 | if (IS_CHERRYVIEW(dev) && pipe == PIPE_B) { |
6011 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6012 | ||
6013 | I915_WRITE(CHV_BLEND(pipe), CHV_BLEND_LEGACY); | |
6014 | I915_WRITE(CHV_CANVAS(pipe), 0); | |
6015 | } | |
6016 | ||
5b18e57c DV |
6017 | i9xx_set_pipeconf(intel_crtc); |
6018 | ||
89b667f8 | 6019 | intel_crtc->active = true; |
89b667f8 | 6020 | |
a72e4c9f | 6021 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4a3436e8 | 6022 | |
89b667f8 JB |
6023 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6024 | if (encoder->pre_pll_enable) | |
6025 | encoder->pre_pll_enable(encoder); | |
6026 | ||
cd2d34d9 VS |
6027 | if (IS_CHERRYVIEW(dev)) { |
6028 | chv_prepare_pll(intel_crtc, intel_crtc->config); | |
6029 | chv_enable_pll(intel_crtc, intel_crtc->config); | |
6030 | } else { | |
6031 | vlv_prepare_pll(intel_crtc, intel_crtc->config); | |
6032 | vlv_enable_pll(intel_crtc, intel_crtc->config); | |
9d556c99 | 6033 | } |
89b667f8 JB |
6034 | |
6035 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
6036 | if (encoder->pre_enable) | |
6037 | encoder->pre_enable(encoder); | |
6038 | ||
2dd24552 JB |
6039 | i9xx_pfit_enable(intel_crtc); |
6040 | ||
b95c5321 | 6041 | intel_color_load_luts(&pipe_config->base); |
63cbb074 | 6042 | |
caed361d | 6043 | intel_update_watermarks(crtc); |
e1fdc473 | 6044 | intel_enable_pipe(intel_crtc); |
be6a6f8e | 6045 | |
4b3a9526 VS |
6046 | assert_vblank_disabled(crtc); |
6047 | drm_crtc_vblank_on(crtc); | |
6048 | ||
f9b61ff6 DV |
6049 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6050 | encoder->enable(encoder); | |
89b667f8 JB |
6051 | } |
6052 | ||
f13c2ef3 DV |
6053 | static void i9xx_set_pll_dividers(struct intel_crtc *crtc) |
6054 | { | |
6055 | struct drm_device *dev = crtc->base.dev; | |
6056 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6057 | ||
6e3c9717 ACO |
6058 | I915_WRITE(FP0(crtc->pipe), crtc->config->dpll_hw_state.fp0); |
6059 | I915_WRITE(FP1(crtc->pipe), crtc->config->dpll_hw_state.fp1); | |
f13c2ef3 DV |
6060 | } |
6061 | ||
0b8765c6 | 6062 | static void i9xx_crtc_enable(struct drm_crtc *crtc) |
79e53945 JB |
6063 | { |
6064 | struct drm_device *dev = crtc->dev; | |
a72e4c9f | 6065 | struct drm_i915_private *dev_priv = to_i915(dev); |
79e53945 | 6066 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
ef9c3aee | 6067 | struct intel_encoder *encoder; |
b95c5321 ML |
6068 | struct intel_crtc_state *pipe_config = |
6069 | to_intel_crtc_state(crtc->state); | |
cd2d34d9 | 6070 | enum pipe pipe = intel_crtc->pipe; |
79e53945 | 6071 | |
53d9f4e9 | 6072 | if (WARN_ON(intel_crtc->active)) |
f7abfe8b CW |
6073 | return; |
6074 | ||
f13c2ef3 DV |
6075 | i9xx_set_pll_dividers(intel_crtc); |
6076 | ||
6e3c9717 | 6077 | if (intel_crtc->config->has_dp_encoder) |
fe3cd48d | 6078 | intel_dp_set_m_n(intel_crtc, M1_N1); |
5b18e57c DV |
6079 | |
6080 | intel_set_pipe_timings(intel_crtc); | |
bc58be60 | 6081 | intel_set_pipe_src_size(intel_crtc); |
5b18e57c | 6082 | |
5b18e57c DV |
6083 | i9xx_set_pipeconf(intel_crtc); |
6084 | ||
f7abfe8b | 6085 | intel_crtc->active = true; |
6b383a7f | 6086 | |
4a3436e8 | 6087 | if (!IS_GEN2(dev)) |
a72e4c9f | 6088 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
4a3436e8 | 6089 | |
9d6d9f19 MK |
6090 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6091 | if (encoder->pre_enable) | |
6092 | encoder->pre_enable(encoder); | |
6093 | ||
f6736a1a DV |
6094 | i9xx_enable_pll(intel_crtc); |
6095 | ||
2dd24552 JB |
6096 | i9xx_pfit_enable(intel_crtc); |
6097 | ||
b95c5321 | 6098 | intel_color_load_luts(&pipe_config->base); |
63cbb074 | 6099 | |
f37fcc2a | 6100 | intel_update_watermarks(crtc); |
e1fdc473 | 6101 | intel_enable_pipe(intel_crtc); |
be6a6f8e | 6102 | |
4b3a9526 VS |
6103 | assert_vblank_disabled(crtc); |
6104 | drm_crtc_vblank_on(crtc); | |
6105 | ||
f9b61ff6 DV |
6106 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6107 | encoder->enable(encoder); | |
0b8765c6 | 6108 | } |
79e53945 | 6109 | |
87476d63 DV |
6110 | static void i9xx_pfit_disable(struct intel_crtc *crtc) |
6111 | { | |
6112 | struct drm_device *dev = crtc->base.dev; | |
6113 | struct drm_i915_private *dev_priv = dev->dev_private; | |
87476d63 | 6114 | |
6e3c9717 | 6115 | if (!crtc->config->gmch_pfit.control) |
328d8e82 | 6116 | return; |
87476d63 | 6117 | |
328d8e82 | 6118 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87476d63 | 6119 | |
328d8e82 DV |
6120 | DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n", |
6121 | I915_READ(PFIT_CONTROL)); | |
6122 | I915_WRITE(PFIT_CONTROL, 0); | |
87476d63 DV |
6123 | } |
6124 | ||
0b8765c6 JB |
6125 | static void i9xx_crtc_disable(struct drm_crtc *crtc) |
6126 | { | |
6127 | struct drm_device *dev = crtc->dev; | |
6128 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6129 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 6130 | struct intel_encoder *encoder; |
0b8765c6 | 6131 | int pipe = intel_crtc->pipe; |
ef9c3aee | 6132 | |
6304cd91 VS |
6133 | /* |
6134 | * On gen2 planes are double buffered but the pipe isn't, so we must | |
6135 | * wait for planes to fully turn off before disabling the pipe. | |
6136 | */ | |
90e83e53 ACO |
6137 | if (IS_GEN2(dev)) |
6138 | intel_wait_for_vblank(dev, pipe); | |
6304cd91 | 6139 | |
4b3a9526 VS |
6140 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6141 | encoder->disable(encoder); | |
6142 | ||
f9b61ff6 DV |
6143 | drm_crtc_vblank_off(crtc); |
6144 | assert_vblank_disabled(crtc); | |
6145 | ||
575f7ab7 | 6146 | intel_disable_pipe(intel_crtc); |
24a1f16d | 6147 | |
87476d63 | 6148 | i9xx_pfit_disable(intel_crtc); |
24a1f16d | 6149 | |
89b667f8 JB |
6150 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6151 | if (encoder->post_disable) | |
6152 | encoder->post_disable(encoder); | |
6153 | ||
a65347ba | 6154 | if (!intel_crtc->config->has_dsi_encoder) { |
076ed3b2 CML |
6155 | if (IS_CHERRYVIEW(dev)) |
6156 | chv_disable_pll(dev_priv, pipe); | |
6157 | else if (IS_VALLEYVIEW(dev)) | |
6158 | vlv_disable_pll(dev_priv, pipe); | |
6159 | else | |
1c4e0274 | 6160 | i9xx_disable_pll(intel_crtc); |
076ed3b2 | 6161 | } |
0b8765c6 | 6162 | |
d6db995f VS |
6163 | for_each_encoder_on_crtc(dev, crtc, encoder) |
6164 | if (encoder->post_pll_disable) | |
6165 | encoder->post_pll_disable(encoder); | |
6166 | ||
4a3436e8 | 6167 | if (!IS_GEN2(dev)) |
a72e4c9f | 6168 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); |
0b8765c6 JB |
6169 | } |
6170 | ||
b17d48e2 ML |
6171 | static void intel_crtc_disable_noatomic(struct drm_crtc *crtc) |
6172 | { | |
842e0307 | 6173 | struct intel_encoder *encoder; |
b17d48e2 ML |
6174 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6175 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); | |
6176 | enum intel_display_power_domain domain; | |
6177 | unsigned long domains; | |
6178 | ||
6179 | if (!intel_crtc->active) | |
6180 | return; | |
6181 | ||
a539205a | 6182 | if (to_intel_plane_state(crtc->primary->state)->visible) { |
6885843a | 6183 | WARN_ON(list_empty(&intel_crtc->flip_work)); |
fc32b1fd | 6184 | |
2622a081 | 6185 | intel_pre_disable_primary_noatomic(crtc); |
54a41961 ML |
6186 | |
6187 | intel_crtc_disable_planes(crtc, 1 << drm_plane_index(crtc->primary)); | |
6188 | to_intel_plane_state(crtc->primary->state)->visible = false; | |
a539205a ML |
6189 | } |
6190 | ||
b17d48e2 | 6191 | dev_priv->display.crtc_disable(crtc); |
842e0307 ML |
6192 | |
6193 | DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was enabled, now disabled\n", | |
6194 | crtc->base.id); | |
6195 | ||
6196 | WARN_ON(drm_atomic_set_mode_for_crtc(crtc->state, NULL) < 0); | |
6197 | crtc->state->active = false; | |
37d9078b | 6198 | intel_crtc->active = false; |
842e0307 ML |
6199 | crtc->enabled = false; |
6200 | crtc->state->connector_mask = 0; | |
6201 | crtc->state->encoder_mask = 0; | |
6202 | ||
6203 | for_each_encoder_on_crtc(crtc->dev, crtc, encoder) | |
6204 | encoder->base.crtc = NULL; | |
6205 | ||
58f9c0bc | 6206 | intel_fbc_disable(intel_crtc); |
37d9078b | 6207 | intel_update_watermarks(crtc); |
1f7457b1 | 6208 | intel_disable_shared_dpll(intel_crtc); |
b17d48e2 ML |
6209 | |
6210 | domains = intel_crtc->enabled_power_domains; | |
6211 | for_each_power_domain(domain, domains) | |
6212 | intel_display_power_put(dev_priv, domain); | |
6213 | intel_crtc->enabled_power_domains = 0; | |
565602d7 ML |
6214 | |
6215 | dev_priv->active_crtcs &= ~(1 << intel_crtc->pipe); | |
6216 | dev_priv->min_pixclk[intel_crtc->pipe] = 0; | |
b17d48e2 ML |
6217 | } |
6218 | ||
6b72d486 ML |
6219 | /* |
6220 | * turn all crtc's off, but do not adjust state | |
6221 | * This has to be paired with a call to intel_modeset_setup_hw_state. | |
6222 | */ | |
70e0bd74 | 6223 | int intel_display_suspend(struct drm_device *dev) |
ee7b9f93 | 6224 | { |
e2c8b870 | 6225 | struct drm_i915_private *dev_priv = to_i915(dev); |
70e0bd74 | 6226 | struct drm_atomic_state *state; |
e2c8b870 | 6227 | int ret; |
70e0bd74 | 6228 | |
e2c8b870 ML |
6229 | state = drm_atomic_helper_suspend(dev); |
6230 | ret = PTR_ERR_OR_ZERO(state); | |
70e0bd74 ML |
6231 | if (ret) |
6232 | DRM_ERROR("Suspending crtc's failed with %i\n", ret); | |
e2c8b870 ML |
6233 | else |
6234 | dev_priv->modeset_restore_state = state; | |
a6747b73 ML |
6235 | |
6236 | /* | |
6237 | * Make sure all unpin_work completes before returning. | |
6238 | */ | |
6239 | flush_workqueue(dev_priv->wq); | |
6240 | ||
70e0bd74 | 6241 | return ret; |
ee7b9f93 JB |
6242 | } |
6243 | ||
ea5b213a | 6244 | void intel_encoder_destroy(struct drm_encoder *encoder) |
7e7d76c3 | 6245 | { |
4ef69c7a | 6246 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); |
ea5b213a | 6247 | |
ea5b213a CW |
6248 | drm_encoder_cleanup(encoder); |
6249 | kfree(intel_encoder); | |
7e7d76c3 JB |
6250 | } |
6251 | ||
0a91ca29 DV |
6252 | /* Cross check the actual hw state with our own modeset state tracking (and it's |
6253 | * internal consistency). */ | |
03f476e1 ML |
6254 | static void intel_connector_verify_state(struct intel_connector *connector, |
6255 | struct drm_connector_state *conn_state) | |
79e53945 | 6256 | { |
03f476e1 | 6257 | struct drm_crtc *crtc = conn_state->crtc; |
35dd3c64 ML |
6258 | |
6259 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", | |
6260 | connector->base.base.id, | |
6261 | connector->base.name); | |
6262 | ||
0a91ca29 | 6263 | if (connector->get_hw_state(connector)) { |
e85376cb | 6264 | struct intel_encoder *encoder = connector->encoder; |
0a91ca29 | 6265 | |
35dd3c64 ML |
6266 | I915_STATE_WARN(!crtc, |
6267 | "connector enabled without attached crtc\n"); | |
0a91ca29 | 6268 | |
35dd3c64 ML |
6269 | if (!crtc) |
6270 | return; | |
6271 | ||
6272 | I915_STATE_WARN(!crtc->state->active, | |
6273 | "connector is active, but attached crtc isn't\n"); | |
6274 | ||
e85376cb | 6275 | if (!encoder || encoder->type == INTEL_OUTPUT_DP_MST) |
35dd3c64 ML |
6276 | return; |
6277 | ||
e85376cb | 6278 | I915_STATE_WARN(conn_state->best_encoder != &encoder->base, |
35dd3c64 ML |
6279 | "atomic encoder doesn't match attached encoder\n"); |
6280 | ||
e85376cb | 6281 | I915_STATE_WARN(conn_state->crtc != encoder->base.crtc, |
35dd3c64 ML |
6282 | "attached encoder crtc differs from connector crtc\n"); |
6283 | } else { | |
4d688a2a ML |
6284 | I915_STATE_WARN(crtc && crtc->state->active, |
6285 | "attached crtc is active, but connector isn't\n"); | |
03f476e1 | 6286 | I915_STATE_WARN(!crtc && conn_state->best_encoder, |
35dd3c64 | 6287 | "best encoder set without crtc!\n"); |
0a91ca29 | 6288 | } |
79e53945 JB |
6289 | } |
6290 | ||
08d9bc92 ACO |
6291 | int intel_connector_init(struct intel_connector *connector) |
6292 | { | |
5350a031 | 6293 | drm_atomic_helper_connector_reset(&connector->base); |
08d9bc92 | 6294 | |
5350a031 | 6295 | if (!connector->base.state) |
08d9bc92 ACO |
6296 | return -ENOMEM; |
6297 | ||
08d9bc92 ACO |
6298 | return 0; |
6299 | } | |
6300 | ||
6301 | struct intel_connector *intel_connector_alloc(void) | |
6302 | { | |
6303 | struct intel_connector *connector; | |
6304 | ||
6305 | connector = kzalloc(sizeof *connector, GFP_KERNEL); | |
6306 | if (!connector) | |
6307 | return NULL; | |
6308 | ||
6309 | if (intel_connector_init(connector) < 0) { | |
6310 | kfree(connector); | |
6311 | return NULL; | |
6312 | } | |
6313 | ||
6314 | return connector; | |
6315 | } | |
6316 | ||
f0947c37 DV |
6317 | /* Simple connector->get_hw_state implementation for encoders that support only |
6318 | * one connector and no cloning and hence the encoder state determines the state | |
6319 | * of the connector. */ | |
6320 | bool intel_connector_get_hw_state(struct intel_connector *connector) | |
ea5b213a | 6321 | { |
24929352 | 6322 | enum pipe pipe = 0; |
f0947c37 | 6323 | struct intel_encoder *encoder = connector->encoder; |
ea5b213a | 6324 | |
f0947c37 | 6325 | return encoder->get_hw_state(encoder, &pipe); |
ea5b213a CW |
6326 | } |
6327 | ||
6d293983 | 6328 | static int pipe_required_fdi_lanes(struct intel_crtc_state *crtc_state) |
d272ddfa | 6329 | { |
6d293983 ACO |
6330 | if (crtc_state->base.enable && crtc_state->has_pch_encoder) |
6331 | return crtc_state->fdi_lanes; | |
d272ddfa VS |
6332 | |
6333 | return 0; | |
6334 | } | |
6335 | ||
6d293983 | 6336 | static int ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe, |
5cec258b | 6337 | struct intel_crtc_state *pipe_config) |
1857e1da | 6338 | { |
6d293983 ACO |
6339 | struct drm_atomic_state *state = pipe_config->base.state; |
6340 | struct intel_crtc *other_crtc; | |
6341 | struct intel_crtc_state *other_crtc_state; | |
6342 | ||
1857e1da DV |
6343 | DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n", |
6344 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6345 | if (pipe_config->fdi_lanes > 4) { | |
6346 | DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n", | |
6347 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6348 | return -EINVAL; |
1857e1da DV |
6349 | } |
6350 | ||
bafb6553 | 6351 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
1857e1da DV |
6352 | if (pipe_config->fdi_lanes > 2) { |
6353 | DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n", | |
6354 | pipe_config->fdi_lanes); | |
6d293983 | 6355 | return -EINVAL; |
1857e1da | 6356 | } else { |
6d293983 | 6357 | return 0; |
1857e1da DV |
6358 | } |
6359 | } | |
6360 | ||
6361 | if (INTEL_INFO(dev)->num_pipes == 2) | |
6d293983 | 6362 | return 0; |
1857e1da DV |
6363 | |
6364 | /* Ivybridge 3 pipe is really complicated */ | |
6365 | switch (pipe) { | |
6366 | case PIPE_A: | |
6d293983 | 6367 | return 0; |
1857e1da | 6368 | case PIPE_B: |
6d293983 ACO |
6369 | if (pipe_config->fdi_lanes <= 2) |
6370 | return 0; | |
6371 | ||
6372 | other_crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, PIPE_C)); | |
6373 | other_crtc_state = | |
6374 | intel_atomic_get_crtc_state(state, other_crtc); | |
6375 | if (IS_ERR(other_crtc_state)) | |
6376 | return PTR_ERR(other_crtc_state); | |
6377 | ||
6378 | if (pipe_required_fdi_lanes(other_crtc_state) > 0) { | |
1857e1da DV |
6379 | DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n", |
6380 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6381 | return -EINVAL; |
1857e1da | 6382 | } |
6d293983 | 6383 | return 0; |
1857e1da | 6384 | case PIPE_C: |
251cc67c VS |
6385 | if (pipe_config->fdi_lanes > 2) { |
6386 | DRM_DEBUG_KMS("only 2 lanes on pipe %c: required %i lanes\n", | |
6387 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6388 | return -EINVAL; |
251cc67c | 6389 | } |
6d293983 ACO |
6390 | |
6391 | other_crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, PIPE_B)); | |
6392 | other_crtc_state = | |
6393 | intel_atomic_get_crtc_state(state, other_crtc); | |
6394 | if (IS_ERR(other_crtc_state)) | |
6395 | return PTR_ERR(other_crtc_state); | |
6396 | ||
6397 | if (pipe_required_fdi_lanes(other_crtc_state) > 2) { | |
1857e1da | 6398 | DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n"); |
6d293983 | 6399 | return -EINVAL; |
1857e1da | 6400 | } |
6d293983 | 6401 | return 0; |
1857e1da DV |
6402 | default: |
6403 | BUG(); | |
6404 | } | |
6405 | } | |
6406 | ||
e29c22c0 DV |
6407 | #define RETRY 1 |
6408 | static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc, | |
5cec258b | 6409 | struct intel_crtc_state *pipe_config) |
877d48d5 | 6410 | { |
1857e1da | 6411 | struct drm_device *dev = intel_crtc->base.dev; |
7c5f93b0 | 6412 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
6d293983 ACO |
6413 | int lane, link_bw, fdi_dotclock, ret; |
6414 | bool needs_recompute = false; | |
877d48d5 | 6415 | |
e29c22c0 | 6416 | retry: |
877d48d5 DV |
6417 | /* FDI is a binary signal running at ~2.7GHz, encoding |
6418 | * each output octet as 10 bits. The actual frequency | |
6419 | * is stored as a divider into a 100MHz clock, and the | |
6420 | * mode pixel clock is stored in units of 1KHz. | |
6421 | * Hence the bw of each lane in terms of the mode signal | |
6422 | * is: | |
6423 | */ | |
21a727b3 | 6424 | link_bw = intel_fdi_link_freq(to_i915(dev), pipe_config); |
877d48d5 | 6425 | |
241bfc38 | 6426 | fdi_dotclock = adjusted_mode->crtc_clock; |
877d48d5 | 6427 | |
2bd89a07 | 6428 | lane = ironlake_get_lanes_required(fdi_dotclock, link_bw, |
877d48d5 DV |
6429 | pipe_config->pipe_bpp); |
6430 | ||
6431 | pipe_config->fdi_lanes = lane; | |
6432 | ||
2bd89a07 | 6433 | intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock, |
877d48d5 | 6434 | link_bw, &pipe_config->fdi_m_n); |
1857e1da | 6435 | |
e3b247da | 6436 | ret = ironlake_check_fdi_lanes(dev, intel_crtc->pipe, pipe_config); |
6d293983 | 6437 | if (ret == -EINVAL && pipe_config->pipe_bpp > 6*3) { |
e29c22c0 DV |
6438 | pipe_config->pipe_bpp -= 2*3; |
6439 | DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n", | |
6440 | pipe_config->pipe_bpp); | |
6441 | needs_recompute = true; | |
6442 | pipe_config->bw_constrained = true; | |
6443 | ||
6444 | goto retry; | |
6445 | } | |
6446 | ||
6447 | if (needs_recompute) | |
6448 | return RETRY; | |
6449 | ||
6d293983 | 6450 | return ret; |
877d48d5 DV |
6451 | } |
6452 | ||
8cfb3407 VS |
6453 | static bool pipe_config_supports_ips(struct drm_i915_private *dev_priv, |
6454 | struct intel_crtc_state *pipe_config) | |
6455 | { | |
6456 | if (pipe_config->pipe_bpp > 24) | |
6457 | return false; | |
6458 | ||
6459 | /* HSW can handle pixel rate up to cdclk? */ | |
2d1fe073 | 6460 | if (IS_HASWELL(dev_priv)) |
8cfb3407 VS |
6461 | return true; |
6462 | ||
6463 | /* | |
b432e5cf VS |
6464 | * We compare against max which means we must take |
6465 | * the increased cdclk requirement into account when | |
6466 | * calculating the new cdclk. | |
6467 | * | |
6468 | * Should measure whether using a lower cdclk w/o IPS | |
8cfb3407 VS |
6469 | */ |
6470 | return ilk_pipe_pixel_rate(pipe_config) <= | |
6471 | dev_priv->max_cdclk_freq * 95 / 100; | |
6472 | } | |
6473 | ||
42db64ef | 6474 | static void hsw_compute_ips_config(struct intel_crtc *crtc, |
5cec258b | 6475 | struct intel_crtc_state *pipe_config) |
42db64ef | 6476 | { |
8cfb3407 VS |
6477 | struct drm_device *dev = crtc->base.dev; |
6478 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6479 | ||
d330a953 | 6480 | pipe_config->ips_enabled = i915.enable_ips && |
8cfb3407 VS |
6481 | hsw_crtc_supports_ips(crtc) && |
6482 | pipe_config_supports_ips(dev_priv, pipe_config); | |
42db64ef PZ |
6483 | } |
6484 | ||
39acb4aa VS |
6485 | static bool intel_crtc_supports_double_wide(const struct intel_crtc *crtc) |
6486 | { | |
6487 | const struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); | |
6488 | ||
6489 | /* GDG double wide on either pipe, otherwise pipe A only */ | |
6490 | return INTEL_INFO(dev_priv)->gen < 4 && | |
6491 | (crtc->pipe == PIPE_A || IS_I915G(dev_priv)); | |
6492 | } | |
6493 | ||
a43f6e0f | 6494 | static int intel_crtc_compute_config(struct intel_crtc *crtc, |
5cec258b | 6495 | struct intel_crtc_state *pipe_config) |
79e53945 | 6496 | { |
a43f6e0f | 6497 | struct drm_device *dev = crtc->base.dev; |
8bd31e67 | 6498 | struct drm_i915_private *dev_priv = dev->dev_private; |
7c5f93b0 | 6499 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
89749350 | 6500 | |
ad3a4479 | 6501 | /* FIXME should check pixel clock limits on all platforms */ |
cf532bb2 | 6502 | if (INTEL_INFO(dev)->gen < 4) { |
39acb4aa | 6503 | int clock_limit = dev_priv->max_cdclk_freq * 9 / 10; |
cf532bb2 VS |
6504 | |
6505 | /* | |
39acb4aa | 6506 | * Enable double wide mode when the dot clock |
cf532bb2 | 6507 | * is > 90% of the (display) core speed. |
cf532bb2 | 6508 | */ |
39acb4aa VS |
6509 | if (intel_crtc_supports_double_wide(crtc) && |
6510 | adjusted_mode->crtc_clock > clock_limit) { | |
ad3a4479 | 6511 | clock_limit *= 2; |
cf532bb2 | 6512 | pipe_config->double_wide = true; |
ad3a4479 VS |
6513 | } |
6514 | ||
39acb4aa VS |
6515 | if (adjusted_mode->crtc_clock > clock_limit) { |
6516 | DRM_DEBUG_KMS("requested pixel clock (%d kHz) too high (max: %d kHz, double wide: %s)\n", | |
6517 | adjusted_mode->crtc_clock, clock_limit, | |
6518 | yesno(pipe_config->double_wide)); | |
e29c22c0 | 6519 | return -EINVAL; |
39acb4aa | 6520 | } |
2c07245f | 6521 | } |
89749350 | 6522 | |
1d1d0e27 VS |
6523 | /* |
6524 | * Pipe horizontal size must be even in: | |
6525 | * - DVO ganged mode | |
6526 | * - LVDS dual channel mode | |
6527 | * - Double wide pipe | |
6528 | */ | |
a93e255f | 6529 | if ((intel_pipe_will_have_type(pipe_config, INTEL_OUTPUT_LVDS) && |
1d1d0e27 VS |
6530 | intel_is_dual_link_lvds(dev)) || pipe_config->double_wide) |
6531 | pipe_config->pipe_src_w &= ~1; | |
6532 | ||
8693a824 DL |
6533 | /* Cantiga+ cannot handle modes with a hsync front porch of 0. |
6534 | * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw. | |
44f46b42 CW |
6535 | */ |
6536 | if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) && | |
aad941d5 | 6537 | adjusted_mode->crtc_hsync_start == adjusted_mode->crtc_hdisplay) |
e29c22c0 | 6538 | return -EINVAL; |
44f46b42 | 6539 | |
f5adf94e | 6540 | if (HAS_IPS(dev)) |
a43f6e0f DV |
6541 | hsw_compute_ips_config(crtc, pipe_config); |
6542 | ||
877d48d5 | 6543 | if (pipe_config->has_pch_encoder) |
a43f6e0f | 6544 | return ironlake_fdi_compute_config(crtc, pipe_config); |
877d48d5 | 6545 | |
cf5a15be | 6546 | return 0; |
79e53945 JB |
6547 | } |
6548 | ||
1652d19e VS |
6549 | static int skylake_get_display_clock_speed(struct drm_device *dev) |
6550 | { | |
6551 | struct drm_i915_private *dev_priv = to_i915(dev); | |
ea61791e | 6552 | uint32_t cdctl; |
1652d19e | 6553 | |
ea61791e | 6554 | skl_dpll0_update(dev_priv); |
1652d19e | 6555 | |
ea61791e VS |
6556 | if (dev_priv->skl_vco_freq == 0) |
6557 | return 24000; /* 24MHz is the cd freq with NSSC ref */ | |
1652d19e | 6558 | |
ea61791e | 6559 | cdctl = I915_READ(CDCLK_CTL); |
1652d19e | 6560 | |
ea61791e | 6561 | if (dev_priv->skl_vco_freq == 8640) { |
1652d19e VS |
6562 | switch (cdctl & CDCLK_FREQ_SEL_MASK) { |
6563 | case CDCLK_FREQ_450_432: | |
6564 | return 432000; | |
6565 | case CDCLK_FREQ_337_308: | |
6566 | return 308570; | |
ea61791e VS |
6567 | case CDCLK_FREQ_540: |
6568 | return 540000; | |
1652d19e VS |
6569 | case CDCLK_FREQ_675_617: |
6570 | return 617140; | |
6571 | default: | |
ea61791e | 6572 | MISSING_CASE(cdctl & CDCLK_FREQ_SEL_MASK); |
1652d19e VS |
6573 | } |
6574 | } else { | |
1652d19e VS |
6575 | switch (cdctl & CDCLK_FREQ_SEL_MASK) { |
6576 | case CDCLK_FREQ_450_432: | |
6577 | return 450000; | |
6578 | case CDCLK_FREQ_337_308: | |
6579 | return 337500; | |
ea61791e VS |
6580 | case CDCLK_FREQ_540: |
6581 | return 540000; | |
1652d19e VS |
6582 | case CDCLK_FREQ_675_617: |
6583 | return 675000; | |
6584 | default: | |
ea61791e | 6585 | MISSING_CASE(cdctl & CDCLK_FREQ_SEL_MASK); |
1652d19e VS |
6586 | } |
6587 | } | |
6588 | ||
6589 | /* error case, do as if DPLL0 isn't enabled */ | |
6590 | return 24000; | |
6591 | } | |
6592 | ||
acd3f3d3 BP |
6593 | static int broxton_get_display_clock_speed(struct drm_device *dev) |
6594 | { | |
6595 | struct drm_i915_private *dev_priv = to_i915(dev); | |
6596 | uint32_t cdctl = I915_READ(CDCLK_CTL); | |
6597 | uint32_t pll_ratio = I915_READ(BXT_DE_PLL_CTL) & BXT_DE_PLL_RATIO_MASK; | |
6598 | uint32_t pll_enab = I915_READ(BXT_DE_PLL_ENABLE); | |
6599 | int cdclk; | |
6600 | ||
6601 | if (!(pll_enab & BXT_DE_PLL_PLL_ENABLE)) | |
6602 | return 19200; | |
6603 | ||
6604 | cdclk = 19200 * pll_ratio / 2; | |
6605 | ||
6606 | switch (cdctl & BXT_CDCLK_CD2X_DIV_SEL_MASK) { | |
6607 | case BXT_CDCLK_CD2X_DIV_SEL_1: | |
6608 | return cdclk; /* 576MHz or 624MHz */ | |
6609 | case BXT_CDCLK_CD2X_DIV_SEL_1_5: | |
6610 | return cdclk * 2 / 3; /* 384MHz */ | |
6611 | case BXT_CDCLK_CD2X_DIV_SEL_2: | |
6612 | return cdclk / 2; /* 288MHz */ | |
6613 | case BXT_CDCLK_CD2X_DIV_SEL_4: | |
6614 | return cdclk / 4; /* 144MHz */ | |
6615 | } | |
6616 | ||
6617 | /* error case, do as if DE PLL isn't enabled */ | |
6618 | return 19200; | |
6619 | } | |
6620 | ||
1652d19e VS |
6621 | static int broadwell_get_display_clock_speed(struct drm_device *dev) |
6622 | { | |
6623 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6624 | uint32_t lcpll = I915_READ(LCPLL_CTL); | |
6625 | uint32_t freq = lcpll & LCPLL_CLK_FREQ_MASK; | |
6626 | ||
6627 | if (lcpll & LCPLL_CD_SOURCE_FCLK) | |
6628 | return 800000; | |
6629 | else if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) | |
6630 | return 450000; | |
6631 | else if (freq == LCPLL_CLK_FREQ_450) | |
6632 | return 450000; | |
6633 | else if (freq == LCPLL_CLK_FREQ_54O_BDW) | |
6634 | return 540000; | |
6635 | else if (freq == LCPLL_CLK_FREQ_337_5_BDW) | |
6636 | return 337500; | |
6637 | else | |
6638 | return 675000; | |
6639 | } | |
6640 | ||
6641 | static int haswell_get_display_clock_speed(struct drm_device *dev) | |
6642 | { | |
6643 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6644 | uint32_t lcpll = I915_READ(LCPLL_CTL); | |
6645 | uint32_t freq = lcpll & LCPLL_CLK_FREQ_MASK; | |
6646 | ||
6647 | if (lcpll & LCPLL_CD_SOURCE_FCLK) | |
6648 | return 800000; | |
6649 | else if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) | |
6650 | return 450000; | |
6651 | else if (freq == LCPLL_CLK_FREQ_450) | |
6652 | return 450000; | |
6653 | else if (IS_HSW_ULT(dev)) | |
6654 | return 337500; | |
6655 | else | |
6656 | return 540000; | |
79e53945 JB |
6657 | } |
6658 | ||
25eb05fc JB |
6659 | static int valleyview_get_display_clock_speed(struct drm_device *dev) |
6660 | { | |
bfa7df01 VS |
6661 | return vlv_get_cck_clock_hpll(to_i915(dev), "cdclk", |
6662 | CCK_DISPLAY_CLOCK_CONTROL); | |
25eb05fc JB |
6663 | } |
6664 | ||
b37a6434 VS |
6665 | static int ilk_get_display_clock_speed(struct drm_device *dev) |
6666 | { | |
6667 | return 450000; | |
6668 | } | |
6669 | ||
e70236a8 JB |
6670 | static int i945_get_display_clock_speed(struct drm_device *dev) |
6671 | { | |
6672 | return 400000; | |
6673 | } | |
79e53945 | 6674 | |
e70236a8 | 6675 | static int i915_get_display_clock_speed(struct drm_device *dev) |
79e53945 | 6676 | { |
e907f170 | 6677 | return 333333; |
e70236a8 | 6678 | } |
79e53945 | 6679 | |
e70236a8 JB |
6680 | static int i9xx_misc_get_display_clock_speed(struct drm_device *dev) |
6681 | { | |
6682 | return 200000; | |
6683 | } | |
79e53945 | 6684 | |
257a7ffc DV |
6685 | static int pnv_get_display_clock_speed(struct drm_device *dev) |
6686 | { | |
6687 | u16 gcfgc = 0; | |
6688 | ||
6689 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); | |
6690 | ||
6691 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
6692 | case GC_DISPLAY_CLOCK_267_MHZ_PNV: | |
e907f170 | 6693 | return 266667; |
257a7ffc | 6694 | case GC_DISPLAY_CLOCK_333_MHZ_PNV: |
e907f170 | 6695 | return 333333; |
257a7ffc | 6696 | case GC_DISPLAY_CLOCK_444_MHZ_PNV: |
e907f170 | 6697 | return 444444; |
257a7ffc DV |
6698 | case GC_DISPLAY_CLOCK_200_MHZ_PNV: |
6699 | return 200000; | |
6700 | default: | |
6701 | DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc); | |
6702 | case GC_DISPLAY_CLOCK_133_MHZ_PNV: | |
e907f170 | 6703 | return 133333; |
257a7ffc | 6704 | case GC_DISPLAY_CLOCK_167_MHZ_PNV: |
e907f170 | 6705 | return 166667; |
257a7ffc DV |
6706 | } |
6707 | } | |
6708 | ||
e70236a8 JB |
6709 | static int i915gm_get_display_clock_speed(struct drm_device *dev) |
6710 | { | |
6711 | u16 gcfgc = 0; | |
79e53945 | 6712 | |
e70236a8 JB |
6713 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); |
6714 | ||
6715 | if (gcfgc & GC_LOW_FREQUENCY_ENABLE) | |
e907f170 | 6716 | return 133333; |
e70236a8 JB |
6717 | else { |
6718 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
6719 | case GC_DISPLAY_CLOCK_333_MHZ: | |
e907f170 | 6720 | return 333333; |
e70236a8 JB |
6721 | default: |
6722 | case GC_DISPLAY_CLOCK_190_200_MHZ: | |
6723 | return 190000; | |
79e53945 | 6724 | } |
e70236a8 JB |
6725 | } |
6726 | } | |
6727 | ||
6728 | static int i865_get_display_clock_speed(struct drm_device *dev) | |
6729 | { | |
e907f170 | 6730 | return 266667; |
e70236a8 JB |
6731 | } |
6732 | ||
1b1d2716 | 6733 | static int i85x_get_display_clock_speed(struct drm_device *dev) |
e70236a8 JB |
6734 | { |
6735 | u16 hpllcc = 0; | |
1b1d2716 | 6736 | |
65cd2b3f VS |
6737 | /* |
6738 | * 852GM/852GMV only supports 133 MHz and the HPLLCC | |
6739 | * encoding is different :( | |
6740 | * FIXME is this the right way to detect 852GM/852GMV? | |
6741 | */ | |
6742 | if (dev->pdev->revision == 0x1) | |
6743 | return 133333; | |
6744 | ||
1b1d2716 VS |
6745 | pci_bus_read_config_word(dev->pdev->bus, |
6746 | PCI_DEVFN(0, 3), HPLLCC, &hpllcc); | |
6747 | ||
e70236a8 JB |
6748 | /* Assume that the hardware is in the high speed state. This |
6749 | * should be the default. | |
6750 | */ | |
6751 | switch (hpllcc & GC_CLOCK_CONTROL_MASK) { | |
6752 | case GC_CLOCK_133_200: | |
1b1d2716 | 6753 | case GC_CLOCK_133_200_2: |
e70236a8 JB |
6754 | case GC_CLOCK_100_200: |
6755 | return 200000; | |
6756 | case GC_CLOCK_166_250: | |
6757 | return 250000; | |
6758 | case GC_CLOCK_100_133: | |
e907f170 | 6759 | return 133333; |
1b1d2716 VS |
6760 | case GC_CLOCK_133_266: |
6761 | case GC_CLOCK_133_266_2: | |
6762 | case GC_CLOCK_166_266: | |
6763 | return 266667; | |
e70236a8 | 6764 | } |
79e53945 | 6765 | |
e70236a8 JB |
6766 | /* Shouldn't happen */ |
6767 | return 0; | |
6768 | } | |
79e53945 | 6769 | |
e70236a8 JB |
6770 | static int i830_get_display_clock_speed(struct drm_device *dev) |
6771 | { | |
e907f170 | 6772 | return 133333; |
79e53945 JB |
6773 | } |
6774 | ||
34edce2f VS |
6775 | static unsigned int intel_hpll_vco(struct drm_device *dev) |
6776 | { | |
6777 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6778 | static const unsigned int blb_vco[8] = { | |
6779 | [0] = 3200000, | |
6780 | [1] = 4000000, | |
6781 | [2] = 5333333, | |
6782 | [3] = 4800000, | |
6783 | [4] = 6400000, | |
6784 | }; | |
6785 | static const unsigned int pnv_vco[8] = { | |
6786 | [0] = 3200000, | |
6787 | [1] = 4000000, | |
6788 | [2] = 5333333, | |
6789 | [3] = 4800000, | |
6790 | [4] = 2666667, | |
6791 | }; | |
6792 | static const unsigned int cl_vco[8] = { | |
6793 | [0] = 3200000, | |
6794 | [1] = 4000000, | |
6795 | [2] = 5333333, | |
6796 | [3] = 6400000, | |
6797 | [4] = 3333333, | |
6798 | [5] = 3566667, | |
6799 | [6] = 4266667, | |
6800 | }; | |
6801 | static const unsigned int elk_vco[8] = { | |
6802 | [0] = 3200000, | |
6803 | [1] = 4000000, | |
6804 | [2] = 5333333, | |
6805 | [3] = 4800000, | |
6806 | }; | |
6807 | static const unsigned int ctg_vco[8] = { | |
6808 | [0] = 3200000, | |
6809 | [1] = 4000000, | |
6810 | [2] = 5333333, | |
6811 | [3] = 6400000, | |
6812 | [4] = 2666667, | |
6813 | [5] = 4266667, | |
6814 | }; | |
6815 | const unsigned int *vco_table; | |
6816 | unsigned int vco; | |
6817 | uint8_t tmp = 0; | |
6818 | ||
6819 | /* FIXME other chipsets? */ | |
6820 | if (IS_GM45(dev)) | |
6821 | vco_table = ctg_vco; | |
6822 | else if (IS_G4X(dev)) | |
6823 | vco_table = elk_vco; | |
6824 | else if (IS_CRESTLINE(dev)) | |
6825 | vco_table = cl_vco; | |
6826 | else if (IS_PINEVIEW(dev)) | |
6827 | vco_table = pnv_vco; | |
6828 | else if (IS_G33(dev)) | |
6829 | vco_table = blb_vco; | |
6830 | else | |
6831 | return 0; | |
6832 | ||
6833 | tmp = I915_READ(IS_MOBILE(dev) ? HPLLVCO_MOBILE : HPLLVCO); | |
6834 | ||
6835 | vco = vco_table[tmp & 0x7]; | |
6836 | if (vco == 0) | |
6837 | DRM_ERROR("Bad HPLL VCO (HPLLVCO=0x%02x)\n", tmp); | |
6838 | else | |
6839 | DRM_DEBUG_KMS("HPLL VCO %u kHz\n", vco); | |
6840 | ||
6841 | return vco; | |
6842 | } | |
6843 | ||
6844 | static int gm45_get_display_clock_speed(struct drm_device *dev) | |
6845 | { | |
6846 | unsigned int cdclk_sel, vco = intel_hpll_vco(dev); | |
6847 | uint16_t tmp = 0; | |
6848 | ||
6849 | pci_read_config_word(dev->pdev, GCFGC, &tmp); | |
6850 | ||
6851 | cdclk_sel = (tmp >> 12) & 0x1; | |
6852 | ||
6853 | switch (vco) { | |
6854 | case 2666667: | |
6855 | case 4000000: | |
6856 | case 5333333: | |
6857 | return cdclk_sel ? 333333 : 222222; | |
6858 | case 3200000: | |
6859 | return cdclk_sel ? 320000 : 228571; | |
6860 | default: | |
6861 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n", vco, tmp); | |
6862 | return 222222; | |
6863 | } | |
6864 | } | |
6865 | ||
6866 | static int i965gm_get_display_clock_speed(struct drm_device *dev) | |
6867 | { | |
6868 | static const uint8_t div_3200[] = { 16, 10, 8 }; | |
6869 | static const uint8_t div_4000[] = { 20, 12, 10 }; | |
6870 | static const uint8_t div_5333[] = { 24, 16, 14 }; | |
6871 | const uint8_t *div_table; | |
6872 | unsigned int cdclk_sel, vco = intel_hpll_vco(dev); | |
6873 | uint16_t tmp = 0; | |
6874 | ||
6875 | pci_read_config_word(dev->pdev, GCFGC, &tmp); | |
6876 | ||
6877 | cdclk_sel = ((tmp >> 8) & 0x1f) - 1; | |
6878 | ||
6879 | if (cdclk_sel >= ARRAY_SIZE(div_3200)) | |
6880 | goto fail; | |
6881 | ||
6882 | switch (vco) { | |
6883 | case 3200000: | |
6884 | div_table = div_3200; | |
6885 | break; | |
6886 | case 4000000: | |
6887 | div_table = div_4000; | |
6888 | break; | |
6889 | case 5333333: | |
6890 | div_table = div_5333; | |
6891 | break; | |
6892 | default: | |
6893 | goto fail; | |
6894 | } | |
6895 | ||
6896 | return DIV_ROUND_CLOSEST(vco, div_table[cdclk_sel]); | |
6897 | ||
caf4e252 | 6898 | fail: |
34edce2f VS |
6899 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n", vco, tmp); |
6900 | return 200000; | |
6901 | } | |
6902 | ||
6903 | static int g33_get_display_clock_speed(struct drm_device *dev) | |
6904 | { | |
6905 | static const uint8_t div_3200[] = { 12, 10, 8, 7, 5, 16 }; | |
6906 | static const uint8_t div_4000[] = { 14, 12, 10, 8, 6, 20 }; | |
6907 | static const uint8_t div_4800[] = { 20, 14, 12, 10, 8, 24 }; | |
6908 | static const uint8_t div_5333[] = { 20, 16, 12, 12, 8, 28 }; | |
6909 | const uint8_t *div_table; | |
6910 | unsigned int cdclk_sel, vco = intel_hpll_vco(dev); | |
6911 | uint16_t tmp = 0; | |
6912 | ||
6913 | pci_read_config_word(dev->pdev, GCFGC, &tmp); | |
6914 | ||
6915 | cdclk_sel = (tmp >> 4) & 0x7; | |
6916 | ||
6917 | if (cdclk_sel >= ARRAY_SIZE(div_3200)) | |
6918 | goto fail; | |
6919 | ||
6920 | switch (vco) { | |
6921 | case 3200000: | |
6922 | div_table = div_3200; | |
6923 | break; | |
6924 | case 4000000: | |
6925 | div_table = div_4000; | |
6926 | break; | |
6927 | case 4800000: | |
6928 | div_table = div_4800; | |
6929 | break; | |
6930 | case 5333333: | |
6931 | div_table = div_5333; | |
6932 | break; | |
6933 | default: | |
6934 | goto fail; | |
6935 | } | |
6936 | ||
6937 | return DIV_ROUND_CLOSEST(vco, div_table[cdclk_sel]); | |
6938 | ||
caf4e252 | 6939 | fail: |
34edce2f VS |
6940 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n", vco, tmp); |
6941 | return 190476; | |
6942 | } | |
6943 | ||
2c07245f | 6944 | static void |
a65851af | 6945 | intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den) |
2c07245f | 6946 | { |
a65851af VS |
6947 | while (*num > DATA_LINK_M_N_MASK || |
6948 | *den > DATA_LINK_M_N_MASK) { | |
2c07245f ZW |
6949 | *num >>= 1; |
6950 | *den >>= 1; | |
6951 | } | |
6952 | } | |
6953 | ||
a65851af VS |
6954 | static void compute_m_n(unsigned int m, unsigned int n, |
6955 | uint32_t *ret_m, uint32_t *ret_n) | |
6956 | { | |
6957 | *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX); | |
6958 | *ret_m = div_u64((uint64_t) m * *ret_n, n); | |
6959 | intel_reduce_m_n_ratio(ret_m, ret_n); | |
6960 | } | |
6961 | ||
e69d0bc1 DV |
6962 | void |
6963 | intel_link_compute_m_n(int bits_per_pixel, int nlanes, | |
6964 | int pixel_clock, int link_clock, | |
6965 | struct intel_link_m_n *m_n) | |
2c07245f | 6966 | { |
e69d0bc1 | 6967 | m_n->tu = 64; |
a65851af VS |
6968 | |
6969 | compute_m_n(bits_per_pixel * pixel_clock, | |
6970 | link_clock * nlanes * 8, | |
6971 | &m_n->gmch_m, &m_n->gmch_n); | |
6972 | ||
6973 | compute_m_n(pixel_clock, link_clock, | |
6974 | &m_n->link_m, &m_n->link_n); | |
2c07245f ZW |
6975 | } |
6976 | ||
a7615030 CW |
6977 | static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv) |
6978 | { | |
d330a953 JN |
6979 | if (i915.panel_use_ssc >= 0) |
6980 | return i915.panel_use_ssc != 0; | |
41aa3448 | 6981 | return dev_priv->vbt.lvds_use_ssc |
435793df | 6982 | && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE); |
a7615030 CW |
6983 | } |
6984 | ||
7429e9d4 | 6985 | static uint32_t pnv_dpll_compute_fp(struct dpll *dpll) |
c65d77d8 | 6986 | { |
7df00d7a | 6987 | return (1 << dpll->n) << 16 | dpll->m2; |
7429e9d4 | 6988 | } |
f47709a9 | 6989 | |
7429e9d4 DV |
6990 | static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll) |
6991 | { | |
6992 | return dpll->n << 16 | dpll->m1 << 8 | dpll->m2; | |
c65d77d8 JB |
6993 | } |
6994 | ||
f47709a9 | 6995 | static void i9xx_update_pll_dividers(struct intel_crtc *crtc, |
190f68c5 | 6996 | struct intel_crtc_state *crtc_state, |
9e2c8475 | 6997 | struct dpll *reduced_clock) |
a7516a05 | 6998 | { |
f47709a9 | 6999 | struct drm_device *dev = crtc->base.dev; |
a7516a05 JB |
7000 | u32 fp, fp2 = 0; |
7001 | ||
7002 | if (IS_PINEVIEW(dev)) { | |
190f68c5 | 7003 | fp = pnv_dpll_compute_fp(&crtc_state->dpll); |
a7516a05 | 7004 | if (reduced_clock) |
7429e9d4 | 7005 | fp2 = pnv_dpll_compute_fp(reduced_clock); |
a7516a05 | 7006 | } else { |
190f68c5 | 7007 | fp = i9xx_dpll_compute_fp(&crtc_state->dpll); |
a7516a05 | 7008 | if (reduced_clock) |
7429e9d4 | 7009 | fp2 = i9xx_dpll_compute_fp(reduced_clock); |
a7516a05 JB |
7010 | } |
7011 | ||
190f68c5 | 7012 | crtc_state->dpll_hw_state.fp0 = fp; |
a7516a05 | 7013 | |
f47709a9 | 7014 | crtc->lowfreq_avail = false; |
a93e255f | 7015 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
ab585dea | 7016 | reduced_clock) { |
190f68c5 | 7017 | crtc_state->dpll_hw_state.fp1 = fp2; |
f47709a9 | 7018 | crtc->lowfreq_avail = true; |
a7516a05 | 7019 | } else { |
190f68c5 | 7020 | crtc_state->dpll_hw_state.fp1 = fp; |
a7516a05 JB |
7021 | } |
7022 | } | |
7023 | ||
5e69f97f CML |
7024 | static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe |
7025 | pipe) | |
89b667f8 JB |
7026 | { |
7027 | u32 reg_val; | |
7028 | ||
7029 | /* | |
7030 | * PLLB opamp always calibrates to max value of 0x3f, force enable it | |
7031 | * and set it to a reasonable value instead. | |
7032 | */ | |
ab3c759a | 7033 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 JB |
7034 | reg_val &= 0xffffff00; |
7035 | reg_val |= 0x00000030; | |
ab3c759a | 7036 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 7037 | |
ab3c759a | 7038 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
7039 | reg_val &= 0x8cffffff; |
7040 | reg_val = 0x8c000000; | |
ab3c759a | 7041 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 | 7042 | |
ab3c759a | 7043 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 | 7044 | reg_val &= 0xffffff00; |
ab3c759a | 7045 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 7046 | |
ab3c759a | 7047 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
7048 | reg_val &= 0x00ffffff; |
7049 | reg_val |= 0xb0000000; | |
ab3c759a | 7050 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 JB |
7051 | } |
7052 | ||
b551842d DV |
7053 | static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc, |
7054 | struct intel_link_m_n *m_n) | |
7055 | { | |
7056 | struct drm_device *dev = crtc->base.dev; | |
7057 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7058 | int pipe = crtc->pipe; | |
7059 | ||
e3b95f1e DV |
7060 | I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
7061 | I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n); | |
7062 | I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m); | |
7063 | I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n); | |
b551842d DV |
7064 | } |
7065 | ||
7066 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, | |
f769cd24 VK |
7067 | struct intel_link_m_n *m_n, |
7068 | struct intel_link_m_n *m2_n2) | |
b551842d DV |
7069 | { |
7070 | struct drm_device *dev = crtc->base.dev; | |
7071 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7072 | int pipe = crtc->pipe; | |
6e3c9717 | 7073 | enum transcoder transcoder = crtc->config->cpu_transcoder; |
b551842d DV |
7074 | |
7075 | if (INTEL_INFO(dev)->gen >= 5) { | |
7076 | I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m); | |
7077 | I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n); | |
7078 | I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m); | |
7079 | I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n); | |
f769cd24 VK |
7080 | /* M2_N2 registers to be set only for gen < 8 (M2_N2 available |
7081 | * for gen < 8) and if DRRS is supported (to make sure the | |
7082 | * registers are not unnecessarily accessed). | |
7083 | */ | |
44395bfe | 7084 | if (m2_n2 && (IS_CHERRYVIEW(dev) || INTEL_INFO(dev)->gen < 8) && |
6e3c9717 | 7085 | crtc->config->has_drrs) { |
f769cd24 VK |
7086 | I915_WRITE(PIPE_DATA_M2(transcoder), |
7087 | TU_SIZE(m2_n2->tu) | m2_n2->gmch_m); | |
7088 | I915_WRITE(PIPE_DATA_N2(transcoder), m2_n2->gmch_n); | |
7089 | I915_WRITE(PIPE_LINK_M2(transcoder), m2_n2->link_m); | |
7090 | I915_WRITE(PIPE_LINK_N2(transcoder), m2_n2->link_n); | |
7091 | } | |
b551842d | 7092 | } else { |
e3b95f1e DV |
7093 | I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
7094 | I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n); | |
7095 | I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m); | |
7096 | I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n); | |
b551842d DV |
7097 | } |
7098 | } | |
7099 | ||
fe3cd48d | 7100 | void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n) |
03afc4a2 | 7101 | { |
fe3cd48d R |
7102 | struct intel_link_m_n *dp_m_n, *dp_m2_n2 = NULL; |
7103 | ||
7104 | if (m_n == M1_N1) { | |
7105 | dp_m_n = &crtc->config->dp_m_n; | |
7106 | dp_m2_n2 = &crtc->config->dp_m2_n2; | |
7107 | } else if (m_n == M2_N2) { | |
7108 | ||
7109 | /* | |
7110 | * M2_N2 registers are not supported. Hence m2_n2 divider value | |
7111 | * needs to be programmed into M1_N1. | |
7112 | */ | |
7113 | dp_m_n = &crtc->config->dp_m2_n2; | |
7114 | } else { | |
7115 | DRM_ERROR("Unsupported divider value\n"); | |
7116 | return; | |
7117 | } | |
7118 | ||
6e3c9717 ACO |
7119 | if (crtc->config->has_pch_encoder) |
7120 | intel_pch_transcoder_set_m_n(crtc, &crtc->config->dp_m_n); | |
03afc4a2 | 7121 | else |
fe3cd48d | 7122 | intel_cpu_transcoder_set_m_n(crtc, dp_m_n, dp_m2_n2); |
03afc4a2 DV |
7123 | } |
7124 | ||
251ac862 DV |
7125 | static void vlv_compute_dpll(struct intel_crtc *crtc, |
7126 | struct intel_crtc_state *pipe_config) | |
bdd4b6a6 | 7127 | { |
03ed5cbf | 7128 | pipe_config->dpll_hw_state.dpll = DPLL_INTEGRATED_REF_CLK_VLV | |
cd2d34d9 | 7129 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; |
03ed5cbf VS |
7130 | if (crtc->pipe != PIPE_A) |
7131 | pipe_config->dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
bdd4b6a6 | 7132 | |
cd2d34d9 | 7133 | /* DPLL not used with DSI, but still need the rest set up */ |
187a1c07 | 7134 | if (!pipe_config->has_dsi_encoder) |
cd2d34d9 VS |
7135 | pipe_config->dpll_hw_state.dpll |= DPLL_VCO_ENABLE | |
7136 | DPLL_EXT_BUFFER_ENABLE_VLV; | |
7137 | ||
03ed5cbf VS |
7138 | pipe_config->dpll_hw_state.dpll_md = |
7139 | (pipe_config->pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
7140 | } | |
bdd4b6a6 | 7141 | |
03ed5cbf VS |
7142 | static void chv_compute_dpll(struct intel_crtc *crtc, |
7143 | struct intel_crtc_state *pipe_config) | |
7144 | { | |
7145 | pipe_config->dpll_hw_state.dpll = DPLL_SSC_REF_CLK_CHV | | |
cd2d34d9 | 7146 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; |
03ed5cbf VS |
7147 | if (crtc->pipe != PIPE_A) |
7148 | pipe_config->dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
7149 | ||
cd2d34d9 | 7150 | /* DPLL not used with DSI, but still need the rest set up */ |
187a1c07 | 7151 | if (!pipe_config->has_dsi_encoder) |
cd2d34d9 VS |
7152 | pipe_config->dpll_hw_state.dpll |= DPLL_VCO_ENABLE; |
7153 | ||
03ed5cbf VS |
7154 | pipe_config->dpll_hw_state.dpll_md = |
7155 | (pipe_config->pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
bdd4b6a6 DV |
7156 | } |
7157 | ||
d288f65f | 7158 | static void vlv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 7159 | const struct intel_crtc_state *pipe_config) |
a0c4da24 | 7160 | { |
f47709a9 | 7161 | struct drm_device *dev = crtc->base.dev; |
a0c4da24 | 7162 | struct drm_i915_private *dev_priv = dev->dev_private; |
cd2d34d9 | 7163 | enum pipe pipe = crtc->pipe; |
bdd4b6a6 | 7164 | u32 mdiv; |
a0c4da24 | 7165 | u32 bestn, bestm1, bestm2, bestp1, bestp2; |
bdd4b6a6 | 7166 | u32 coreclk, reg_val; |
a0c4da24 | 7167 | |
cd2d34d9 VS |
7168 | /* Enable Refclk */ |
7169 | I915_WRITE(DPLL(pipe), | |
7170 | pipe_config->dpll_hw_state.dpll & | |
7171 | ~(DPLL_VCO_ENABLE | DPLL_EXT_BUFFER_ENABLE_VLV)); | |
7172 | ||
7173 | /* No need to actually set up the DPLL with DSI */ | |
7174 | if ((pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) == 0) | |
7175 | return; | |
7176 | ||
a580516d | 7177 | mutex_lock(&dev_priv->sb_lock); |
09153000 | 7178 | |
d288f65f VS |
7179 | bestn = pipe_config->dpll.n; |
7180 | bestm1 = pipe_config->dpll.m1; | |
7181 | bestm2 = pipe_config->dpll.m2; | |
7182 | bestp1 = pipe_config->dpll.p1; | |
7183 | bestp2 = pipe_config->dpll.p2; | |
a0c4da24 | 7184 | |
89b667f8 JB |
7185 | /* See eDP HDMI DPIO driver vbios notes doc */ |
7186 | ||
7187 | /* PLL B needs special handling */ | |
bdd4b6a6 | 7188 | if (pipe == PIPE_B) |
5e69f97f | 7189 | vlv_pllb_recal_opamp(dev_priv, pipe); |
89b667f8 JB |
7190 | |
7191 | /* Set up Tx target for periodic Rcomp update */ | |
ab3c759a | 7192 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f); |
89b667f8 JB |
7193 | |
7194 | /* Disable target IRef on PLL */ | |
ab3c759a | 7195 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe)); |
89b667f8 | 7196 | reg_val &= 0x00ffffff; |
ab3c759a | 7197 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val); |
89b667f8 JB |
7198 | |
7199 | /* Disable fast lock */ | |
ab3c759a | 7200 | vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610); |
89b667f8 JB |
7201 | |
7202 | /* Set idtafcrecal before PLL is enabled */ | |
a0c4da24 JB |
7203 | mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK)); |
7204 | mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT)); | |
7205 | mdiv |= ((bestn << DPIO_N_SHIFT)); | |
a0c4da24 | 7206 | mdiv |= (1 << DPIO_K_SHIFT); |
7df5080b JB |
7207 | |
7208 | /* | |
7209 | * Post divider depends on pixel clock rate, DAC vs digital (and LVDS, | |
7210 | * but we don't support that). | |
7211 | * Note: don't use the DAC post divider as it seems unstable. | |
7212 | */ | |
7213 | mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT); | |
ab3c759a | 7214 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 7215 | |
a0c4da24 | 7216 | mdiv |= DPIO_ENABLE_CALIBRATION; |
ab3c759a | 7217 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 7218 | |
89b667f8 | 7219 | /* Set HBR and RBR LPF coefficients */ |
d288f65f | 7220 | if (pipe_config->port_clock == 162000 || |
409ee761 ACO |
7221 | intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG) || |
7222 | intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) | |
ab3c759a | 7223 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
885b0120 | 7224 | 0x009f0003); |
89b667f8 | 7225 | else |
ab3c759a | 7226 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
89b667f8 JB |
7227 | 0x00d0000f); |
7228 | ||
681a8504 | 7229 | if (pipe_config->has_dp_encoder) { |
89b667f8 | 7230 | /* Use SSC source */ |
bdd4b6a6 | 7231 | if (pipe == PIPE_A) |
ab3c759a | 7232 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7233 | 0x0df40000); |
7234 | else | |
ab3c759a | 7235 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7236 | 0x0df70000); |
7237 | } else { /* HDMI or VGA */ | |
7238 | /* Use bend source */ | |
bdd4b6a6 | 7239 | if (pipe == PIPE_A) |
ab3c759a | 7240 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7241 | 0x0df70000); |
7242 | else | |
ab3c759a | 7243 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
7244 | 0x0df40000); |
7245 | } | |
a0c4da24 | 7246 | |
ab3c759a | 7247 | coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe)); |
89b667f8 | 7248 | coreclk = (coreclk & 0x0000ff00) | 0x01c00000; |
409ee761 ACO |
7249 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) || |
7250 | intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) | |
89b667f8 | 7251 | coreclk |= 0x01000000; |
ab3c759a | 7252 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk); |
a0c4da24 | 7253 | |
ab3c759a | 7254 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000); |
a580516d | 7255 | mutex_unlock(&dev_priv->sb_lock); |
a0c4da24 JB |
7256 | } |
7257 | ||
d288f65f | 7258 | static void chv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 7259 | const struct intel_crtc_state *pipe_config) |
9d556c99 CML |
7260 | { |
7261 | struct drm_device *dev = crtc->base.dev; | |
7262 | struct drm_i915_private *dev_priv = dev->dev_private; | |
cd2d34d9 | 7263 | enum pipe pipe = crtc->pipe; |
9d556c99 | 7264 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
9cbe40c1 | 7265 | u32 loopfilter, tribuf_calcntr; |
9d556c99 | 7266 | u32 bestn, bestm1, bestm2, bestp1, bestp2, bestm2_frac; |
a945ce7e | 7267 | u32 dpio_val; |
9cbe40c1 | 7268 | int vco; |
9d556c99 | 7269 | |
cd2d34d9 VS |
7270 | /* Enable Refclk and SSC */ |
7271 | I915_WRITE(DPLL(pipe), | |
7272 | pipe_config->dpll_hw_state.dpll & ~DPLL_VCO_ENABLE); | |
7273 | ||
7274 | /* No need to actually set up the DPLL with DSI */ | |
7275 | if ((pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) == 0) | |
7276 | return; | |
7277 | ||
d288f65f VS |
7278 | bestn = pipe_config->dpll.n; |
7279 | bestm2_frac = pipe_config->dpll.m2 & 0x3fffff; | |
7280 | bestm1 = pipe_config->dpll.m1; | |
7281 | bestm2 = pipe_config->dpll.m2 >> 22; | |
7282 | bestp1 = pipe_config->dpll.p1; | |
7283 | bestp2 = pipe_config->dpll.p2; | |
9cbe40c1 | 7284 | vco = pipe_config->dpll.vco; |
a945ce7e | 7285 | dpio_val = 0; |
9cbe40c1 | 7286 | loopfilter = 0; |
9d556c99 | 7287 | |
a580516d | 7288 | mutex_lock(&dev_priv->sb_lock); |
9d556c99 | 7289 | |
9d556c99 CML |
7290 | /* p1 and p2 divider */ |
7291 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW13(port), | |
7292 | 5 << DPIO_CHV_S1_DIV_SHIFT | | |
7293 | bestp1 << DPIO_CHV_P1_DIV_SHIFT | | |
7294 | bestp2 << DPIO_CHV_P2_DIV_SHIFT | | |
7295 | 1 << DPIO_CHV_K_DIV_SHIFT); | |
7296 | ||
7297 | /* Feedback post-divider - m2 */ | |
7298 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2); | |
7299 | ||
7300 | /* Feedback refclk divider - n and m1 */ | |
7301 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW1(port), | |
7302 | DPIO_CHV_M1_DIV_BY_2 | | |
7303 | 1 << DPIO_CHV_N_DIV_SHIFT); | |
7304 | ||
7305 | /* M2 fraction division */ | |
25a25dfc | 7306 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW2(port), bestm2_frac); |
9d556c99 CML |
7307 | |
7308 | /* M2 fraction division enable */ | |
a945ce7e VP |
7309 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port)); |
7310 | dpio_val &= ~(DPIO_CHV_FEEDFWD_GAIN_MASK | DPIO_CHV_FRAC_DIV_EN); | |
7311 | dpio_val |= (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT); | |
7312 | if (bestm2_frac) | |
7313 | dpio_val |= DPIO_CHV_FRAC_DIV_EN; | |
7314 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW3(port), dpio_val); | |
9d556c99 | 7315 | |
de3a0fde VP |
7316 | /* Program digital lock detect threshold */ |
7317 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW9(port)); | |
7318 | dpio_val &= ~(DPIO_CHV_INT_LOCK_THRESHOLD_MASK | | |
7319 | DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE); | |
7320 | dpio_val |= (0x5 << DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT); | |
7321 | if (!bestm2_frac) | |
7322 | dpio_val |= DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE; | |
7323 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW9(port), dpio_val); | |
7324 | ||
9d556c99 | 7325 | /* Loop filter */ |
9cbe40c1 VP |
7326 | if (vco == 5400000) { |
7327 | loopfilter |= (0x3 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7328 | loopfilter |= (0x8 << DPIO_CHV_INT_COEFF_SHIFT); | |
7329 | loopfilter |= (0x1 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7330 | tribuf_calcntr = 0x9; | |
7331 | } else if (vco <= 6200000) { | |
7332 | loopfilter |= (0x5 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7333 | loopfilter |= (0xB << DPIO_CHV_INT_COEFF_SHIFT); | |
7334 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7335 | tribuf_calcntr = 0x9; | |
7336 | } else if (vco <= 6480000) { | |
7337 | loopfilter |= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7338 | loopfilter |= (0x9 << DPIO_CHV_INT_COEFF_SHIFT); | |
7339 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7340 | tribuf_calcntr = 0x8; | |
7341 | } else { | |
7342 | /* Not supported. Apply the same limits as in the max case */ | |
7343 | loopfilter |= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT); | |
7344 | loopfilter |= (0x9 << DPIO_CHV_INT_COEFF_SHIFT); | |
7345 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
7346 | tribuf_calcntr = 0; | |
7347 | } | |
9d556c99 CML |
7348 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter); |
7349 | ||
968040b2 | 7350 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW8(port)); |
9cbe40c1 VP |
7351 | dpio_val &= ~DPIO_CHV_TDC_TARGET_CNT_MASK; |
7352 | dpio_val |= (tribuf_calcntr << DPIO_CHV_TDC_TARGET_CNT_SHIFT); | |
7353 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW8(port), dpio_val); | |
7354 | ||
9d556c99 CML |
7355 | /* AFC Recal */ |
7356 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), | |
7357 | vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)) | | |
7358 | DPIO_AFC_RECAL); | |
7359 | ||
a580516d | 7360 | mutex_unlock(&dev_priv->sb_lock); |
9d556c99 CML |
7361 | } |
7362 | ||
d288f65f VS |
7363 | /** |
7364 | * vlv_force_pll_on - forcibly enable just the PLL | |
7365 | * @dev_priv: i915 private structure | |
7366 | * @pipe: pipe PLL to enable | |
7367 | * @dpll: PLL configuration | |
7368 | * | |
7369 | * Enable the PLL for @pipe using the supplied @dpll config. To be used | |
7370 | * in cases where we need the PLL enabled even when @pipe is not going to | |
7371 | * be enabled. | |
7372 | */ | |
3f36b937 TU |
7373 | int vlv_force_pll_on(struct drm_device *dev, enum pipe pipe, |
7374 | const struct dpll *dpll) | |
d288f65f VS |
7375 | { |
7376 | struct intel_crtc *crtc = | |
7377 | to_intel_crtc(intel_get_crtc_for_pipe(dev, pipe)); | |
3f36b937 TU |
7378 | struct intel_crtc_state *pipe_config; |
7379 | ||
7380 | pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL); | |
7381 | if (!pipe_config) | |
7382 | return -ENOMEM; | |
7383 | ||
7384 | pipe_config->base.crtc = &crtc->base; | |
7385 | pipe_config->pixel_multiplier = 1; | |
7386 | pipe_config->dpll = *dpll; | |
d288f65f VS |
7387 | |
7388 | if (IS_CHERRYVIEW(dev)) { | |
3f36b937 TU |
7389 | chv_compute_dpll(crtc, pipe_config); |
7390 | chv_prepare_pll(crtc, pipe_config); | |
7391 | chv_enable_pll(crtc, pipe_config); | |
d288f65f | 7392 | } else { |
3f36b937 TU |
7393 | vlv_compute_dpll(crtc, pipe_config); |
7394 | vlv_prepare_pll(crtc, pipe_config); | |
7395 | vlv_enable_pll(crtc, pipe_config); | |
d288f65f | 7396 | } |
3f36b937 TU |
7397 | |
7398 | kfree(pipe_config); | |
7399 | ||
7400 | return 0; | |
d288f65f VS |
7401 | } |
7402 | ||
7403 | /** | |
7404 | * vlv_force_pll_off - forcibly disable just the PLL | |
7405 | * @dev_priv: i915 private structure | |
7406 | * @pipe: pipe PLL to disable | |
7407 | * | |
7408 | * Disable the PLL for @pipe. To be used in cases where we need | |
7409 | * the PLL enabled even when @pipe is not going to be enabled. | |
7410 | */ | |
7411 | void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe) | |
7412 | { | |
7413 | if (IS_CHERRYVIEW(dev)) | |
7414 | chv_disable_pll(to_i915(dev), pipe); | |
7415 | else | |
7416 | vlv_disable_pll(to_i915(dev), pipe); | |
7417 | } | |
7418 | ||
251ac862 DV |
7419 | static void i9xx_compute_dpll(struct intel_crtc *crtc, |
7420 | struct intel_crtc_state *crtc_state, | |
9e2c8475 | 7421 | struct dpll *reduced_clock) |
eb1cbe48 | 7422 | { |
f47709a9 | 7423 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 7424 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 DV |
7425 | u32 dpll; |
7426 | bool is_sdvo; | |
190f68c5 | 7427 | struct dpll *clock = &crtc_state->dpll; |
eb1cbe48 | 7428 | |
190f68c5 | 7429 | i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock); |
2a8f64ca | 7430 | |
a93e255f ACO |
7431 | is_sdvo = intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_SDVO) || |
7432 | intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_HDMI); | |
eb1cbe48 DV |
7433 | |
7434 | dpll = DPLL_VGA_MODE_DIS; | |
7435 | ||
a93e255f | 7436 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) |
eb1cbe48 DV |
7437 | dpll |= DPLLB_MODE_LVDS; |
7438 | else | |
7439 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
6cc5f341 | 7440 | |
ef1b460d | 7441 | if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
190f68c5 | 7442 | dpll |= (crtc_state->pixel_multiplier - 1) |
198a037f | 7443 | << SDVO_MULTIPLIER_SHIFT_HIRES; |
eb1cbe48 | 7444 | } |
198a037f DV |
7445 | |
7446 | if (is_sdvo) | |
4a33e48d | 7447 | dpll |= DPLL_SDVO_HIGH_SPEED; |
198a037f | 7448 | |
190f68c5 | 7449 | if (crtc_state->has_dp_encoder) |
4a33e48d | 7450 | dpll |= DPLL_SDVO_HIGH_SPEED; |
eb1cbe48 DV |
7451 | |
7452 | /* compute bitmask from p1 value */ | |
7453 | if (IS_PINEVIEW(dev)) | |
7454 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW; | |
7455 | else { | |
7456 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
7457 | if (IS_G4X(dev) && reduced_clock) | |
7458 | dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; | |
7459 | } | |
7460 | switch (clock->p2) { | |
7461 | case 5: | |
7462 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
7463 | break; | |
7464 | case 7: | |
7465 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
7466 | break; | |
7467 | case 10: | |
7468 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
7469 | break; | |
7470 | case 14: | |
7471 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
7472 | break; | |
7473 | } | |
7474 | if (INTEL_INFO(dev)->gen >= 4) | |
7475 | dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT); | |
7476 | ||
190f68c5 | 7477 | if (crtc_state->sdvo_tv_clock) |
eb1cbe48 | 7478 | dpll |= PLL_REF_INPUT_TVCLKINBC; |
a93e255f | 7479 | else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
ceb41007 | 7480 | intel_panel_use_ssc(dev_priv)) |
eb1cbe48 DV |
7481 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
7482 | else | |
7483 | dpll |= PLL_REF_INPUT_DREFCLK; | |
7484 | ||
7485 | dpll |= DPLL_VCO_ENABLE; | |
190f68c5 | 7486 | crtc_state->dpll_hw_state.dpll = dpll; |
8bcc2795 | 7487 | |
eb1cbe48 | 7488 | if (INTEL_INFO(dev)->gen >= 4) { |
190f68c5 | 7489 | u32 dpll_md = (crtc_state->pixel_multiplier - 1) |
ef1b460d | 7490 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; |
190f68c5 | 7491 | crtc_state->dpll_hw_state.dpll_md = dpll_md; |
eb1cbe48 DV |
7492 | } |
7493 | } | |
7494 | ||
251ac862 DV |
7495 | static void i8xx_compute_dpll(struct intel_crtc *crtc, |
7496 | struct intel_crtc_state *crtc_state, | |
9e2c8475 | 7497 | struct dpll *reduced_clock) |
eb1cbe48 | 7498 | { |
f47709a9 | 7499 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 7500 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 | 7501 | u32 dpll; |
190f68c5 | 7502 | struct dpll *clock = &crtc_state->dpll; |
eb1cbe48 | 7503 | |
190f68c5 | 7504 | i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock); |
2a8f64ca | 7505 | |
eb1cbe48 DV |
7506 | dpll = DPLL_VGA_MODE_DIS; |
7507 | ||
a93e255f | 7508 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
eb1cbe48 DV |
7509 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
7510 | } else { | |
7511 | if (clock->p1 == 2) | |
7512 | dpll |= PLL_P1_DIVIDE_BY_TWO; | |
7513 | else | |
7514 | dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
7515 | if (clock->p2 == 4) | |
7516 | dpll |= PLL_P2_DIVIDE_BY_4; | |
7517 | } | |
7518 | ||
a93e255f | 7519 | if (!IS_I830(dev) && intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_DVO)) |
4a33e48d DV |
7520 | dpll |= DPLL_DVO_2X_MODE; |
7521 | ||
a93e255f | 7522 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
ceb41007 | 7523 | intel_panel_use_ssc(dev_priv)) |
eb1cbe48 DV |
7524 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
7525 | else | |
7526 | dpll |= PLL_REF_INPUT_DREFCLK; | |
7527 | ||
7528 | dpll |= DPLL_VCO_ENABLE; | |
190f68c5 | 7529 | crtc_state->dpll_hw_state.dpll = dpll; |
eb1cbe48 DV |
7530 | } |
7531 | ||
8a654f3b | 7532 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc) |
b0e77b9c PZ |
7533 | { |
7534 | struct drm_device *dev = intel_crtc->base.dev; | |
7535 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7536 | enum pipe pipe = intel_crtc->pipe; | |
6e3c9717 | 7537 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
7c5f93b0 | 7538 | const struct drm_display_mode *adjusted_mode = &intel_crtc->config->base.adjusted_mode; |
1caea6e9 VS |
7539 | uint32_t crtc_vtotal, crtc_vblank_end; |
7540 | int vsyncshift = 0; | |
4d8a62ea DV |
7541 | |
7542 | /* We need to be careful not to changed the adjusted mode, for otherwise | |
7543 | * the hw state checker will get angry at the mismatch. */ | |
7544 | crtc_vtotal = adjusted_mode->crtc_vtotal; | |
7545 | crtc_vblank_end = adjusted_mode->crtc_vblank_end; | |
b0e77b9c | 7546 | |
609aeaca | 7547 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { |
b0e77b9c | 7548 | /* the chip adds 2 halflines automatically */ |
4d8a62ea DV |
7549 | crtc_vtotal -= 1; |
7550 | crtc_vblank_end -= 1; | |
609aeaca | 7551 | |
409ee761 | 7552 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
609aeaca VS |
7553 | vsyncshift = (adjusted_mode->crtc_htotal - 1) / 2; |
7554 | else | |
7555 | vsyncshift = adjusted_mode->crtc_hsync_start - | |
7556 | adjusted_mode->crtc_htotal / 2; | |
1caea6e9 VS |
7557 | if (vsyncshift < 0) |
7558 | vsyncshift += adjusted_mode->crtc_htotal; | |
b0e77b9c PZ |
7559 | } |
7560 | ||
7561 | if (INTEL_INFO(dev)->gen > 3) | |
fe2b8f9d | 7562 | I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift); |
b0e77b9c | 7563 | |
fe2b8f9d | 7564 | I915_WRITE(HTOTAL(cpu_transcoder), |
b0e77b9c PZ |
7565 | (adjusted_mode->crtc_hdisplay - 1) | |
7566 | ((adjusted_mode->crtc_htotal - 1) << 16)); | |
fe2b8f9d | 7567 | I915_WRITE(HBLANK(cpu_transcoder), |
b0e77b9c PZ |
7568 | (adjusted_mode->crtc_hblank_start - 1) | |
7569 | ((adjusted_mode->crtc_hblank_end - 1) << 16)); | |
fe2b8f9d | 7570 | I915_WRITE(HSYNC(cpu_transcoder), |
b0e77b9c PZ |
7571 | (adjusted_mode->crtc_hsync_start - 1) | |
7572 | ((adjusted_mode->crtc_hsync_end - 1) << 16)); | |
7573 | ||
fe2b8f9d | 7574 | I915_WRITE(VTOTAL(cpu_transcoder), |
b0e77b9c | 7575 | (adjusted_mode->crtc_vdisplay - 1) | |
4d8a62ea | 7576 | ((crtc_vtotal - 1) << 16)); |
fe2b8f9d | 7577 | I915_WRITE(VBLANK(cpu_transcoder), |
b0e77b9c | 7578 | (adjusted_mode->crtc_vblank_start - 1) | |
4d8a62ea | 7579 | ((crtc_vblank_end - 1) << 16)); |
fe2b8f9d | 7580 | I915_WRITE(VSYNC(cpu_transcoder), |
b0e77b9c PZ |
7581 | (adjusted_mode->crtc_vsync_start - 1) | |
7582 | ((adjusted_mode->crtc_vsync_end - 1) << 16)); | |
7583 | ||
b5e508d4 PZ |
7584 | /* Workaround: when the EDP input selection is B, the VTOTAL_B must be |
7585 | * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is | |
7586 | * documented on the DDI_FUNC_CTL register description, EDP Input Select | |
7587 | * bits. */ | |
7588 | if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP && | |
7589 | (pipe == PIPE_B || pipe == PIPE_C)) | |
7590 | I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder))); | |
7591 | ||
bc58be60 JN |
7592 | } |
7593 | ||
7594 | static void intel_set_pipe_src_size(struct intel_crtc *intel_crtc) | |
7595 | { | |
7596 | struct drm_device *dev = intel_crtc->base.dev; | |
7597 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7598 | enum pipe pipe = intel_crtc->pipe; | |
7599 | ||
b0e77b9c PZ |
7600 | /* pipesrc controls the size that is scaled from, which should |
7601 | * always be the user's requested size. | |
7602 | */ | |
7603 | I915_WRITE(PIPESRC(pipe), | |
6e3c9717 ACO |
7604 | ((intel_crtc->config->pipe_src_w - 1) << 16) | |
7605 | (intel_crtc->config->pipe_src_h - 1)); | |
b0e77b9c PZ |
7606 | } |
7607 | ||
1bd1bd80 | 7608 | static void intel_get_pipe_timings(struct intel_crtc *crtc, |
5cec258b | 7609 | struct intel_crtc_state *pipe_config) |
1bd1bd80 DV |
7610 | { |
7611 | struct drm_device *dev = crtc->base.dev; | |
7612 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7613 | enum transcoder cpu_transcoder = pipe_config->cpu_transcoder; | |
7614 | uint32_t tmp; | |
7615 | ||
7616 | tmp = I915_READ(HTOTAL(cpu_transcoder)); | |
2d112de7 ACO |
7617 | pipe_config->base.adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1; |
7618 | pipe_config->base.adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7619 | tmp = I915_READ(HBLANK(cpu_transcoder)); |
2d112de7 ACO |
7620 | pipe_config->base.adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1; |
7621 | pipe_config->base.adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7622 | tmp = I915_READ(HSYNC(cpu_transcoder)); |
2d112de7 ACO |
7623 | pipe_config->base.adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1; |
7624 | pipe_config->base.adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 DV |
7625 | |
7626 | tmp = I915_READ(VTOTAL(cpu_transcoder)); | |
2d112de7 ACO |
7627 | pipe_config->base.adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1; |
7628 | pipe_config->base.adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7629 | tmp = I915_READ(VBLANK(cpu_transcoder)); |
2d112de7 ACO |
7630 | pipe_config->base.adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1; |
7631 | pipe_config->base.adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7632 | tmp = I915_READ(VSYNC(cpu_transcoder)); |
2d112de7 ACO |
7633 | pipe_config->base.adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1; |
7634 | pipe_config->base.adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 DV |
7635 | |
7636 | if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) { | |
2d112de7 ACO |
7637 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE; |
7638 | pipe_config->base.adjusted_mode.crtc_vtotal += 1; | |
7639 | pipe_config->base.adjusted_mode.crtc_vblank_end += 1; | |
1bd1bd80 | 7640 | } |
bc58be60 JN |
7641 | } |
7642 | ||
7643 | static void intel_get_pipe_src_size(struct intel_crtc *crtc, | |
7644 | struct intel_crtc_state *pipe_config) | |
7645 | { | |
7646 | struct drm_device *dev = crtc->base.dev; | |
7647 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7648 | u32 tmp; | |
1bd1bd80 DV |
7649 | |
7650 | tmp = I915_READ(PIPESRC(crtc->pipe)); | |
37327abd VS |
7651 | pipe_config->pipe_src_h = (tmp & 0xffff) + 1; |
7652 | pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1; | |
7653 | ||
2d112de7 ACO |
7654 | pipe_config->base.mode.vdisplay = pipe_config->pipe_src_h; |
7655 | pipe_config->base.mode.hdisplay = pipe_config->pipe_src_w; | |
1bd1bd80 DV |
7656 | } |
7657 | ||
f6a83288 | 7658 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5cec258b | 7659 | struct intel_crtc_state *pipe_config) |
babea61d | 7660 | { |
2d112de7 ACO |
7661 | mode->hdisplay = pipe_config->base.adjusted_mode.crtc_hdisplay; |
7662 | mode->htotal = pipe_config->base.adjusted_mode.crtc_htotal; | |
7663 | mode->hsync_start = pipe_config->base.adjusted_mode.crtc_hsync_start; | |
7664 | mode->hsync_end = pipe_config->base.adjusted_mode.crtc_hsync_end; | |
babea61d | 7665 | |
2d112de7 ACO |
7666 | mode->vdisplay = pipe_config->base.adjusted_mode.crtc_vdisplay; |
7667 | mode->vtotal = pipe_config->base.adjusted_mode.crtc_vtotal; | |
7668 | mode->vsync_start = pipe_config->base.adjusted_mode.crtc_vsync_start; | |
7669 | mode->vsync_end = pipe_config->base.adjusted_mode.crtc_vsync_end; | |
babea61d | 7670 | |
2d112de7 | 7671 | mode->flags = pipe_config->base.adjusted_mode.flags; |
cd13f5ab | 7672 | mode->type = DRM_MODE_TYPE_DRIVER; |
babea61d | 7673 | |
2d112de7 ACO |
7674 | mode->clock = pipe_config->base.adjusted_mode.crtc_clock; |
7675 | mode->flags |= pipe_config->base.adjusted_mode.flags; | |
cd13f5ab ML |
7676 | |
7677 | mode->hsync = drm_mode_hsync(mode); | |
7678 | mode->vrefresh = drm_mode_vrefresh(mode); | |
7679 | drm_mode_set_name(mode); | |
babea61d JB |
7680 | } |
7681 | ||
84b046f3 DV |
7682 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc) |
7683 | { | |
7684 | struct drm_device *dev = intel_crtc->base.dev; | |
7685 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7686 | uint32_t pipeconf; | |
7687 | ||
9f11a9e4 | 7688 | pipeconf = 0; |
84b046f3 | 7689 | |
b6b5d049 VS |
7690 | if ((intel_crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || |
7691 | (intel_crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
7692 | pipeconf |= I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE; | |
67c72a12 | 7693 | |
6e3c9717 | 7694 | if (intel_crtc->config->double_wide) |
cf532bb2 | 7695 | pipeconf |= PIPECONF_DOUBLE_WIDE; |
84b046f3 | 7696 | |
ff9ce46e | 7697 | /* only g4x and later have fancy bpc/dither controls */ |
666a4537 | 7698 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { |
ff9ce46e | 7699 | /* Bspec claims that we can't use dithering for 30bpp pipes. */ |
6e3c9717 | 7700 | if (intel_crtc->config->dither && intel_crtc->config->pipe_bpp != 30) |
ff9ce46e | 7701 | pipeconf |= PIPECONF_DITHER_EN | |
84b046f3 | 7702 | PIPECONF_DITHER_TYPE_SP; |
84b046f3 | 7703 | |
6e3c9717 | 7704 | switch (intel_crtc->config->pipe_bpp) { |
ff9ce46e DV |
7705 | case 18: |
7706 | pipeconf |= PIPECONF_6BPC; | |
7707 | break; | |
7708 | case 24: | |
7709 | pipeconf |= PIPECONF_8BPC; | |
7710 | break; | |
7711 | case 30: | |
7712 | pipeconf |= PIPECONF_10BPC; | |
7713 | break; | |
7714 | default: | |
7715 | /* Case prevented by intel_choose_pipe_bpp_dither. */ | |
7716 | BUG(); | |
84b046f3 DV |
7717 | } |
7718 | } | |
7719 | ||
7720 | if (HAS_PIPE_CXSR(dev)) { | |
7721 | if (intel_crtc->lowfreq_avail) { | |
7722 | DRM_DEBUG_KMS("enabling CxSR downclocking\n"); | |
7723 | pipeconf |= PIPECONF_CXSR_DOWNCLOCK; | |
7724 | } else { | |
7725 | DRM_DEBUG_KMS("disabling CxSR downclocking\n"); | |
84b046f3 DV |
7726 | } |
7727 | } | |
7728 | ||
6e3c9717 | 7729 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) { |
efc2cfff | 7730 | if (INTEL_INFO(dev)->gen < 4 || |
409ee761 | 7731 | intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO)) |
efc2cfff VS |
7732 | pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION; |
7733 | else | |
7734 | pipeconf |= PIPECONF_INTERLACE_W_SYNC_SHIFT; | |
7735 | } else | |
84b046f3 DV |
7736 | pipeconf |= PIPECONF_PROGRESSIVE; |
7737 | ||
666a4537 WB |
7738 | if ((IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) && |
7739 | intel_crtc->config->limited_color_range) | |
9f11a9e4 | 7740 | pipeconf |= PIPECONF_COLOR_RANGE_SELECT; |
9c8e09b7 | 7741 | |
84b046f3 DV |
7742 | I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf); |
7743 | POSTING_READ(PIPECONF(intel_crtc->pipe)); | |
7744 | } | |
7745 | ||
81c97f52 ACO |
7746 | static int i8xx_crtc_compute_clock(struct intel_crtc *crtc, |
7747 | struct intel_crtc_state *crtc_state) | |
7748 | { | |
7749 | struct drm_device *dev = crtc->base.dev; | |
7750 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1b6f4958 | 7751 | const struct intel_limit *limit; |
81c97f52 ACO |
7752 | int refclk = 48000; |
7753 | ||
7754 | memset(&crtc_state->dpll_hw_state, 0, | |
7755 | sizeof(crtc_state->dpll_hw_state)); | |
7756 | ||
7757 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { | |
7758 | if (intel_panel_use_ssc(dev_priv)) { | |
7759 | refclk = dev_priv->vbt.lvds_ssc_freq; | |
7760 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
7761 | } | |
7762 | ||
7763 | limit = &intel_limits_i8xx_lvds; | |
7764 | } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_DVO)) { | |
7765 | limit = &intel_limits_i8xx_dvo; | |
7766 | } else { | |
7767 | limit = &intel_limits_i8xx_dac; | |
7768 | } | |
7769 | ||
7770 | if (!crtc_state->clock_set && | |
7771 | !i9xx_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7772 | refclk, NULL, &crtc_state->dpll)) { | |
7773 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7774 | return -EINVAL; | |
7775 | } | |
7776 | ||
7777 | i8xx_compute_dpll(crtc, crtc_state, NULL); | |
7778 | ||
7779 | return 0; | |
7780 | } | |
7781 | ||
19ec6693 ACO |
7782 | static int g4x_crtc_compute_clock(struct intel_crtc *crtc, |
7783 | struct intel_crtc_state *crtc_state) | |
7784 | { | |
7785 | struct drm_device *dev = crtc->base.dev; | |
7786 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1b6f4958 | 7787 | const struct intel_limit *limit; |
19ec6693 ACO |
7788 | int refclk = 96000; |
7789 | ||
7790 | memset(&crtc_state->dpll_hw_state, 0, | |
7791 | sizeof(crtc_state->dpll_hw_state)); | |
7792 | ||
7793 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { | |
7794 | if (intel_panel_use_ssc(dev_priv)) { | |
7795 | refclk = dev_priv->vbt.lvds_ssc_freq; | |
7796 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
7797 | } | |
7798 | ||
7799 | if (intel_is_dual_link_lvds(dev)) | |
7800 | limit = &intel_limits_g4x_dual_channel_lvds; | |
7801 | else | |
7802 | limit = &intel_limits_g4x_single_channel_lvds; | |
7803 | } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_HDMI) || | |
7804 | intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_ANALOG)) { | |
7805 | limit = &intel_limits_g4x_hdmi; | |
7806 | } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_SDVO)) { | |
7807 | limit = &intel_limits_g4x_sdvo; | |
7808 | } else { | |
7809 | /* The option is for other outputs */ | |
7810 | limit = &intel_limits_i9xx_sdvo; | |
7811 | } | |
7812 | ||
7813 | if (!crtc_state->clock_set && | |
7814 | !g4x_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7815 | refclk, NULL, &crtc_state->dpll)) { | |
7816 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7817 | return -EINVAL; | |
7818 | } | |
7819 | ||
7820 | i9xx_compute_dpll(crtc, crtc_state, NULL); | |
7821 | ||
7822 | return 0; | |
7823 | } | |
7824 | ||
70e8aa21 ACO |
7825 | static int pnv_crtc_compute_clock(struct intel_crtc *crtc, |
7826 | struct intel_crtc_state *crtc_state) | |
7827 | { | |
7828 | struct drm_device *dev = crtc->base.dev; | |
7829 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1b6f4958 | 7830 | const struct intel_limit *limit; |
70e8aa21 ACO |
7831 | int refclk = 96000; |
7832 | ||
7833 | memset(&crtc_state->dpll_hw_state, 0, | |
7834 | sizeof(crtc_state->dpll_hw_state)); | |
7835 | ||
7836 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { | |
7837 | if (intel_panel_use_ssc(dev_priv)) { | |
7838 | refclk = dev_priv->vbt.lvds_ssc_freq; | |
7839 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
7840 | } | |
7841 | ||
7842 | limit = &intel_limits_pineview_lvds; | |
7843 | } else { | |
7844 | limit = &intel_limits_pineview_sdvo; | |
7845 | } | |
7846 | ||
7847 | if (!crtc_state->clock_set && | |
7848 | !pnv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7849 | refclk, NULL, &crtc_state->dpll)) { | |
7850 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7851 | return -EINVAL; | |
7852 | } | |
7853 | ||
7854 | i9xx_compute_dpll(crtc, crtc_state, NULL); | |
7855 | ||
7856 | return 0; | |
7857 | } | |
7858 | ||
190f68c5 ACO |
7859 | static int i9xx_crtc_compute_clock(struct intel_crtc *crtc, |
7860 | struct intel_crtc_state *crtc_state) | |
79e53945 | 7861 | { |
c7653199 | 7862 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 7863 | struct drm_i915_private *dev_priv = dev->dev_private; |
1b6f4958 | 7864 | const struct intel_limit *limit; |
81c97f52 | 7865 | int refclk = 96000; |
79e53945 | 7866 | |
dd3cd74a ACO |
7867 | memset(&crtc_state->dpll_hw_state, 0, |
7868 | sizeof(crtc_state->dpll_hw_state)); | |
7869 | ||
70e8aa21 ACO |
7870 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
7871 | if (intel_panel_use_ssc(dev_priv)) { | |
7872 | refclk = dev_priv->vbt.lvds_ssc_freq; | |
7873 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
7874 | } | |
43565a06 | 7875 | |
70e8aa21 ACO |
7876 | limit = &intel_limits_i9xx_lvds; |
7877 | } else { | |
7878 | limit = &intel_limits_i9xx_sdvo; | |
81c97f52 | 7879 | } |
79e53945 | 7880 | |
70e8aa21 ACO |
7881 | if (!crtc_state->clock_set && |
7882 | !i9xx_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7883 | refclk, NULL, &crtc_state->dpll)) { | |
7884 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7885 | return -EINVAL; | |
f47709a9 | 7886 | } |
7026d4ac | 7887 | |
81c97f52 | 7888 | i9xx_compute_dpll(crtc, crtc_state, NULL); |
79e53945 | 7889 | |
c8f7a0db | 7890 | return 0; |
f564048e EA |
7891 | } |
7892 | ||
65b3d6a9 ACO |
7893 | static int chv_crtc_compute_clock(struct intel_crtc *crtc, |
7894 | struct intel_crtc_state *crtc_state) | |
7895 | { | |
7896 | int refclk = 100000; | |
1b6f4958 | 7897 | const struct intel_limit *limit = &intel_limits_chv; |
65b3d6a9 ACO |
7898 | |
7899 | memset(&crtc_state->dpll_hw_state, 0, | |
7900 | sizeof(crtc_state->dpll_hw_state)); | |
7901 | ||
65b3d6a9 ACO |
7902 | if (!crtc_state->clock_set && |
7903 | !chv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7904 | refclk, NULL, &crtc_state->dpll)) { | |
7905 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7906 | return -EINVAL; | |
7907 | } | |
7908 | ||
7909 | chv_compute_dpll(crtc, crtc_state); | |
7910 | ||
7911 | return 0; | |
7912 | } | |
7913 | ||
7914 | static int vlv_crtc_compute_clock(struct intel_crtc *crtc, | |
7915 | struct intel_crtc_state *crtc_state) | |
7916 | { | |
7917 | int refclk = 100000; | |
1b6f4958 | 7918 | const struct intel_limit *limit = &intel_limits_vlv; |
65b3d6a9 ACO |
7919 | |
7920 | memset(&crtc_state->dpll_hw_state, 0, | |
7921 | sizeof(crtc_state->dpll_hw_state)); | |
7922 | ||
65b3d6a9 ACO |
7923 | if (!crtc_state->clock_set && |
7924 | !vlv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7925 | refclk, NULL, &crtc_state->dpll)) { | |
7926 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7927 | return -EINVAL; | |
7928 | } | |
7929 | ||
7930 | vlv_compute_dpll(crtc, crtc_state); | |
7931 | ||
7932 | return 0; | |
7933 | } | |
7934 | ||
2fa2fe9a | 7935 | static void i9xx_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 7936 | struct intel_crtc_state *pipe_config) |
2fa2fe9a DV |
7937 | { |
7938 | struct drm_device *dev = crtc->base.dev; | |
7939 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7940 | uint32_t tmp; | |
7941 | ||
dc9e7dec VS |
7942 | if (INTEL_INFO(dev)->gen <= 3 && (IS_I830(dev) || !IS_MOBILE(dev))) |
7943 | return; | |
7944 | ||
2fa2fe9a | 7945 | tmp = I915_READ(PFIT_CONTROL); |
06922821 DV |
7946 | if (!(tmp & PFIT_ENABLE)) |
7947 | return; | |
2fa2fe9a | 7948 | |
06922821 | 7949 | /* Check whether the pfit is attached to our pipe. */ |
2fa2fe9a DV |
7950 | if (INTEL_INFO(dev)->gen < 4) { |
7951 | if (crtc->pipe != PIPE_B) | |
7952 | return; | |
2fa2fe9a DV |
7953 | } else { |
7954 | if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT)) | |
7955 | return; | |
7956 | } | |
7957 | ||
06922821 | 7958 | pipe_config->gmch_pfit.control = tmp; |
2fa2fe9a | 7959 | pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS); |
2fa2fe9a DV |
7960 | } |
7961 | ||
acbec814 | 7962 | static void vlv_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 7963 | struct intel_crtc_state *pipe_config) |
acbec814 JB |
7964 | { |
7965 | struct drm_device *dev = crtc->base.dev; | |
7966 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7967 | int pipe = pipe_config->cpu_transcoder; | |
9e2c8475 | 7968 | struct dpll clock; |
acbec814 | 7969 | u32 mdiv; |
662c6ecb | 7970 | int refclk = 100000; |
acbec814 | 7971 | |
b521973b VS |
7972 | /* In case of DSI, DPLL will not be used */ |
7973 | if ((pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) == 0) | |
f573de5a SK |
7974 | return; |
7975 | ||
a580516d | 7976 | mutex_lock(&dev_priv->sb_lock); |
ab3c759a | 7977 | mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe)); |
a580516d | 7978 | mutex_unlock(&dev_priv->sb_lock); |
acbec814 JB |
7979 | |
7980 | clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7; | |
7981 | clock.m2 = mdiv & DPIO_M2DIV_MASK; | |
7982 | clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf; | |
7983 | clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7; | |
7984 | clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f; | |
7985 | ||
dccbea3b | 7986 | pipe_config->port_clock = vlv_calc_dpll_params(refclk, &clock); |
acbec814 JB |
7987 | } |
7988 | ||
5724dbd1 DL |
7989 | static void |
7990 | i9xx_get_initial_plane_config(struct intel_crtc *crtc, | |
7991 | struct intel_initial_plane_config *plane_config) | |
1ad292b5 JB |
7992 | { |
7993 | struct drm_device *dev = crtc->base.dev; | |
7994 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7995 | u32 val, base, offset; | |
7996 | int pipe = crtc->pipe, plane = crtc->plane; | |
7997 | int fourcc, pixel_format; | |
6761dd31 | 7998 | unsigned int aligned_height; |
b113d5ee | 7999 | struct drm_framebuffer *fb; |
1b842c89 | 8000 | struct intel_framebuffer *intel_fb; |
1ad292b5 | 8001 | |
42a7b088 DL |
8002 | val = I915_READ(DSPCNTR(plane)); |
8003 | if (!(val & DISPLAY_PLANE_ENABLE)) | |
8004 | return; | |
8005 | ||
d9806c9f | 8006 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 8007 | if (!intel_fb) { |
1ad292b5 JB |
8008 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
8009 | return; | |
8010 | } | |
8011 | ||
1b842c89 DL |
8012 | fb = &intel_fb->base; |
8013 | ||
18c5247e DV |
8014 | if (INTEL_INFO(dev)->gen >= 4) { |
8015 | if (val & DISPPLANE_TILED) { | |
49af449b | 8016 | plane_config->tiling = I915_TILING_X; |
18c5247e DV |
8017 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; |
8018 | } | |
8019 | } | |
1ad292b5 JB |
8020 | |
8021 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
b35d63fa | 8022 | fourcc = i9xx_format_to_fourcc(pixel_format); |
b113d5ee DL |
8023 | fb->pixel_format = fourcc; |
8024 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
1ad292b5 JB |
8025 | |
8026 | if (INTEL_INFO(dev)->gen >= 4) { | |
49af449b | 8027 | if (plane_config->tiling) |
1ad292b5 JB |
8028 | offset = I915_READ(DSPTILEOFF(plane)); |
8029 | else | |
8030 | offset = I915_READ(DSPLINOFF(plane)); | |
8031 | base = I915_READ(DSPSURF(plane)) & 0xfffff000; | |
8032 | } else { | |
8033 | base = I915_READ(DSPADDR(plane)); | |
8034 | } | |
8035 | plane_config->base = base; | |
8036 | ||
8037 | val = I915_READ(PIPESRC(pipe)); | |
b113d5ee DL |
8038 | fb->width = ((val >> 16) & 0xfff) + 1; |
8039 | fb->height = ((val >> 0) & 0xfff) + 1; | |
1ad292b5 JB |
8040 | |
8041 | val = I915_READ(DSPSTRIDE(pipe)); | |
b113d5ee | 8042 | fb->pitches[0] = val & 0xffffffc0; |
1ad292b5 | 8043 | |
b113d5ee | 8044 | aligned_height = intel_fb_align_height(dev, fb->height, |
091df6cb DV |
8045 | fb->pixel_format, |
8046 | fb->modifier[0]); | |
1ad292b5 | 8047 | |
f37b5c2b | 8048 | plane_config->size = fb->pitches[0] * aligned_height; |
1ad292b5 | 8049 | |
2844a921 DL |
8050 | DRM_DEBUG_KMS("pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", |
8051 | pipe_name(pipe), plane, fb->width, fb->height, | |
8052 | fb->bits_per_pixel, base, fb->pitches[0], | |
8053 | plane_config->size); | |
1ad292b5 | 8054 | |
2d14030b | 8055 | plane_config->fb = intel_fb; |
1ad292b5 JB |
8056 | } |
8057 | ||
70b23a98 | 8058 | static void chv_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 8059 | struct intel_crtc_state *pipe_config) |
70b23a98 VS |
8060 | { |
8061 | struct drm_device *dev = crtc->base.dev; | |
8062 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8063 | int pipe = pipe_config->cpu_transcoder; | |
8064 | enum dpio_channel port = vlv_pipe_to_channel(pipe); | |
9e2c8475 | 8065 | struct dpll clock; |
0d7b6b11 | 8066 | u32 cmn_dw13, pll_dw0, pll_dw1, pll_dw2, pll_dw3; |
70b23a98 VS |
8067 | int refclk = 100000; |
8068 | ||
b521973b VS |
8069 | /* In case of DSI, DPLL will not be used */ |
8070 | if ((pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) == 0) | |
8071 | return; | |
8072 | ||
a580516d | 8073 | mutex_lock(&dev_priv->sb_lock); |
70b23a98 VS |
8074 | cmn_dw13 = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW13(port)); |
8075 | pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port)); | |
8076 | pll_dw1 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW1(port)); | |
8077 | pll_dw2 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW2(port)); | |
0d7b6b11 | 8078 | pll_dw3 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port)); |
a580516d | 8079 | mutex_unlock(&dev_priv->sb_lock); |
70b23a98 VS |
8080 | |
8081 | clock.m1 = (pll_dw1 & 0x7) == DPIO_CHV_M1_DIV_BY_2 ? 2 : 0; | |
0d7b6b11 ID |
8082 | clock.m2 = (pll_dw0 & 0xff) << 22; |
8083 | if (pll_dw3 & DPIO_CHV_FRAC_DIV_EN) | |
8084 | clock.m2 |= pll_dw2 & 0x3fffff; | |
70b23a98 VS |
8085 | clock.n = (pll_dw1 >> DPIO_CHV_N_DIV_SHIFT) & 0xf; |
8086 | clock.p1 = (cmn_dw13 >> DPIO_CHV_P1_DIV_SHIFT) & 0x7; | |
8087 | clock.p2 = (cmn_dw13 >> DPIO_CHV_P2_DIV_SHIFT) & 0x1f; | |
8088 | ||
dccbea3b | 8089 | pipe_config->port_clock = chv_calc_dpll_params(refclk, &clock); |
70b23a98 VS |
8090 | } |
8091 | ||
0e8ffe1b | 8092 | static bool i9xx_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 8093 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
8094 | { |
8095 | struct drm_device *dev = crtc->base.dev; | |
8096 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1729050e | 8097 | enum intel_display_power_domain power_domain; |
0e8ffe1b | 8098 | uint32_t tmp; |
1729050e | 8099 | bool ret; |
0e8ffe1b | 8100 | |
1729050e ID |
8101 | power_domain = POWER_DOMAIN_PIPE(crtc->pipe); |
8102 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) | |
b5482bd0 ID |
8103 | return false; |
8104 | ||
e143a21c | 8105 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
8106ddbd | 8106 | pipe_config->shared_dpll = NULL; |
eccb140b | 8107 | |
1729050e ID |
8108 | ret = false; |
8109 | ||
0e8ffe1b DV |
8110 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
8111 | if (!(tmp & PIPECONF_ENABLE)) | |
1729050e | 8112 | goto out; |
0e8ffe1b | 8113 | |
666a4537 | 8114 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { |
42571aef VS |
8115 | switch (tmp & PIPECONF_BPC_MASK) { |
8116 | case PIPECONF_6BPC: | |
8117 | pipe_config->pipe_bpp = 18; | |
8118 | break; | |
8119 | case PIPECONF_8BPC: | |
8120 | pipe_config->pipe_bpp = 24; | |
8121 | break; | |
8122 | case PIPECONF_10BPC: | |
8123 | pipe_config->pipe_bpp = 30; | |
8124 | break; | |
8125 | default: | |
8126 | break; | |
8127 | } | |
8128 | } | |
8129 | ||
666a4537 WB |
8130 | if ((IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) && |
8131 | (tmp & PIPECONF_COLOR_RANGE_SELECT)) | |
b5a9fa09 DV |
8132 | pipe_config->limited_color_range = true; |
8133 | ||
282740f7 VS |
8134 | if (INTEL_INFO(dev)->gen < 4) |
8135 | pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE; | |
8136 | ||
1bd1bd80 | 8137 | intel_get_pipe_timings(crtc, pipe_config); |
bc58be60 | 8138 | intel_get_pipe_src_size(crtc, pipe_config); |
1bd1bd80 | 8139 | |
2fa2fe9a DV |
8140 | i9xx_get_pfit_config(crtc, pipe_config); |
8141 | ||
6c49f241 | 8142 | if (INTEL_INFO(dev)->gen >= 4) { |
c231775c VS |
8143 | /* No way to read it out on pipes B and C */ |
8144 | if (IS_CHERRYVIEW(dev) && crtc->pipe != PIPE_A) | |
8145 | tmp = dev_priv->chv_dpll_md[crtc->pipe]; | |
8146 | else | |
8147 | tmp = I915_READ(DPLL_MD(crtc->pipe)); | |
6c49f241 DV |
8148 | pipe_config->pixel_multiplier = |
8149 | ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK) | |
8150 | >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1; | |
8bcc2795 | 8151 | pipe_config->dpll_hw_state.dpll_md = tmp; |
6c49f241 DV |
8152 | } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
8153 | tmp = I915_READ(DPLL(crtc->pipe)); | |
8154 | pipe_config->pixel_multiplier = | |
8155 | ((tmp & SDVO_MULTIPLIER_MASK) | |
8156 | >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1; | |
8157 | } else { | |
8158 | /* Note that on i915G/GM the pixel multiplier is in the sdvo | |
8159 | * port and will be fixed up in the encoder->get_config | |
8160 | * function. */ | |
8161 | pipe_config->pixel_multiplier = 1; | |
8162 | } | |
8bcc2795 | 8163 | pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe)); |
666a4537 | 8164 | if (!IS_VALLEYVIEW(dev) && !IS_CHERRYVIEW(dev)) { |
1c4e0274 VS |
8165 | /* |
8166 | * DPLL_DVO_2X_MODE must be enabled for both DPLLs | |
8167 | * on 830. Filter it out here so that we don't | |
8168 | * report errors due to that. | |
8169 | */ | |
8170 | if (IS_I830(dev)) | |
8171 | pipe_config->dpll_hw_state.dpll &= ~DPLL_DVO_2X_MODE; | |
8172 | ||
8bcc2795 DV |
8173 | pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe)); |
8174 | pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe)); | |
165e901c VS |
8175 | } else { |
8176 | /* Mask out read-only status bits. */ | |
8177 | pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV | | |
8178 | DPLL_PORTC_READY_MASK | | |
8179 | DPLL_PORTB_READY_MASK); | |
8bcc2795 | 8180 | } |
6c49f241 | 8181 | |
70b23a98 VS |
8182 | if (IS_CHERRYVIEW(dev)) |
8183 | chv_crtc_clock_get(crtc, pipe_config); | |
8184 | else if (IS_VALLEYVIEW(dev)) | |
acbec814 JB |
8185 | vlv_crtc_clock_get(crtc, pipe_config); |
8186 | else | |
8187 | i9xx_crtc_clock_get(crtc, pipe_config); | |
18442d08 | 8188 | |
0f64614d VS |
8189 | /* |
8190 | * Normally the dotclock is filled in by the encoder .get_config() | |
8191 | * but in case the pipe is enabled w/o any ports we need a sane | |
8192 | * default. | |
8193 | */ | |
8194 | pipe_config->base.adjusted_mode.crtc_clock = | |
8195 | pipe_config->port_clock / pipe_config->pixel_multiplier; | |
8196 | ||
1729050e ID |
8197 | ret = true; |
8198 | ||
8199 | out: | |
8200 | intel_display_power_put(dev_priv, power_domain); | |
8201 | ||
8202 | return ret; | |
0e8ffe1b DV |
8203 | } |
8204 | ||
dde86e2d | 8205 | static void ironlake_init_pch_refclk(struct drm_device *dev) |
13d83a67 JB |
8206 | { |
8207 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13d83a67 | 8208 | struct intel_encoder *encoder; |
74cfd7ac | 8209 | u32 val, final; |
13d83a67 | 8210 | bool has_lvds = false; |
199e5d79 | 8211 | bool has_cpu_edp = false; |
199e5d79 | 8212 | bool has_panel = false; |
99eb6a01 KP |
8213 | bool has_ck505 = false; |
8214 | bool can_ssc = false; | |
13d83a67 JB |
8215 | |
8216 | /* We need to take the global config into account */ | |
b2784e15 | 8217 | for_each_intel_encoder(dev, encoder) { |
199e5d79 KP |
8218 | switch (encoder->type) { |
8219 | case INTEL_OUTPUT_LVDS: | |
8220 | has_panel = true; | |
8221 | has_lvds = true; | |
8222 | break; | |
8223 | case INTEL_OUTPUT_EDP: | |
8224 | has_panel = true; | |
2de6905f | 8225 | if (enc_to_dig_port(&encoder->base)->port == PORT_A) |
199e5d79 KP |
8226 | has_cpu_edp = true; |
8227 | break; | |
6847d71b PZ |
8228 | default: |
8229 | break; | |
13d83a67 JB |
8230 | } |
8231 | } | |
8232 | ||
99eb6a01 | 8233 | if (HAS_PCH_IBX(dev)) { |
41aa3448 | 8234 | has_ck505 = dev_priv->vbt.display_clock_mode; |
99eb6a01 KP |
8235 | can_ssc = has_ck505; |
8236 | } else { | |
8237 | has_ck505 = false; | |
8238 | can_ssc = true; | |
8239 | } | |
8240 | ||
2de6905f ID |
8241 | DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n", |
8242 | has_panel, has_lvds, has_ck505); | |
13d83a67 JB |
8243 | |
8244 | /* Ironlake: try to setup display ref clock before DPLL | |
8245 | * enabling. This is only under driver's control after | |
8246 | * PCH B stepping, previous chipset stepping should be | |
8247 | * ignoring this setting. | |
8248 | */ | |
74cfd7ac CW |
8249 | val = I915_READ(PCH_DREF_CONTROL); |
8250 | ||
8251 | /* As we must carefully and slowly disable/enable each source in turn, | |
8252 | * compute the final state we want first and check if we need to | |
8253 | * make any changes at all. | |
8254 | */ | |
8255 | final = val; | |
8256 | final &= ~DREF_NONSPREAD_SOURCE_MASK; | |
8257 | if (has_ck505) | |
8258 | final |= DREF_NONSPREAD_CK505_ENABLE; | |
8259 | else | |
8260 | final |= DREF_NONSPREAD_SOURCE_ENABLE; | |
8261 | ||
8262 | final &= ~DREF_SSC_SOURCE_MASK; | |
8263 | final &= ~DREF_CPU_SOURCE_OUTPUT_MASK; | |
8264 | final &= ~DREF_SSC1_ENABLE; | |
8265 | ||
8266 | if (has_panel) { | |
8267 | final |= DREF_SSC_SOURCE_ENABLE; | |
8268 | ||
8269 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
8270 | final |= DREF_SSC1_ENABLE; | |
8271 | ||
8272 | if (has_cpu_edp) { | |
8273 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
8274 | final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; | |
8275 | else | |
8276 | final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; | |
8277 | } else | |
8278 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
8279 | } else { | |
8280 | final |= DREF_SSC_SOURCE_DISABLE; | |
8281 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
8282 | } | |
8283 | ||
8284 | if (final == val) | |
8285 | return; | |
8286 | ||
13d83a67 | 8287 | /* Always enable nonspread source */ |
74cfd7ac | 8288 | val &= ~DREF_NONSPREAD_SOURCE_MASK; |
13d83a67 | 8289 | |
99eb6a01 | 8290 | if (has_ck505) |
74cfd7ac | 8291 | val |= DREF_NONSPREAD_CK505_ENABLE; |
99eb6a01 | 8292 | else |
74cfd7ac | 8293 | val |= DREF_NONSPREAD_SOURCE_ENABLE; |
13d83a67 | 8294 | |
199e5d79 | 8295 | if (has_panel) { |
74cfd7ac CW |
8296 | val &= ~DREF_SSC_SOURCE_MASK; |
8297 | val |= DREF_SSC_SOURCE_ENABLE; | |
13d83a67 | 8298 | |
199e5d79 | 8299 | /* SSC must be turned on before enabling the CPU output */ |
99eb6a01 | 8300 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 8301 | DRM_DEBUG_KMS("Using SSC on panel\n"); |
74cfd7ac | 8302 | val |= DREF_SSC1_ENABLE; |
e77166b5 | 8303 | } else |
74cfd7ac | 8304 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 KP |
8305 | |
8306 | /* Get SSC going before enabling the outputs */ | |
74cfd7ac | 8307 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
8308 | POSTING_READ(PCH_DREF_CONTROL); |
8309 | udelay(200); | |
8310 | ||
74cfd7ac | 8311 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
13d83a67 JB |
8312 | |
8313 | /* Enable CPU source on CPU attached eDP */ | |
199e5d79 | 8314 | if (has_cpu_edp) { |
99eb6a01 | 8315 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 8316 | DRM_DEBUG_KMS("Using SSC on eDP\n"); |
74cfd7ac | 8317 | val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; |
eba905b2 | 8318 | } else |
74cfd7ac | 8319 | val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; |
199e5d79 | 8320 | } else |
74cfd7ac | 8321 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 8322 | |
74cfd7ac | 8323 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
8324 | POSTING_READ(PCH_DREF_CONTROL); |
8325 | udelay(200); | |
8326 | } else { | |
8327 | DRM_DEBUG_KMS("Disabling SSC entirely\n"); | |
8328 | ||
74cfd7ac | 8329 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
199e5d79 KP |
8330 | |
8331 | /* Turn off CPU output */ | |
74cfd7ac | 8332 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 8333 | |
74cfd7ac | 8334 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
8335 | POSTING_READ(PCH_DREF_CONTROL); |
8336 | udelay(200); | |
8337 | ||
8338 | /* Turn off the SSC source */ | |
74cfd7ac CW |
8339 | val &= ~DREF_SSC_SOURCE_MASK; |
8340 | val |= DREF_SSC_SOURCE_DISABLE; | |
199e5d79 KP |
8341 | |
8342 | /* Turn off SSC1 */ | |
74cfd7ac | 8343 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 | 8344 | |
74cfd7ac | 8345 | I915_WRITE(PCH_DREF_CONTROL, val); |
13d83a67 JB |
8346 | POSTING_READ(PCH_DREF_CONTROL); |
8347 | udelay(200); | |
8348 | } | |
74cfd7ac CW |
8349 | |
8350 | BUG_ON(val != final); | |
13d83a67 JB |
8351 | } |
8352 | ||
f31f2d55 | 8353 | static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv) |
dde86e2d | 8354 | { |
f31f2d55 | 8355 | uint32_t tmp; |
dde86e2d | 8356 | |
0ff066a9 PZ |
8357 | tmp = I915_READ(SOUTH_CHICKEN2); |
8358 | tmp |= FDI_MPHY_IOSFSB_RESET_CTL; | |
8359 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 8360 | |
0ff066a9 PZ |
8361 | if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) & |
8362 | FDI_MPHY_IOSFSB_RESET_STATUS, 100)) | |
8363 | DRM_ERROR("FDI mPHY reset assert timeout\n"); | |
dde86e2d | 8364 | |
0ff066a9 PZ |
8365 | tmp = I915_READ(SOUTH_CHICKEN2); |
8366 | tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL; | |
8367 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 8368 | |
0ff066a9 PZ |
8369 | if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) & |
8370 | FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100)) | |
8371 | DRM_ERROR("FDI mPHY reset de-assert timeout\n"); | |
f31f2d55 PZ |
8372 | } |
8373 | ||
8374 | /* WaMPhyProgramming:hsw */ | |
8375 | static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv) | |
8376 | { | |
8377 | uint32_t tmp; | |
dde86e2d PZ |
8378 | |
8379 | tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY); | |
8380 | tmp &= ~(0xFF << 24); | |
8381 | tmp |= (0x12 << 24); | |
8382 | intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY); | |
8383 | ||
dde86e2d PZ |
8384 | tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY); |
8385 | tmp |= (1 << 11); | |
8386 | intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY); | |
8387 | ||
8388 | tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY); | |
8389 | tmp |= (1 << 11); | |
8390 | intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY); | |
8391 | ||
dde86e2d PZ |
8392 | tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY); |
8393 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
8394 | intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY); | |
8395 | ||
8396 | tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY); | |
8397 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
8398 | intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY); | |
8399 | ||
0ff066a9 PZ |
8400 | tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY); |
8401 | tmp &= ~(7 << 13); | |
8402 | tmp |= (5 << 13); | |
8403 | intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY); | |
dde86e2d | 8404 | |
0ff066a9 PZ |
8405 | tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY); |
8406 | tmp &= ~(7 << 13); | |
8407 | tmp |= (5 << 13); | |
8408 | intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY); | |
dde86e2d PZ |
8409 | |
8410 | tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY); | |
8411 | tmp &= ~0xFF; | |
8412 | tmp |= 0x1C; | |
8413 | intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY); | |
8414 | ||
8415 | tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY); | |
8416 | tmp &= ~0xFF; | |
8417 | tmp |= 0x1C; | |
8418 | intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY); | |
8419 | ||
8420 | tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY); | |
8421 | tmp &= ~(0xFF << 16); | |
8422 | tmp |= (0x1C << 16); | |
8423 | intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY); | |
8424 | ||
8425 | tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY); | |
8426 | tmp &= ~(0xFF << 16); | |
8427 | tmp |= (0x1C << 16); | |
8428 | intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY); | |
8429 | ||
0ff066a9 PZ |
8430 | tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY); |
8431 | tmp |= (1 << 27); | |
8432 | intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY); | |
dde86e2d | 8433 | |
0ff066a9 PZ |
8434 | tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY); |
8435 | tmp |= (1 << 27); | |
8436 | intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY); | |
dde86e2d | 8437 | |
0ff066a9 PZ |
8438 | tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY); |
8439 | tmp &= ~(0xF << 28); | |
8440 | tmp |= (4 << 28); | |
8441 | intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY); | |
dde86e2d | 8442 | |
0ff066a9 PZ |
8443 | tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY); |
8444 | tmp &= ~(0xF << 28); | |
8445 | tmp |= (4 << 28); | |
8446 | intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY); | |
f31f2d55 PZ |
8447 | } |
8448 | ||
2fa86a1f PZ |
8449 | /* Implements 3 different sequences from BSpec chapter "Display iCLK |
8450 | * Programming" based on the parameters passed: | |
8451 | * - Sequence to enable CLKOUT_DP | |
8452 | * - Sequence to enable CLKOUT_DP without spread | |
8453 | * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O | |
8454 | */ | |
8455 | static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread, | |
8456 | bool with_fdi) | |
f31f2d55 PZ |
8457 | { |
8458 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa86a1f PZ |
8459 | uint32_t reg, tmp; |
8460 | ||
8461 | if (WARN(with_fdi && !with_spread, "FDI requires downspread\n")) | |
8462 | with_spread = true; | |
c2699524 | 8463 | if (WARN(HAS_PCH_LPT_LP(dev) && with_fdi, "LP PCH doesn't have FDI\n")) |
2fa86a1f | 8464 | with_fdi = false; |
f31f2d55 | 8465 | |
a580516d | 8466 | mutex_lock(&dev_priv->sb_lock); |
f31f2d55 PZ |
8467 | |
8468 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8469 | tmp &= ~SBI_SSCCTL_DISABLE; | |
8470 | tmp |= SBI_SSCCTL_PATHALT; | |
8471 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8472 | ||
8473 | udelay(24); | |
8474 | ||
2fa86a1f PZ |
8475 | if (with_spread) { |
8476 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8477 | tmp &= ~SBI_SSCCTL_PATHALT; | |
8478 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
f31f2d55 | 8479 | |
2fa86a1f PZ |
8480 | if (with_fdi) { |
8481 | lpt_reset_fdi_mphy(dev_priv); | |
8482 | lpt_program_fdi_mphy(dev_priv); | |
8483 | } | |
8484 | } | |
dde86e2d | 8485 | |
c2699524 | 8486 | reg = HAS_PCH_LPT_LP(dev) ? SBI_GEN0 : SBI_DBUFF0; |
2fa86a1f PZ |
8487 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); |
8488 | tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
8489 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
c00db246 | 8490 | |
a580516d | 8491 | mutex_unlock(&dev_priv->sb_lock); |
dde86e2d PZ |
8492 | } |
8493 | ||
47701c3b PZ |
8494 | /* Sequence to disable CLKOUT_DP */ |
8495 | static void lpt_disable_clkout_dp(struct drm_device *dev) | |
8496 | { | |
8497 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8498 | uint32_t reg, tmp; | |
8499 | ||
a580516d | 8500 | mutex_lock(&dev_priv->sb_lock); |
47701c3b | 8501 | |
c2699524 | 8502 | reg = HAS_PCH_LPT_LP(dev) ? SBI_GEN0 : SBI_DBUFF0; |
47701c3b PZ |
8503 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); |
8504 | tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
8505 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
8506 | ||
8507 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8508 | if (!(tmp & SBI_SSCCTL_DISABLE)) { | |
8509 | if (!(tmp & SBI_SSCCTL_PATHALT)) { | |
8510 | tmp |= SBI_SSCCTL_PATHALT; | |
8511 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8512 | udelay(32); | |
8513 | } | |
8514 | tmp |= SBI_SSCCTL_DISABLE; | |
8515 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8516 | } | |
8517 | ||
a580516d | 8518 | mutex_unlock(&dev_priv->sb_lock); |
47701c3b PZ |
8519 | } |
8520 | ||
f7be2c21 VS |
8521 | #define BEND_IDX(steps) ((50 + (steps)) / 5) |
8522 | ||
8523 | static const uint16_t sscdivintphase[] = { | |
8524 | [BEND_IDX( 50)] = 0x3B23, | |
8525 | [BEND_IDX( 45)] = 0x3B23, | |
8526 | [BEND_IDX( 40)] = 0x3C23, | |
8527 | [BEND_IDX( 35)] = 0x3C23, | |
8528 | [BEND_IDX( 30)] = 0x3D23, | |
8529 | [BEND_IDX( 25)] = 0x3D23, | |
8530 | [BEND_IDX( 20)] = 0x3E23, | |
8531 | [BEND_IDX( 15)] = 0x3E23, | |
8532 | [BEND_IDX( 10)] = 0x3F23, | |
8533 | [BEND_IDX( 5)] = 0x3F23, | |
8534 | [BEND_IDX( 0)] = 0x0025, | |
8535 | [BEND_IDX( -5)] = 0x0025, | |
8536 | [BEND_IDX(-10)] = 0x0125, | |
8537 | [BEND_IDX(-15)] = 0x0125, | |
8538 | [BEND_IDX(-20)] = 0x0225, | |
8539 | [BEND_IDX(-25)] = 0x0225, | |
8540 | [BEND_IDX(-30)] = 0x0325, | |
8541 | [BEND_IDX(-35)] = 0x0325, | |
8542 | [BEND_IDX(-40)] = 0x0425, | |
8543 | [BEND_IDX(-45)] = 0x0425, | |
8544 | [BEND_IDX(-50)] = 0x0525, | |
8545 | }; | |
8546 | ||
8547 | /* | |
8548 | * Bend CLKOUT_DP | |
8549 | * steps -50 to 50 inclusive, in steps of 5 | |
8550 | * < 0 slow down the clock, > 0 speed up the clock, 0 == no bend (135MHz) | |
8551 | * change in clock period = -(steps / 10) * 5.787 ps | |
8552 | */ | |
8553 | static void lpt_bend_clkout_dp(struct drm_i915_private *dev_priv, int steps) | |
8554 | { | |
8555 | uint32_t tmp; | |
8556 | int idx = BEND_IDX(steps); | |
8557 | ||
8558 | if (WARN_ON(steps % 5 != 0)) | |
8559 | return; | |
8560 | ||
8561 | if (WARN_ON(idx >= ARRAY_SIZE(sscdivintphase))) | |
8562 | return; | |
8563 | ||
8564 | mutex_lock(&dev_priv->sb_lock); | |
8565 | ||
8566 | if (steps % 10 != 0) | |
8567 | tmp = 0xAAAAAAAB; | |
8568 | else | |
8569 | tmp = 0x00000000; | |
8570 | intel_sbi_write(dev_priv, SBI_SSCDITHPHASE, tmp, SBI_ICLK); | |
8571 | ||
8572 | tmp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE, SBI_ICLK); | |
8573 | tmp &= 0xffff0000; | |
8574 | tmp |= sscdivintphase[idx]; | |
8575 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE, tmp, SBI_ICLK); | |
8576 | ||
8577 | mutex_unlock(&dev_priv->sb_lock); | |
8578 | } | |
8579 | ||
8580 | #undef BEND_IDX | |
8581 | ||
bf8fa3d3 PZ |
8582 | static void lpt_init_pch_refclk(struct drm_device *dev) |
8583 | { | |
bf8fa3d3 PZ |
8584 | struct intel_encoder *encoder; |
8585 | bool has_vga = false; | |
8586 | ||
b2784e15 | 8587 | for_each_intel_encoder(dev, encoder) { |
bf8fa3d3 PZ |
8588 | switch (encoder->type) { |
8589 | case INTEL_OUTPUT_ANALOG: | |
8590 | has_vga = true; | |
8591 | break; | |
6847d71b PZ |
8592 | default: |
8593 | break; | |
bf8fa3d3 PZ |
8594 | } |
8595 | } | |
8596 | ||
f7be2c21 VS |
8597 | if (has_vga) { |
8598 | lpt_bend_clkout_dp(to_i915(dev), 0); | |
47701c3b | 8599 | lpt_enable_clkout_dp(dev, true, true); |
f7be2c21 | 8600 | } else { |
47701c3b | 8601 | lpt_disable_clkout_dp(dev); |
f7be2c21 | 8602 | } |
bf8fa3d3 PZ |
8603 | } |
8604 | ||
dde86e2d PZ |
8605 | /* |
8606 | * Initialize reference clocks when the driver loads | |
8607 | */ | |
8608 | void intel_init_pch_refclk(struct drm_device *dev) | |
8609 | { | |
8610 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
8611 | ironlake_init_pch_refclk(dev); | |
8612 | else if (HAS_PCH_LPT(dev)) | |
8613 | lpt_init_pch_refclk(dev); | |
8614 | } | |
8615 | ||
6ff93609 | 8616 | static void ironlake_set_pipeconf(struct drm_crtc *crtc) |
79e53945 | 8617 | { |
c8203565 | 8618 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; |
79e53945 JB |
8619 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8620 | int pipe = intel_crtc->pipe; | |
c8203565 PZ |
8621 | uint32_t val; |
8622 | ||
78114071 | 8623 | val = 0; |
c8203565 | 8624 | |
6e3c9717 | 8625 | switch (intel_crtc->config->pipe_bpp) { |
c8203565 | 8626 | case 18: |
dfd07d72 | 8627 | val |= PIPECONF_6BPC; |
c8203565 PZ |
8628 | break; |
8629 | case 24: | |
dfd07d72 | 8630 | val |= PIPECONF_8BPC; |
c8203565 PZ |
8631 | break; |
8632 | case 30: | |
dfd07d72 | 8633 | val |= PIPECONF_10BPC; |
c8203565 PZ |
8634 | break; |
8635 | case 36: | |
dfd07d72 | 8636 | val |= PIPECONF_12BPC; |
c8203565 PZ |
8637 | break; |
8638 | default: | |
cc769b62 PZ |
8639 | /* Case prevented by intel_choose_pipe_bpp_dither. */ |
8640 | BUG(); | |
c8203565 PZ |
8641 | } |
8642 | ||
6e3c9717 | 8643 | if (intel_crtc->config->dither) |
c8203565 PZ |
8644 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
8645 | ||
6e3c9717 | 8646 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
c8203565 PZ |
8647 | val |= PIPECONF_INTERLACED_ILK; |
8648 | else | |
8649 | val |= PIPECONF_PROGRESSIVE; | |
8650 | ||
6e3c9717 | 8651 | if (intel_crtc->config->limited_color_range) |
3685a8f3 | 8652 | val |= PIPECONF_COLOR_RANGE_SELECT; |
3685a8f3 | 8653 | |
c8203565 PZ |
8654 | I915_WRITE(PIPECONF(pipe), val); |
8655 | POSTING_READ(PIPECONF(pipe)); | |
8656 | } | |
8657 | ||
6ff93609 | 8658 | static void haswell_set_pipeconf(struct drm_crtc *crtc) |
ee2b0b38 | 8659 | { |
391bf048 | 8660 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; |
ee2b0b38 | 8661 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6e3c9717 | 8662 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
391bf048 | 8663 | u32 val = 0; |
ee2b0b38 | 8664 | |
391bf048 | 8665 | if (IS_HASWELL(dev_priv) && intel_crtc->config->dither) |
ee2b0b38 PZ |
8666 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
8667 | ||
6e3c9717 | 8668 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
ee2b0b38 PZ |
8669 | val |= PIPECONF_INTERLACED_ILK; |
8670 | else | |
8671 | val |= PIPECONF_PROGRESSIVE; | |
8672 | ||
702e7a56 PZ |
8673 | I915_WRITE(PIPECONF(cpu_transcoder), val); |
8674 | POSTING_READ(PIPECONF(cpu_transcoder)); | |
391bf048 JN |
8675 | } |
8676 | ||
391bf048 JN |
8677 | static void haswell_set_pipemisc(struct drm_crtc *crtc) |
8678 | { | |
8679 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; | |
8680 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
756f85cf | 8681 | |
391bf048 JN |
8682 | if (IS_BROADWELL(dev_priv) || INTEL_INFO(dev_priv)->gen >= 9) { |
8683 | u32 val = 0; | |
756f85cf | 8684 | |
6e3c9717 | 8685 | switch (intel_crtc->config->pipe_bpp) { |
756f85cf PZ |
8686 | case 18: |
8687 | val |= PIPEMISC_DITHER_6_BPC; | |
8688 | break; | |
8689 | case 24: | |
8690 | val |= PIPEMISC_DITHER_8_BPC; | |
8691 | break; | |
8692 | case 30: | |
8693 | val |= PIPEMISC_DITHER_10_BPC; | |
8694 | break; | |
8695 | case 36: | |
8696 | val |= PIPEMISC_DITHER_12_BPC; | |
8697 | break; | |
8698 | default: | |
8699 | /* Case prevented by pipe_config_set_bpp. */ | |
8700 | BUG(); | |
8701 | } | |
8702 | ||
6e3c9717 | 8703 | if (intel_crtc->config->dither) |
756f85cf PZ |
8704 | val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP; |
8705 | ||
391bf048 | 8706 | I915_WRITE(PIPEMISC(intel_crtc->pipe), val); |
756f85cf | 8707 | } |
ee2b0b38 PZ |
8708 | } |
8709 | ||
d4b1931c PZ |
8710 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp) |
8711 | { | |
8712 | /* | |
8713 | * Account for spread spectrum to avoid | |
8714 | * oversubscribing the link. Max center spread | |
8715 | * is 2.5%; use 5% for safety's sake. | |
8716 | */ | |
8717 | u32 bps = target_clock * bpp * 21 / 20; | |
619d4d04 | 8718 | return DIV_ROUND_UP(bps, link_bw * 8); |
d4b1931c PZ |
8719 | } |
8720 | ||
7429e9d4 | 8721 | static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor) |
6cf86a5e | 8722 | { |
7429e9d4 | 8723 | return i9xx_dpll_compute_m(dpll) < factor * dpll->n; |
f48d8f23 PZ |
8724 | } |
8725 | ||
b75ca6f6 ACO |
8726 | static void ironlake_compute_dpll(struct intel_crtc *intel_crtc, |
8727 | struct intel_crtc_state *crtc_state, | |
9e2c8475 | 8728 | struct dpll *reduced_clock) |
79e53945 | 8729 | { |
de13a2e3 | 8730 | struct drm_crtc *crtc = &intel_crtc->base; |
79e53945 JB |
8731 | struct drm_device *dev = crtc->dev; |
8732 | struct drm_i915_private *dev_priv = dev->dev_private; | |
55bb9992 | 8733 | struct drm_atomic_state *state = crtc_state->base.state; |
da3ced29 | 8734 | struct drm_connector *connector; |
55bb9992 ACO |
8735 | struct drm_connector_state *connector_state; |
8736 | struct intel_encoder *encoder; | |
b75ca6f6 | 8737 | u32 dpll, fp, fp2; |
ceb41007 | 8738 | int factor, i; |
09ede541 | 8739 | bool is_lvds = false, is_sdvo = false; |
79e53945 | 8740 | |
da3ced29 | 8741 | for_each_connector_in_state(state, connector, connector_state, i) { |
55bb9992 ACO |
8742 | if (connector_state->crtc != crtc_state->base.crtc) |
8743 | continue; | |
8744 | ||
8745 | encoder = to_intel_encoder(connector_state->best_encoder); | |
8746 | ||
8747 | switch (encoder->type) { | |
79e53945 JB |
8748 | case INTEL_OUTPUT_LVDS: |
8749 | is_lvds = true; | |
8750 | break; | |
8751 | case INTEL_OUTPUT_SDVO: | |
7d57382e | 8752 | case INTEL_OUTPUT_HDMI: |
79e53945 | 8753 | is_sdvo = true; |
79e53945 | 8754 | break; |
6847d71b PZ |
8755 | default: |
8756 | break; | |
79e53945 JB |
8757 | } |
8758 | } | |
79e53945 | 8759 | |
c1858123 | 8760 | /* Enable autotuning of the PLL clock (if permissible) */ |
8febb297 EA |
8761 | factor = 21; |
8762 | if (is_lvds) { | |
8763 | if ((intel_panel_use_ssc(dev_priv) && | |
e91e941b | 8764 | dev_priv->vbt.lvds_ssc_freq == 100000) || |
f0b44056 | 8765 | (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev))) |
8febb297 | 8766 | factor = 25; |
190f68c5 | 8767 | } else if (crtc_state->sdvo_tv_clock) |
8febb297 | 8768 | factor = 20; |
c1858123 | 8769 | |
b75ca6f6 ACO |
8770 | fp = i9xx_dpll_compute_fp(&crtc_state->dpll); |
8771 | ||
190f68c5 | 8772 | if (ironlake_needs_fb_cb_tune(&crtc_state->dpll, factor)) |
b75ca6f6 ACO |
8773 | fp |= FP_CB_TUNE; |
8774 | ||
8775 | if (reduced_clock) { | |
8776 | fp2 = i9xx_dpll_compute_fp(reduced_clock); | |
2c07245f | 8777 | |
b75ca6f6 ACO |
8778 | if (reduced_clock->m < factor * reduced_clock->n) |
8779 | fp2 |= FP_CB_TUNE; | |
8780 | } else { | |
8781 | fp2 = fp; | |
8782 | } | |
9a7c7890 | 8783 | |
5eddb70b | 8784 | dpll = 0; |
2c07245f | 8785 | |
a07d6787 EA |
8786 | if (is_lvds) |
8787 | dpll |= DPLLB_MODE_LVDS; | |
8788 | else | |
8789 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
198a037f | 8790 | |
190f68c5 | 8791 | dpll |= (crtc_state->pixel_multiplier - 1) |
ef1b460d | 8792 | << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT; |
198a037f DV |
8793 | |
8794 | if (is_sdvo) | |
4a33e48d | 8795 | dpll |= DPLL_SDVO_HIGH_SPEED; |
190f68c5 | 8796 | if (crtc_state->has_dp_encoder) |
4a33e48d | 8797 | dpll |= DPLL_SDVO_HIGH_SPEED; |
79e53945 | 8798 | |
a07d6787 | 8799 | /* compute bitmask from p1 value */ |
190f68c5 | 8800 | dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
a07d6787 | 8801 | /* also FPA1 */ |
190f68c5 | 8802 | dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; |
a07d6787 | 8803 | |
190f68c5 | 8804 | switch (crtc_state->dpll.p2) { |
a07d6787 EA |
8805 | case 5: |
8806 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
8807 | break; | |
8808 | case 7: | |
8809 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
8810 | break; | |
8811 | case 10: | |
8812 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
8813 | break; | |
8814 | case 14: | |
8815 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
8816 | break; | |
79e53945 JB |
8817 | } |
8818 | ||
ceb41007 | 8819 | if (is_lvds && intel_panel_use_ssc(dev_priv)) |
43565a06 | 8820 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
79e53945 JB |
8821 | else |
8822 | dpll |= PLL_REF_INPUT_DREFCLK; | |
8823 | ||
b75ca6f6 ACO |
8824 | dpll |= DPLL_VCO_ENABLE; |
8825 | ||
8826 | crtc_state->dpll_hw_state.dpll = dpll; | |
8827 | crtc_state->dpll_hw_state.fp0 = fp; | |
8828 | crtc_state->dpll_hw_state.fp1 = fp2; | |
de13a2e3 PZ |
8829 | } |
8830 | ||
190f68c5 ACO |
8831 | static int ironlake_crtc_compute_clock(struct intel_crtc *crtc, |
8832 | struct intel_crtc_state *crtc_state) | |
de13a2e3 | 8833 | { |
997c030c ACO |
8834 | struct drm_device *dev = crtc->base.dev; |
8835 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9e2c8475 | 8836 | struct dpll reduced_clock; |
7ed9f894 | 8837 | bool has_reduced_clock = false; |
e2b78267 | 8838 | struct intel_shared_dpll *pll; |
1b6f4958 | 8839 | const struct intel_limit *limit; |
997c030c | 8840 | int refclk = 120000; |
de13a2e3 | 8841 | |
dd3cd74a ACO |
8842 | memset(&crtc_state->dpll_hw_state, 0, |
8843 | sizeof(crtc_state->dpll_hw_state)); | |
8844 | ||
ded220e2 ACO |
8845 | crtc->lowfreq_avail = false; |
8846 | ||
8847 | /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */ | |
8848 | if (!crtc_state->has_pch_encoder) | |
8849 | return 0; | |
79e53945 | 8850 | |
997c030c ACO |
8851 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
8852 | if (intel_panel_use_ssc(dev_priv)) { | |
8853 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", | |
8854 | dev_priv->vbt.lvds_ssc_freq); | |
8855 | refclk = dev_priv->vbt.lvds_ssc_freq; | |
8856 | } | |
8857 | ||
8858 | if (intel_is_dual_link_lvds(dev)) { | |
8859 | if (refclk == 100000) | |
8860 | limit = &intel_limits_ironlake_dual_lvds_100m; | |
8861 | else | |
8862 | limit = &intel_limits_ironlake_dual_lvds; | |
8863 | } else { | |
8864 | if (refclk == 100000) | |
8865 | limit = &intel_limits_ironlake_single_lvds_100m; | |
8866 | else | |
8867 | limit = &intel_limits_ironlake_single_lvds; | |
8868 | } | |
8869 | } else { | |
8870 | limit = &intel_limits_ironlake_dac; | |
8871 | } | |
8872 | ||
364ee29d | 8873 | if (!crtc_state->clock_set && |
997c030c ACO |
8874 | !g4x_find_best_dpll(limit, crtc_state, crtc_state->port_clock, |
8875 | refclk, NULL, &crtc_state->dpll)) { | |
364ee29d ACO |
8876 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
8877 | return -EINVAL; | |
f47709a9 | 8878 | } |
79e53945 | 8879 | |
b75ca6f6 ACO |
8880 | ironlake_compute_dpll(crtc, crtc_state, |
8881 | has_reduced_clock ? &reduced_clock : NULL); | |
66e985c0 | 8882 | |
ded220e2 ACO |
8883 | pll = intel_get_shared_dpll(crtc, crtc_state, NULL); |
8884 | if (pll == NULL) { | |
8885 | DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n", | |
8886 | pipe_name(crtc->pipe)); | |
8887 | return -EINVAL; | |
3fb37703 | 8888 | } |
79e53945 | 8889 | |
ded220e2 ACO |
8890 | if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) && |
8891 | has_reduced_clock) | |
c7653199 | 8892 | crtc->lowfreq_avail = true; |
e2b78267 | 8893 | |
c8f7a0db | 8894 | return 0; |
79e53945 JB |
8895 | } |
8896 | ||
eb14cb74 VS |
8897 | static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc, |
8898 | struct intel_link_m_n *m_n) | |
8899 | { | |
8900 | struct drm_device *dev = crtc->base.dev; | |
8901 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8902 | enum pipe pipe = crtc->pipe; | |
8903 | ||
8904 | m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe)); | |
8905 | m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe)); | |
8906 | m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
8907 | & ~TU_SIZE_MASK; | |
8908 | m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe)); | |
8909 | m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
8910 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
8911 | } | |
8912 | ||
8913 | static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc, | |
8914 | enum transcoder transcoder, | |
b95af8be VK |
8915 | struct intel_link_m_n *m_n, |
8916 | struct intel_link_m_n *m2_n2) | |
72419203 DV |
8917 | { |
8918 | struct drm_device *dev = crtc->base.dev; | |
8919 | struct drm_i915_private *dev_priv = dev->dev_private; | |
eb14cb74 | 8920 | enum pipe pipe = crtc->pipe; |
72419203 | 8921 | |
eb14cb74 VS |
8922 | if (INTEL_INFO(dev)->gen >= 5) { |
8923 | m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder)); | |
8924 | m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder)); | |
8925 | m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder)) | |
8926 | & ~TU_SIZE_MASK; | |
8927 | m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder)); | |
8928 | m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder)) | |
8929 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
b95af8be VK |
8930 | /* Read M2_N2 registers only for gen < 8 (M2_N2 available for |
8931 | * gen < 8) and if DRRS is supported (to make sure the | |
8932 | * registers are not unnecessarily read). | |
8933 | */ | |
8934 | if (m2_n2 && INTEL_INFO(dev)->gen < 8 && | |
6e3c9717 | 8935 | crtc->config->has_drrs) { |
b95af8be VK |
8936 | m2_n2->link_m = I915_READ(PIPE_LINK_M2(transcoder)); |
8937 | m2_n2->link_n = I915_READ(PIPE_LINK_N2(transcoder)); | |
8938 | m2_n2->gmch_m = I915_READ(PIPE_DATA_M2(transcoder)) | |
8939 | & ~TU_SIZE_MASK; | |
8940 | m2_n2->gmch_n = I915_READ(PIPE_DATA_N2(transcoder)); | |
8941 | m2_n2->tu = ((I915_READ(PIPE_DATA_M2(transcoder)) | |
8942 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
8943 | } | |
eb14cb74 VS |
8944 | } else { |
8945 | m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe)); | |
8946 | m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe)); | |
8947 | m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe)) | |
8948 | & ~TU_SIZE_MASK; | |
8949 | m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe)); | |
8950 | m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe)) | |
8951 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
8952 | } | |
8953 | } | |
8954 | ||
8955 | void intel_dp_get_m_n(struct intel_crtc *crtc, | |
5cec258b | 8956 | struct intel_crtc_state *pipe_config) |
eb14cb74 | 8957 | { |
681a8504 | 8958 | if (pipe_config->has_pch_encoder) |
eb14cb74 VS |
8959 | intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n); |
8960 | else | |
8961 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
b95af8be VK |
8962 | &pipe_config->dp_m_n, |
8963 | &pipe_config->dp_m2_n2); | |
eb14cb74 | 8964 | } |
72419203 | 8965 | |
eb14cb74 | 8966 | static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc, |
5cec258b | 8967 | struct intel_crtc_state *pipe_config) |
eb14cb74 VS |
8968 | { |
8969 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
b95af8be | 8970 | &pipe_config->fdi_m_n, NULL); |
72419203 DV |
8971 | } |
8972 | ||
bd2e244f | 8973 | static void skylake_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 8974 | struct intel_crtc_state *pipe_config) |
bd2e244f JB |
8975 | { |
8976 | struct drm_device *dev = crtc->base.dev; | |
8977 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a1b2278e CK |
8978 | struct intel_crtc_scaler_state *scaler_state = &pipe_config->scaler_state; |
8979 | uint32_t ps_ctrl = 0; | |
8980 | int id = -1; | |
8981 | int i; | |
bd2e244f | 8982 | |
a1b2278e CK |
8983 | /* find scaler attached to this pipe */ |
8984 | for (i = 0; i < crtc->num_scalers; i++) { | |
8985 | ps_ctrl = I915_READ(SKL_PS_CTRL(crtc->pipe, i)); | |
8986 | if (ps_ctrl & PS_SCALER_EN && !(ps_ctrl & PS_PLANE_SEL_MASK)) { | |
8987 | id = i; | |
8988 | pipe_config->pch_pfit.enabled = true; | |
8989 | pipe_config->pch_pfit.pos = I915_READ(SKL_PS_WIN_POS(crtc->pipe, i)); | |
8990 | pipe_config->pch_pfit.size = I915_READ(SKL_PS_WIN_SZ(crtc->pipe, i)); | |
8991 | break; | |
8992 | } | |
8993 | } | |
bd2e244f | 8994 | |
a1b2278e CK |
8995 | scaler_state->scaler_id = id; |
8996 | if (id >= 0) { | |
8997 | scaler_state->scaler_users |= (1 << SKL_CRTC_INDEX); | |
8998 | } else { | |
8999 | scaler_state->scaler_users &= ~(1 << SKL_CRTC_INDEX); | |
bd2e244f JB |
9000 | } |
9001 | } | |
9002 | ||
5724dbd1 DL |
9003 | static void |
9004 | skylake_get_initial_plane_config(struct intel_crtc *crtc, | |
9005 | struct intel_initial_plane_config *plane_config) | |
bc8d7dff DL |
9006 | { |
9007 | struct drm_device *dev = crtc->base.dev; | |
9008 | struct drm_i915_private *dev_priv = dev->dev_private; | |
40f46283 | 9009 | u32 val, base, offset, stride_mult, tiling; |
bc8d7dff DL |
9010 | int pipe = crtc->pipe; |
9011 | int fourcc, pixel_format; | |
6761dd31 | 9012 | unsigned int aligned_height; |
bc8d7dff | 9013 | struct drm_framebuffer *fb; |
1b842c89 | 9014 | struct intel_framebuffer *intel_fb; |
bc8d7dff | 9015 | |
d9806c9f | 9016 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 9017 | if (!intel_fb) { |
bc8d7dff DL |
9018 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
9019 | return; | |
9020 | } | |
9021 | ||
1b842c89 DL |
9022 | fb = &intel_fb->base; |
9023 | ||
bc8d7dff | 9024 | val = I915_READ(PLANE_CTL(pipe, 0)); |
42a7b088 DL |
9025 | if (!(val & PLANE_CTL_ENABLE)) |
9026 | goto error; | |
9027 | ||
bc8d7dff DL |
9028 | pixel_format = val & PLANE_CTL_FORMAT_MASK; |
9029 | fourcc = skl_format_to_fourcc(pixel_format, | |
9030 | val & PLANE_CTL_ORDER_RGBX, | |
9031 | val & PLANE_CTL_ALPHA_MASK); | |
9032 | fb->pixel_format = fourcc; | |
9033 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
9034 | ||
40f46283 DL |
9035 | tiling = val & PLANE_CTL_TILED_MASK; |
9036 | switch (tiling) { | |
9037 | case PLANE_CTL_TILED_LINEAR: | |
9038 | fb->modifier[0] = DRM_FORMAT_MOD_NONE; | |
9039 | break; | |
9040 | case PLANE_CTL_TILED_X: | |
9041 | plane_config->tiling = I915_TILING_X; | |
9042 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; | |
9043 | break; | |
9044 | case PLANE_CTL_TILED_Y: | |
9045 | fb->modifier[0] = I915_FORMAT_MOD_Y_TILED; | |
9046 | break; | |
9047 | case PLANE_CTL_TILED_YF: | |
9048 | fb->modifier[0] = I915_FORMAT_MOD_Yf_TILED; | |
9049 | break; | |
9050 | default: | |
9051 | MISSING_CASE(tiling); | |
9052 | goto error; | |
9053 | } | |
9054 | ||
bc8d7dff DL |
9055 | base = I915_READ(PLANE_SURF(pipe, 0)) & 0xfffff000; |
9056 | plane_config->base = base; | |
9057 | ||
9058 | offset = I915_READ(PLANE_OFFSET(pipe, 0)); | |
9059 | ||
9060 | val = I915_READ(PLANE_SIZE(pipe, 0)); | |
9061 | fb->height = ((val >> 16) & 0xfff) + 1; | |
9062 | fb->width = ((val >> 0) & 0x1fff) + 1; | |
9063 | ||
9064 | val = I915_READ(PLANE_STRIDE(pipe, 0)); | |
7b49f948 | 9065 | stride_mult = intel_fb_stride_alignment(dev_priv, fb->modifier[0], |
40f46283 | 9066 | fb->pixel_format); |
bc8d7dff DL |
9067 | fb->pitches[0] = (val & 0x3ff) * stride_mult; |
9068 | ||
9069 | aligned_height = intel_fb_align_height(dev, fb->height, | |
091df6cb DV |
9070 | fb->pixel_format, |
9071 | fb->modifier[0]); | |
bc8d7dff | 9072 | |
f37b5c2b | 9073 | plane_config->size = fb->pitches[0] * aligned_height; |
bc8d7dff DL |
9074 | |
9075 | DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", | |
9076 | pipe_name(pipe), fb->width, fb->height, | |
9077 | fb->bits_per_pixel, base, fb->pitches[0], | |
9078 | plane_config->size); | |
9079 | ||
2d14030b | 9080 | plane_config->fb = intel_fb; |
bc8d7dff DL |
9081 | return; |
9082 | ||
9083 | error: | |
9084 | kfree(fb); | |
9085 | } | |
9086 | ||
2fa2fe9a | 9087 | static void ironlake_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 9088 | struct intel_crtc_state *pipe_config) |
2fa2fe9a DV |
9089 | { |
9090 | struct drm_device *dev = crtc->base.dev; | |
9091 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9092 | uint32_t tmp; | |
9093 | ||
9094 | tmp = I915_READ(PF_CTL(crtc->pipe)); | |
9095 | ||
9096 | if (tmp & PF_ENABLE) { | |
fd4daa9c | 9097 | pipe_config->pch_pfit.enabled = true; |
2fa2fe9a DV |
9098 | pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe)); |
9099 | pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe)); | |
cb8b2a30 DV |
9100 | |
9101 | /* We currently do not free assignements of panel fitters on | |
9102 | * ivb/hsw (since we don't use the higher upscaling modes which | |
9103 | * differentiates them) so just WARN about this case for now. */ | |
9104 | if (IS_GEN7(dev)) { | |
9105 | WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) != | |
9106 | PF_PIPE_SEL_IVB(crtc->pipe)); | |
9107 | } | |
2fa2fe9a | 9108 | } |
79e53945 JB |
9109 | } |
9110 | ||
5724dbd1 DL |
9111 | static void |
9112 | ironlake_get_initial_plane_config(struct intel_crtc *crtc, | |
9113 | struct intel_initial_plane_config *plane_config) | |
4c6baa59 JB |
9114 | { |
9115 | struct drm_device *dev = crtc->base.dev; | |
9116 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9117 | u32 val, base, offset; | |
aeee5a49 | 9118 | int pipe = crtc->pipe; |
4c6baa59 | 9119 | int fourcc, pixel_format; |
6761dd31 | 9120 | unsigned int aligned_height; |
b113d5ee | 9121 | struct drm_framebuffer *fb; |
1b842c89 | 9122 | struct intel_framebuffer *intel_fb; |
4c6baa59 | 9123 | |
42a7b088 DL |
9124 | val = I915_READ(DSPCNTR(pipe)); |
9125 | if (!(val & DISPLAY_PLANE_ENABLE)) | |
9126 | return; | |
9127 | ||
d9806c9f | 9128 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 9129 | if (!intel_fb) { |
4c6baa59 JB |
9130 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
9131 | return; | |
9132 | } | |
9133 | ||
1b842c89 DL |
9134 | fb = &intel_fb->base; |
9135 | ||
18c5247e DV |
9136 | if (INTEL_INFO(dev)->gen >= 4) { |
9137 | if (val & DISPPLANE_TILED) { | |
49af449b | 9138 | plane_config->tiling = I915_TILING_X; |
18c5247e DV |
9139 | fb->modifier[0] = I915_FORMAT_MOD_X_TILED; |
9140 | } | |
9141 | } | |
4c6baa59 JB |
9142 | |
9143 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
b35d63fa | 9144 | fourcc = i9xx_format_to_fourcc(pixel_format); |
b113d5ee DL |
9145 | fb->pixel_format = fourcc; |
9146 | fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8; | |
4c6baa59 | 9147 | |
aeee5a49 | 9148 | base = I915_READ(DSPSURF(pipe)) & 0xfffff000; |
4c6baa59 | 9149 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
aeee5a49 | 9150 | offset = I915_READ(DSPOFFSET(pipe)); |
4c6baa59 | 9151 | } else { |
49af449b | 9152 | if (plane_config->tiling) |
aeee5a49 | 9153 | offset = I915_READ(DSPTILEOFF(pipe)); |
4c6baa59 | 9154 | else |
aeee5a49 | 9155 | offset = I915_READ(DSPLINOFF(pipe)); |
4c6baa59 JB |
9156 | } |
9157 | plane_config->base = base; | |
9158 | ||
9159 | val = I915_READ(PIPESRC(pipe)); | |
b113d5ee DL |
9160 | fb->width = ((val >> 16) & 0xfff) + 1; |
9161 | fb->height = ((val >> 0) & 0xfff) + 1; | |
4c6baa59 JB |
9162 | |
9163 | val = I915_READ(DSPSTRIDE(pipe)); | |
b113d5ee | 9164 | fb->pitches[0] = val & 0xffffffc0; |
4c6baa59 | 9165 | |
b113d5ee | 9166 | aligned_height = intel_fb_align_height(dev, fb->height, |
091df6cb DV |
9167 | fb->pixel_format, |
9168 | fb->modifier[0]); | |
4c6baa59 | 9169 | |
f37b5c2b | 9170 | plane_config->size = fb->pitches[0] * aligned_height; |
4c6baa59 | 9171 | |
2844a921 DL |
9172 | DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", |
9173 | pipe_name(pipe), fb->width, fb->height, | |
9174 | fb->bits_per_pixel, base, fb->pitches[0], | |
9175 | plane_config->size); | |
b113d5ee | 9176 | |
2d14030b | 9177 | plane_config->fb = intel_fb; |
4c6baa59 JB |
9178 | } |
9179 | ||
0e8ffe1b | 9180 | static bool ironlake_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 9181 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
9182 | { |
9183 | struct drm_device *dev = crtc->base.dev; | |
9184 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1729050e | 9185 | enum intel_display_power_domain power_domain; |
0e8ffe1b | 9186 | uint32_t tmp; |
1729050e | 9187 | bool ret; |
0e8ffe1b | 9188 | |
1729050e ID |
9189 | power_domain = POWER_DOMAIN_PIPE(crtc->pipe); |
9190 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) | |
930e8c9e PZ |
9191 | return false; |
9192 | ||
e143a21c | 9193 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
8106ddbd | 9194 | pipe_config->shared_dpll = NULL; |
eccb140b | 9195 | |
1729050e | 9196 | ret = false; |
0e8ffe1b DV |
9197 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
9198 | if (!(tmp & PIPECONF_ENABLE)) | |
1729050e | 9199 | goto out; |
0e8ffe1b | 9200 | |
42571aef VS |
9201 | switch (tmp & PIPECONF_BPC_MASK) { |
9202 | case PIPECONF_6BPC: | |
9203 | pipe_config->pipe_bpp = 18; | |
9204 | break; | |
9205 | case PIPECONF_8BPC: | |
9206 | pipe_config->pipe_bpp = 24; | |
9207 | break; | |
9208 | case PIPECONF_10BPC: | |
9209 | pipe_config->pipe_bpp = 30; | |
9210 | break; | |
9211 | case PIPECONF_12BPC: | |
9212 | pipe_config->pipe_bpp = 36; | |
9213 | break; | |
9214 | default: | |
9215 | break; | |
9216 | } | |
9217 | ||
b5a9fa09 DV |
9218 | if (tmp & PIPECONF_COLOR_RANGE_SELECT) |
9219 | pipe_config->limited_color_range = true; | |
9220 | ||
ab9412ba | 9221 | if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) { |
66e985c0 | 9222 | struct intel_shared_dpll *pll; |
8106ddbd | 9223 | enum intel_dpll_id pll_id; |
66e985c0 | 9224 | |
88adfff1 DV |
9225 | pipe_config->has_pch_encoder = true; |
9226 | ||
627eb5a3 DV |
9227 | tmp = I915_READ(FDI_RX_CTL(crtc->pipe)); |
9228 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
9229 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
72419203 DV |
9230 | |
9231 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
6c49f241 | 9232 | |
2d1fe073 | 9233 | if (HAS_PCH_IBX(dev_priv)) { |
d9a7bc67 ID |
9234 | /* |
9235 | * The pipe->pch transcoder and pch transcoder->pll | |
9236 | * mapping is fixed. | |
9237 | */ | |
8106ddbd | 9238 | pll_id = (enum intel_dpll_id) crtc->pipe; |
c0d43d62 DV |
9239 | } else { |
9240 | tmp = I915_READ(PCH_DPLL_SEL); | |
9241 | if (tmp & TRANS_DPLLB_SEL(crtc->pipe)) | |
8106ddbd | 9242 | pll_id = DPLL_ID_PCH_PLL_B; |
c0d43d62 | 9243 | else |
8106ddbd | 9244 | pll_id= DPLL_ID_PCH_PLL_A; |
c0d43d62 | 9245 | } |
66e985c0 | 9246 | |
8106ddbd ACO |
9247 | pipe_config->shared_dpll = |
9248 | intel_get_shared_dpll_by_id(dev_priv, pll_id); | |
9249 | pll = pipe_config->shared_dpll; | |
66e985c0 | 9250 | |
2edd6443 ACO |
9251 | WARN_ON(!pll->funcs.get_hw_state(dev_priv, pll, |
9252 | &pipe_config->dpll_hw_state)); | |
c93f54cf DV |
9253 | |
9254 | tmp = pipe_config->dpll_hw_state.dpll; | |
9255 | pipe_config->pixel_multiplier = | |
9256 | ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK) | |
9257 | >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1; | |
18442d08 VS |
9258 | |
9259 | ironlake_pch_clock_get(crtc, pipe_config); | |
6c49f241 DV |
9260 | } else { |
9261 | pipe_config->pixel_multiplier = 1; | |
627eb5a3 DV |
9262 | } |
9263 | ||
1bd1bd80 | 9264 | intel_get_pipe_timings(crtc, pipe_config); |
bc58be60 | 9265 | intel_get_pipe_src_size(crtc, pipe_config); |
1bd1bd80 | 9266 | |
2fa2fe9a DV |
9267 | ironlake_get_pfit_config(crtc, pipe_config); |
9268 | ||
1729050e ID |
9269 | ret = true; |
9270 | ||
9271 | out: | |
9272 | intel_display_power_put(dev_priv, power_domain); | |
9273 | ||
9274 | return ret; | |
0e8ffe1b DV |
9275 | } |
9276 | ||
be256dc7 PZ |
9277 | static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv) |
9278 | { | |
9279 | struct drm_device *dev = dev_priv->dev; | |
be256dc7 | 9280 | struct intel_crtc *crtc; |
be256dc7 | 9281 | |
d3fcc808 | 9282 | for_each_intel_crtc(dev, crtc) |
e2c719b7 | 9283 | I915_STATE_WARN(crtc->active, "CRTC for pipe %c enabled\n", |
be256dc7 PZ |
9284 | pipe_name(crtc->pipe)); |
9285 | ||
e2c719b7 RC |
9286 | I915_STATE_WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n"); |
9287 | I915_STATE_WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL enabled\n"); | |
01403de3 VS |
9288 | I915_STATE_WARN(I915_READ(WRPLL_CTL(0)) & WRPLL_PLL_ENABLE, "WRPLL1 enabled\n"); |
9289 | I915_STATE_WARN(I915_READ(WRPLL_CTL(1)) & WRPLL_PLL_ENABLE, "WRPLL2 enabled\n"); | |
e2c719b7 RC |
9290 | I915_STATE_WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n"); |
9291 | I915_STATE_WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE, | |
be256dc7 | 9292 | "CPU PWM1 enabled\n"); |
c5107b87 | 9293 | if (IS_HASWELL(dev)) |
e2c719b7 | 9294 | I915_STATE_WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE, |
c5107b87 | 9295 | "CPU PWM2 enabled\n"); |
e2c719b7 | 9296 | I915_STATE_WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE, |
be256dc7 | 9297 | "PCH PWM1 enabled\n"); |
e2c719b7 | 9298 | I915_STATE_WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE, |
be256dc7 | 9299 | "Utility pin enabled\n"); |
e2c719b7 | 9300 | I915_STATE_WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n"); |
be256dc7 | 9301 | |
9926ada1 PZ |
9302 | /* |
9303 | * In theory we can still leave IRQs enabled, as long as only the HPD | |
9304 | * interrupts remain enabled. We used to check for that, but since it's | |
9305 | * gen-specific and since we only disable LCPLL after we fully disable | |
9306 | * the interrupts, the check below should be enough. | |
9307 | */ | |
e2c719b7 | 9308 | I915_STATE_WARN(intel_irqs_enabled(dev_priv), "IRQs enabled\n"); |
be256dc7 PZ |
9309 | } |
9310 | ||
9ccd5aeb PZ |
9311 | static uint32_t hsw_read_dcomp(struct drm_i915_private *dev_priv) |
9312 | { | |
9313 | struct drm_device *dev = dev_priv->dev; | |
9314 | ||
9315 | if (IS_HASWELL(dev)) | |
9316 | return I915_READ(D_COMP_HSW); | |
9317 | else | |
9318 | return I915_READ(D_COMP_BDW); | |
9319 | } | |
9320 | ||
3c4c9b81 PZ |
9321 | static void hsw_write_dcomp(struct drm_i915_private *dev_priv, uint32_t val) |
9322 | { | |
9323 | struct drm_device *dev = dev_priv->dev; | |
9324 | ||
9325 | if (IS_HASWELL(dev)) { | |
9326 | mutex_lock(&dev_priv->rps.hw_lock); | |
9327 | if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP, | |
9328 | val)) | |
f475dadf | 9329 | DRM_ERROR("Failed to write to D_COMP\n"); |
3c4c9b81 PZ |
9330 | mutex_unlock(&dev_priv->rps.hw_lock); |
9331 | } else { | |
9ccd5aeb PZ |
9332 | I915_WRITE(D_COMP_BDW, val); |
9333 | POSTING_READ(D_COMP_BDW); | |
3c4c9b81 | 9334 | } |
be256dc7 PZ |
9335 | } |
9336 | ||
9337 | /* | |
9338 | * This function implements pieces of two sequences from BSpec: | |
9339 | * - Sequence for display software to disable LCPLL | |
9340 | * - Sequence for display software to allow package C8+ | |
9341 | * The steps implemented here are just the steps that actually touch the LCPLL | |
9342 | * register. Callers should take care of disabling all the display engine | |
9343 | * functions, doing the mode unset, fixing interrupts, etc. | |
9344 | */ | |
6ff58d53 PZ |
9345 | static void hsw_disable_lcpll(struct drm_i915_private *dev_priv, |
9346 | bool switch_to_fclk, bool allow_power_down) | |
be256dc7 PZ |
9347 | { |
9348 | uint32_t val; | |
9349 | ||
9350 | assert_can_disable_lcpll(dev_priv); | |
9351 | ||
9352 | val = I915_READ(LCPLL_CTL); | |
9353 | ||
9354 | if (switch_to_fclk) { | |
9355 | val |= LCPLL_CD_SOURCE_FCLK; | |
9356 | I915_WRITE(LCPLL_CTL, val); | |
9357 | ||
9358 | if (wait_for_atomic_us(I915_READ(LCPLL_CTL) & | |
9359 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
9360 | DRM_ERROR("Switching to FCLK failed\n"); | |
9361 | ||
9362 | val = I915_READ(LCPLL_CTL); | |
9363 | } | |
9364 | ||
9365 | val |= LCPLL_PLL_DISABLE; | |
9366 | I915_WRITE(LCPLL_CTL, val); | |
9367 | POSTING_READ(LCPLL_CTL); | |
9368 | ||
9369 | if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1)) | |
9370 | DRM_ERROR("LCPLL still locked\n"); | |
9371 | ||
9ccd5aeb | 9372 | val = hsw_read_dcomp(dev_priv); |
be256dc7 | 9373 | val |= D_COMP_COMP_DISABLE; |
3c4c9b81 | 9374 | hsw_write_dcomp(dev_priv, val); |
be256dc7 PZ |
9375 | ndelay(100); |
9376 | ||
9ccd5aeb PZ |
9377 | if (wait_for((hsw_read_dcomp(dev_priv) & D_COMP_RCOMP_IN_PROGRESS) == 0, |
9378 | 1)) | |
be256dc7 PZ |
9379 | DRM_ERROR("D_COMP RCOMP still in progress\n"); |
9380 | ||
9381 | if (allow_power_down) { | |
9382 | val = I915_READ(LCPLL_CTL); | |
9383 | val |= LCPLL_POWER_DOWN_ALLOW; | |
9384 | I915_WRITE(LCPLL_CTL, val); | |
9385 | POSTING_READ(LCPLL_CTL); | |
9386 | } | |
9387 | } | |
9388 | ||
9389 | /* | |
9390 | * Fully restores LCPLL, disallowing power down and switching back to LCPLL | |
9391 | * source. | |
9392 | */ | |
6ff58d53 | 9393 | static void hsw_restore_lcpll(struct drm_i915_private *dev_priv) |
be256dc7 PZ |
9394 | { |
9395 | uint32_t val; | |
9396 | ||
9397 | val = I915_READ(LCPLL_CTL); | |
9398 | ||
9399 | if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK | | |
9400 | LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK) | |
9401 | return; | |
9402 | ||
a8a8bd54 PZ |
9403 | /* |
9404 | * Make sure we're not on PC8 state before disabling PC8, otherwise | |
9405 | * we'll hang the machine. To prevent PC8 state, just enable force_wake. | |
a8a8bd54 | 9406 | */ |
59bad947 | 9407 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); |
215733fa | 9408 | |
be256dc7 PZ |
9409 | if (val & LCPLL_POWER_DOWN_ALLOW) { |
9410 | val &= ~LCPLL_POWER_DOWN_ALLOW; | |
9411 | I915_WRITE(LCPLL_CTL, val); | |
35d8f2eb | 9412 | POSTING_READ(LCPLL_CTL); |
be256dc7 PZ |
9413 | } |
9414 | ||
9ccd5aeb | 9415 | val = hsw_read_dcomp(dev_priv); |
be256dc7 PZ |
9416 | val |= D_COMP_COMP_FORCE; |
9417 | val &= ~D_COMP_COMP_DISABLE; | |
3c4c9b81 | 9418 | hsw_write_dcomp(dev_priv, val); |
be256dc7 PZ |
9419 | |
9420 | val = I915_READ(LCPLL_CTL); | |
9421 | val &= ~LCPLL_PLL_DISABLE; | |
9422 | I915_WRITE(LCPLL_CTL, val); | |
9423 | ||
9424 | if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5)) | |
9425 | DRM_ERROR("LCPLL not locked yet\n"); | |
9426 | ||
9427 | if (val & LCPLL_CD_SOURCE_FCLK) { | |
9428 | val = I915_READ(LCPLL_CTL); | |
9429 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
9430 | I915_WRITE(LCPLL_CTL, val); | |
9431 | ||
9432 | if (wait_for_atomic_us((I915_READ(LCPLL_CTL) & | |
9433 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
9434 | DRM_ERROR("Switching back to LCPLL failed\n"); | |
9435 | } | |
215733fa | 9436 | |
59bad947 | 9437 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); |
b6283055 | 9438 | intel_update_cdclk(dev_priv->dev); |
be256dc7 PZ |
9439 | } |
9440 | ||
765dab67 PZ |
9441 | /* |
9442 | * Package states C8 and deeper are really deep PC states that can only be | |
9443 | * reached when all the devices on the system allow it, so even if the graphics | |
9444 | * device allows PC8+, it doesn't mean the system will actually get to these | |
9445 | * states. Our driver only allows PC8+ when going into runtime PM. | |
9446 | * | |
9447 | * The requirements for PC8+ are that all the outputs are disabled, the power | |
9448 | * well is disabled and most interrupts are disabled, and these are also | |
9449 | * requirements for runtime PM. When these conditions are met, we manually do | |
9450 | * the other conditions: disable the interrupts, clocks and switch LCPLL refclk | |
9451 | * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard | |
9452 | * hang the machine. | |
9453 | * | |
9454 | * When we really reach PC8 or deeper states (not just when we allow it) we lose | |
9455 | * the state of some registers, so when we come back from PC8+ we need to | |
9456 | * restore this state. We don't get into PC8+ if we're not in RC6, so we don't | |
9457 | * need to take care of the registers kept by RC6. Notice that this happens even | |
9458 | * if we don't put the device in PCI D3 state (which is what currently happens | |
9459 | * because of the runtime PM support). | |
9460 | * | |
9461 | * For more, read "Display Sequences for Package C8" on the hardware | |
9462 | * documentation. | |
9463 | */ | |
a14cb6fc | 9464 | void hsw_enable_pc8(struct drm_i915_private *dev_priv) |
c67a470b | 9465 | { |
c67a470b PZ |
9466 | struct drm_device *dev = dev_priv->dev; |
9467 | uint32_t val; | |
9468 | ||
c67a470b PZ |
9469 | DRM_DEBUG_KMS("Enabling package C8+\n"); |
9470 | ||
c2699524 | 9471 | if (HAS_PCH_LPT_LP(dev)) { |
c67a470b PZ |
9472 | val = I915_READ(SOUTH_DSPCLK_GATE_D); |
9473 | val &= ~PCH_LP_PARTITION_LEVEL_DISABLE; | |
9474 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
9475 | } | |
9476 | ||
9477 | lpt_disable_clkout_dp(dev); | |
c67a470b PZ |
9478 | hsw_disable_lcpll(dev_priv, true, true); |
9479 | } | |
9480 | ||
a14cb6fc | 9481 | void hsw_disable_pc8(struct drm_i915_private *dev_priv) |
c67a470b PZ |
9482 | { |
9483 | struct drm_device *dev = dev_priv->dev; | |
9484 | uint32_t val; | |
9485 | ||
c67a470b PZ |
9486 | DRM_DEBUG_KMS("Disabling package C8+\n"); |
9487 | ||
9488 | hsw_restore_lcpll(dev_priv); | |
c67a470b PZ |
9489 | lpt_init_pch_refclk(dev); |
9490 | ||
c2699524 | 9491 | if (HAS_PCH_LPT_LP(dev)) { |
c67a470b PZ |
9492 | val = I915_READ(SOUTH_DSPCLK_GATE_D); |
9493 | val |= PCH_LP_PARTITION_LEVEL_DISABLE; | |
9494 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
9495 | } | |
c67a470b PZ |
9496 | } |
9497 | ||
27c329ed | 9498 | static void broxton_modeset_commit_cdclk(struct drm_atomic_state *old_state) |
f8437dd1 | 9499 | { |
a821fc46 | 9500 | struct drm_device *dev = old_state->dev; |
1a617b77 ML |
9501 | struct intel_atomic_state *old_intel_state = |
9502 | to_intel_atomic_state(old_state); | |
9503 | unsigned int req_cdclk = old_intel_state->dev_cdclk; | |
f8437dd1 | 9504 | |
c6c4696f | 9505 | broxton_set_cdclk(to_i915(dev), req_cdclk); |
f8437dd1 VK |
9506 | } |
9507 | ||
b432e5cf | 9508 | /* compute the max rate for new configuration */ |
27c329ed | 9509 | static int ilk_max_pixel_rate(struct drm_atomic_state *state) |
b432e5cf | 9510 | { |
565602d7 ML |
9511 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
9512 | struct drm_i915_private *dev_priv = state->dev->dev_private; | |
9513 | struct drm_crtc *crtc; | |
9514 | struct drm_crtc_state *cstate; | |
27c329ed | 9515 | struct intel_crtc_state *crtc_state; |
565602d7 ML |
9516 | unsigned max_pixel_rate = 0, i; |
9517 | enum pipe pipe; | |
b432e5cf | 9518 | |
565602d7 ML |
9519 | memcpy(intel_state->min_pixclk, dev_priv->min_pixclk, |
9520 | sizeof(intel_state->min_pixclk)); | |
27c329ed | 9521 | |
565602d7 ML |
9522 | for_each_crtc_in_state(state, crtc, cstate, i) { |
9523 | int pixel_rate; | |
27c329ed | 9524 | |
565602d7 ML |
9525 | crtc_state = to_intel_crtc_state(cstate); |
9526 | if (!crtc_state->base.enable) { | |
9527 | intel_state->min_pixclk[i] = 0; | |
b432e5cf | 9528 | continue; |
565602d7 | 9529 | } |
b432e5cf | 9530 | |
27c329ed | 9531 | pixel_rate = ilk_pipe_pixel_rate(crtc_state); |
b432e5cf VS |
9532 | |
9533 | /* pixel rate mustn't exceed 95% of cdclk with IPS on BDW */ | |
565602d7 | 9534 | if (IS_BROADWELL(dev_priv) && crtc_state->ips_enabled) |
b432e5cf VS |
9535 | pixel_rate = DIV_ROUND_UP(pixel_rate * 100, 95); |
9536 | ||
565602d7 | 9537 | intel_state->min_pixclk[i] = pixel_rate; |
b432e5cf VS |
9538 | } |
9539 | ||
565602d7 ML |
9540 | for_each_pipe(dev_priv, pipe) |
9541 | max_pixel_rate = max(intel_state->min_pixclk[pipe], max_pixel_rate); | |
9542 | ||
b432e5cf VS |
9543 | return max_pixel_rate; |
9544 | } | |
9545 | ||
9546 | static void broadwell_set_cdclk(struct drm_device *dev, int cdclk) | |
9547 | { | |
9548 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9549 | uint32_t val, data; | |
9550 | int ret; | |
9551 | ||
9552 | if (WARN((I915_READ(LCPLL_CTL) & | |
9553 | (LCPLL_PLL_DISABLE | LCPLL_PLL_LOCK | | |
9554 | LCPLL_CD_CLOCK_DISABLE | LCPLL_ROOT_CD_CLOCK_DISABLE | | |
9555 | LCPLL_CD2X_CLOCK_DISABLE | LCPLL_POWER_DOWN_ALLOW | | |
9556 | LCPLL_CD_SOURCE_FCLK)) != LCPLL_PLL_LOCK, | |
9557 | "trying to change cdclk frequency with cdclk not enabled\n")) | |
9558 | return; | |
9559 | ||
9560 | mutex_lock(&dev_priv->rps.hw_lock); | |
9561 | ret = sandybridge_pcode_write(dev_priv, | |
9562 | BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ, 0x0); | |
9563 | mutex_unlock(&dev_priv->rps.hw_lock); | |
9564 | if (ret) { | |
9565 | DRM_ERROR("failed to inform pcode about cdclk change\n"); | |
9566 | return; | |
9567 | } | |
9568 | ||
9569 | val = I915_READ(LCPLL_CTL); | |
9570 | val |= LCPLL_CD_SOURCE_FCLK; | |
9571 | I915_WRITE(LCPLL_CTL, val); | |
9572 | ||
5ba00178 TU |
9573 | if (wait_for_us(I915_READ(LCPLL_CTL) & |
9574 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
b432e5cf VS |
9575 | DRM_ERROR("Switching to FCLK failed\n"); |
9576 | ||
9577 | val = I915_READ(LCPLL_CTL); | |
9578 | val &= ~LCPLL_CLK_FREQ_MASK; | |
9579 | ||
9580 | switch (cdclk) { | |
9581 | case 450000: | |
9582 | val |= LCPLL_CLK_FREQ_450; | |
9583 | data = 0; | |
9584 | break; | |
9585 | case 540000: | |
9586 | val |= LCPLL_CLK_FREQ_54O_BDW; | |
9587 | data = 1; | |
9588 | break; | |
9589 | case 337500: | |
9590 | val |= LCPLL_CLK_FREQ_337_5_BDW; | |
9591 | data = 2; | |
9592 | break; | |
9593 | case 675000: | |
9594 | val |= LCPLL_CLK_FREQ_675_BDW; | |
9595 | data = 3; | |
9596 | break; | |
9597 | default: | |
9598 | WARN(1, "invalid cdclk frequency\n"); | |
9599 | return; | |
9600 | } | |
9601 | ||
9602 | I915_WRITE(LCPLL_CTL, val); | |
9603 | ||
9604 | val = I915_READ(LCPLL_CTL); | |
9605 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
9606 | I915_WRITE(LCPLL_CTL, val); | |
9607 | ||
5ba00178 TU |
9608 | if (wait_for_us((I915_READ(LCPLL_CTL) & |
9609 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
b432e5cf VS |
9610 | DRM_ERROR("Switching back to LCPLL failed\n"); |
9611 | ||
9612 | mutex_lock(&dev_priv->rps.hw_lock); | |
9613 | sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, data); | |
9614 | mutex_unlock(&dev_priv->rps.hw_lock); | |
9615 | ||
7f1052a8 VS |
9616 | I915_WRITE(CDCLK_FREQ, DIV_ROUND_CLOSEST(cdclk, 1000) - 1); |
9617 | ||
b432e5cf VS |
9618 | intel_update_cdclk(dev); |
9619 | ||
9620 | WARN(cdclk != dev_priv->cdclk_freq, | |
9621 | "cdclk requested %d kHz but got %d kHz\n", | |
9622 | cdclk, dev_priv->cdclk_freq); | |
9623 | } | |
9624 | ||
587c7914 VS |
9625 | static int broadwell_calc_cdclk(int max_pixclk) |
9626 | { | |
9627 | if (max_pixclk > 540000) | |
9628 | return 675000; | |
9629 | else if (max_pixclk > 450000) | |
9630 | return 540000; | |
9631 | else if (max_pixclk > 337500) | |
9632 | return 450000; | |
9633 | else | |
9634 | return 337500; | |
9635 | } | |
9636 | ||
27c329ed | 9637 | static int broadwell_modeset_calc_cdclk(struct drm_atomic_state *state) |
b432e5cf | 9638 | { |
27c329ed | 9639 | struct drm_i915_private *dev_priv = to_i915(state->dev); |
1a617b77 | 9640 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
27c329ed | 9641 | int max_pixclk = ilk_max_pixel_rate(state); |
b432e5cf VS |
9642 | int cdclk; |
9643 | ||
9644 | /* | |
9645 | * FIXME should also account for plane ratio | |
9646 | * once 64bpp pixel formats are supported. | |
9647 | */ | |
587c7914 | 9648 | cdclk = broadwell_calc_cdclk(max_pixclk); |
b432e5cf | 9649 | |
b432e5cf | 9650 | if (cdclk > dev_priv->max_cdclk_freq) { |
63ba534e ML |
9651 | DRM_DEBUG_KMS("requested cdclk (%d kHz) exceeds max (%d kHz)\n", |
9652 | cdclk, dev_priv->max_cdclk_freq); | |
9653 | return -EINVAL; | |
b432e5cf VS |
9654 | } |
9655 | ||
1a617b77 ML |
9656 | intel_state->cdclk = intel_state->dev_cdclk = cdclk; |
9657 | if (!intel_state->active_crtcs) | |
587c7914 | 9658 | intel_state->dev_cdclk = broadwell_calc_cdclk(0); |
b432e5cf VS |
9659 | |
9660 | return 0; | |
9661 | } | |
9662 | ||
27c329ed | 9663 | static void broadwell_modeset_commit_cdclk(struct drm_atomic_state *old_state) |
b432e5cf | 9664 | { |
27c329ed | 9665 | struct drm_device *dev = old_state->dev; |
1a617b77 ML |
9666 | struct intel_atomic_state *old_intel_state = |
9667 | to_intel_atomic_state(old_state); | |
9668 | unsigned req_cdclk = old_intel_state->dev_cdclk; | |
b432e5cf | 9669 | |
27c329ed | 9670 | broadwell_set_cdclk(dev, req_cdclk); |
b432e5cf VS |
9671 | } |
9672 | ||
c89e39f3 CT |
9673 | static int skl_modeset_calc_cdclk(struct drm_atomic_state *state) |
9674 | { | |
9675 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); | |
9676 | struct drm_i915_private *dev_priv = to_i915(state->dev); | |
9677 | const int max_pixclk = ilk_max_pixel_rate(state); | |
a8ca4934 | 9678 | int vco = intel_state->cdclk_pll_vco; |
c89e39f3 CT |
9679 | int cdclk; |
9680 | ||
9681 | /* | |
9682 | * FIXME should also account for plane ratio | |
9683 | * once 64bpp pixel formats are supported. | |
9684 | */ | |
a8ca4934 | 9685 | cdclk = skl_calc_cdclk(max_pixclk, vco); |
c89e39f3 CT |
9686 | |
9687 | /* | |
9688 | * FIXME move the cdclk caclulation to | |
9689 | * compute_config() so we can fail gracegully. | |
9690 | */ | |
9691 | if (cdclk > dev_priv->max_cdclk_freq) { | |
9692 | DRM_ERROR("requested cdclk (%d kHz) exceeds max (%d kHz)\n", | |
9693 | cdclk, dev_priv->max_cdclk_freq); | |
9694 | cdclk = dev_priv->max_cdclk_freq; | |
9695 | } | |
9696 | ||
9697 | intel_state->cdclk = intel_state->dev_cdclk = cdclk; | |
9698 | if (!intel_state->active_crtcs) | |
a8ca4934 | 9699 | intel_state->dev_cdclk = skl_calc_cdclk(0, vco); |
c89e39f3 CT |
9700 | |
9701 | return 0; | |
9702 | } | |
9703 | ||
9704 | static void skl_modeset_commit_cdclk(struct drm_atomic_state *old_state) | |
9705 | { | |
9706 | struct drm_device *dev = old_state->dev; | |
9707 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9708 | unsigned int req_cdclk = to_intel_atomic_state(old_state)->dev_cdclk; | |
9709 | ||
9710 | /* | |
9711 | * FIXME disable/enable PLL should wrap set_cdclk() | |
9712 | */ | |
9713 | skl_set_cdclk(dev_priv, req_cdclk); | |
9714 | ||
9715 | dev_priv->skl_vco_freq = to_intel_atomic_state(old_state)->cdclk_pll_vco; | |
9716 | } | |
9717 | ||
190f68c5 ACO |
9718 | static int haswell_crtc_compute_clock(struct intel_crtc *crtc, |
9719 | struct intel_crtc_state *crtc_state) | |
09b4ddf9 | 9720 | { |
af3997b5 MK |
9721 | struct intel_encoder *intel_encoder = |
9722 | intel_ddi_get_crtc_new_encoder(crtc_state); | |
9723 | ||
9724 | if (intel_encoder->type != INTEL_OUTPUT_DSI) { | |
9725 | if (!intel_ddi_pll_select(crtc, crtc_state)) | |
9726 | return -EINVAL; | |
9727 | } | |
716c2e55 | 9728 | |
c7653199 | 9729 | crtc->lowfreq_avail = false; |
644cef34 | 9730 | |
c8f7a0db | 9731 | return 0; |
79e53945 JB |
9732 | } |
9733 | ||
3760b59c S |
9734 | static void bxt_get_ddi_pll(struct drm_i915_private *dev_priv, |
9735 | enum port port, | |
9736 | struct intel_crtc_state *pipe_config) | |
9737 | { | |
8106ddbd ACO |
9738 | enum intel_dpll_id id; |
9739 | ||
3760b59c S |
9740 | switch (port) { |
9741 | case PORT_A: | |
9742 | pipe_config->ddi_pll_sel = SKL_DPLL0; | |
08250c4b | 9743 | id = DPLL_ID_SKL_DPLL0; |
3760b59c S |
9744 | break; |
9745 | case PORT_B: | |
9746 | pipe_config->ddi_pll_sel = SKL_DPLL1; | |
08250c4b | 9747 | id = DPLL_ID_SKL_DPLL1; |
3760b59c S |
9748 | break; |
9749 | case PORT_C: | |
9750 | pipe_config->ddi_pll_sel = SKL_DPLL2; | |
08250c4b | 9751 | id = DPLL_ID_SKL_DPLL2; |
3760b59c S |
9752 | break; |
9753 | default: | |
9754 | DRM_ERROR("Incorrect port type\n"); | |
8106ddbd | 9755 | return; |
3760b59c | 9756 | } |
8106ddbd ACO |
9757 | |
9758 | pipe_config->shared_dpll = intel_get_shared_dpll_by_id(dev_priv, id); | |
3760b59c S |
9759 | } |
9760 | ||
96b7dfb7 S |
9761 | static void skylake_get_ddi_pll(struct drm_i915_private *dev_priv, |
9762 | enum port port, | |
5cec258b | 9763 | struct intel_crtc_state *pipe_config) |
96b7dfb7 | 9764 | { |
8106ddbd | 9765 | enum intel_dpll_id id; |
a3c988ea | 9766 | u32 temp; |
96b7dfb7 S |
9767 | |
9768 | temp = I915_READ(DPLL_CTRL2) & DPLL_CTRL2_DDI_CLK_SEL_MASK(port); | |
9769 | pipe_config->ddi_pll_sel = temp >> (port * 3 + 1); | |
9770 | ||
9771 | switch (pipe_config->ddi_pll_sel) { | |
3148ade7 | 9772 | case SKL_DPLL0: |
a3c988ea ACO |
9773 | id = DPLL_ID_SKL_DPLL0; |
9774 | break; | |
96b7dfb7 | 9775 | case SKL_DPLL1: |
8106ddbd | 9776 | id = DPLL_ID_SKL_DPLL1; |
96b7dfb7 S |
9777 | break; |
9778 | case SKL_DPLL2: | |
8106ddbd | 9779 | id = DPLL_ID_SKL_DPLL2; |
96b7dfb7 S |
9780 | break; |
9781 | case SKL_DPLL3: | |
8106ddbd | 9782 | id = DPLL_ID_SKL_DPLL3; |
96b7dfb7 | 9783 | break; |
8106ddbd ACO |
9784 | default: |
9785 | MISSING_CASE(pipe_config->ddi_pll_sel); | |
9786 | return; | |
96b7dfb7 | 9787 | } |
8106ddbd ACO |
9788 | |
9789 | pipe_config->shared_dpll = intel_get_shared_dpll_by_id(dev_priv, id); | |
96b7dfb7 S |
9790 | } |
9791 | ||
7d2c8175 DL |
9792 | static void haswell_get_ddi_pll(struct drm_i915_private *dev_priv, |
9793 | enum port port, | |
5cec258b | 9794 | struct intel_crtc_state *pipe_config) |
7d2c8175 | 9795 | { |
8106ddbd ACO |
9796 | enum intel_dpll_id id; |
9797 | ||
7d2c8175 DL |
9798 | pipe_config->ddi_pll_sel = I915_READ(PORT_CLK_SEL(port)); |
9799 | ||
9800 | switch (pipe_config->ddi_pll_sel) { | |
9801 | case PORT_CLK_SEL_WRPLL1: | |
8106ddbd | 9802 | id = DPLL_ID_WRPLL1; |
7d2c8175 DL |
9803 | break; |
9804 | case PORT_CLK_SEL_WRPLL2: | |
8106ddbd | 9805 | id = DPLL_ID_WRPLL2; |
7d2c8175 | 9806 | break; |
00490c22 | 9807 | case PORT_CLK_SEL_SPLL: |
8106ddbd | 9808 | id = DPLL_ID_SPLL; |
79bd23da | 9809 | break; |
9d16da65 ACO |
9810 | case PORT_CLK_SEL_LCPLL_810: |
9811 | id = DPLL_ID_LCPLL_810; | |
9812 | break; | |
9813 | case PORT_CLK_SEL_LCPLL_1350: | |
9814 | id = DPLL_ID_LCPLL_1350; | |
9815 | break; | |
9816 | case PORT_CLK_SEL_LCPLL_2700: | |
9817 | id = DPLL_ID_LCPLL_2700; | |
9818 | break; | |
8106ddbd ACO |
9819 | default: |
9820 | MISSING_CASE(pipe_config->ddi_pll_sel); | |
9821 | /* fall through */ | |
9822 | case PORT_CLK_SEL_NONE: | |
8106ddbd | 9823 | return; |
7d2c8175 | 9824 | } |
8106ddbd ACO |
9825 | |
9826 | pipe_config->shared_dpll = intel_get_shared_dpll_by_id(dev_priv, id); | |
7d2c8175 DL |
9827 | } |
9828 | ||
cf30429e JN |
9829 | static bool hsw_get_transcoder_state(struct intel_crtc *crtc, |
9830 | struct intel_crtc_state *pipe_config, | |
9831 | unsigned long *power_domain_mask) | |
9832 | { | |
9833 | struct drm_device *dev = crtc->base.dev; | |
9834 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9835 | enum intel_display_power_domain power_domain; | |
9836 | u32 tmp; | |
9837 | ||
d9a7bc67 ID |
9838 | /* |
9839 | * The pipe->transcoder mapping is fixed with the exception of the eDP | |
9840 | * transcoder handled below. | |
9841 | */ | |
cf30429e JN |
9842 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
9843 | ||
9844 | /* | |
9845 | * XXX: Do intel_display_power_get_if_enabled before reading this (for | |
9846 | * consistency and less surprising code; it's in always on power). | |
9847 | */ | |
9848 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP)); | |
9849 | if (tmp & TRANS_DDI_FUNC_ENABLE) { | |
9850 | enum pipe trans_edp_pipe; | |
9851 | switch (tmp & TRANS_DDI_EDP_INPUT_MASK) { | |
9852 | default: | |
9853 | WARN(1, "unknown pipe linked to edp transcoder\n"); | |
9854 | case TRANS_DDI_EDP_INPUT_A_ONOFF: | |
9855 | case TRANS_DDI_EDP_INPUT_A_ON: | |
9856 | trans_edp_pipe = PIPE_A; | |
9857 | break; | |
9858 | case TRANS_DDI_EDP_INPUT_B_ONOFF: | |
9859 | trans_edp_pipe = PIPE_B; | |
9860 | break; | |
9861 | case TRANS_DDI_EDP_INPUT_C_ONOFF: | |
9862 | trans_edp_pipe = PIPE_C; | |
9863 | break; | |
9864 | } | |
9865 | ||
9866 | if (trans_edp_pipe == crtc->pipe) | |
9867 | pipe_config->cpu_transcoder = TRANSCODER_EDP; | |
9868 | } | |
9869 | ||
9870 | power_domain = POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder); | |
9871 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) | |
9872 | return false; | |
9873 | *power_domain_mask |= BIT(power_domain); | |
9874 | ||
9875 | tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder)); | |
9876 | ||
9877 | return tmp & PIPECONF_ENABLE; | |
9878 | } | |
9879 | ||
4d1de975 JN |
9880 | static bool bxt_get_dsi_transcoder_state(struct intel_crtc *crtc, |
9881 | struct intel_crtc_state *pipe_config, | |
9882 | unsigned long *power_domain_mask) | |
9883 | { | |
9884 | struct drm_device *dev = crtc->base.dev; | |
9885 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9886 | enum intel_display_power_domain power_domain; | |
9887 | enum port port; | |
9888 | enum transcoder cpu_transcoder; | |
9889 | u32 tmp; | |
9890 | ||
9891 | pipe_config->has_dsi_encoder = false; | |
9892 | ||
9893 | for_each_port_masked(port, BIT(PORT_A) | BIT(PORT_C)) { | |
9894 | if (port == PORT_A) | |
9895 | cpu_transcoder = TRANSCODER_DSI_A; | |
9896 | else | |
9897 | cpu_transcoder = TRANSCODER_DSI_C; | |
9898 | ||
9899 | power_domain = POWER_DOMAIN_TRANSCODER(cpu_transcoder); | |
9900 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) | |
9901 | continue; | |
9902 | *power_domain_mask |= BIT(power_domain); | |
9903 | ||
db18b6a6 ID |
9904 | /* |
9905 | * The PLL needs to be enabled with a valid divider | |
9906 | * configuration, otherwise accessing DSI registers will hang | |
9907 | * the machine. See BSpec North Display Engine | |
9908 | * registers/MIPI[BXT]. We can break out here early, since we | |
9909 | * need the same DSI PLL to be enabled for both DSI ports. | |
9910 | */ | |
9911 | if (!intel_dsi_pll_is_enabled(dev_priv)) | |
9912 | break; | |
9913 | ||
4d1de975 JN |
9914 | /* XXX: this works for video mode only */ |
9915 | tmp = I915_READ(BXT_MIPI_PORT_CTRL(port)); | |
9916 | if (!(tmp & DPI_ENABLE)) | |
9917 | continue; | |
9918 | ||
9919 | tmp = I915_READ(MIPI_CTRL(port)); | |
9920 | if ((tmp & BXT_PIPE_SELECT_MASK) != BXT_PIPE_SELECT(crtc->pipe)) | |
9921 | continue; | |
9922 | ||
9923 | pipe_config->cpu_transcoder = cpu_transcoder; | |
9924 | pipe_config->has_dsi_encoder = true; | |
9925 | break; | |
9926 | } | |
9927 | ||
9928 | return pipe_config->has_dsi_encoder; | |
9929 | } | |
9930 | ||
26804afd | 9931 | static void haswell_get_ddi_port_state(struct intel_crtc *crtc, |
5cec258b | 9932 | struct intel_crtc_state *pipe_config) |
26804afd DV |
9933 | { |
9934 | struct drm_device *dev = crtc->base.dev; | |
9935 | struct drm_i915_private *dev_priv = dev->dev_private; | |
d452c5b6 | 9936 | struct intel_shared_dpll *pll; |
26804afd DV |
9937 | enum port port; |
9938 | uint32_t tmp; | |
9939 | ||
9940 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder)); | |
9941 | ||
9942 | port = (tmp & TRANS_DDI_PORT_MASK) >> TRANS_DDI_PORT_SHIFT; | |
9943 | ||
ef11bdb3 | 9944 | if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) |
96b7dfb7 | 9945 | skylake_get_ddi_pll(dev_priv, port, pipe_config); |
3760b59c S |
9946 | else if (IS_BROXTON(dev)) |
9947 | bxt_get_ddi_pll(dev_priv, port, pipe_config); | |
96b7dfb7 S |
9948 | else |
9949 | haswell_get_ddi_pll(dev_priv, port, pipe_config); | |
9cd86933 | 9950 | |
8106ddbd ACO |
9951 | pll = pipe_config->shared_dpll; |
9952 | if (pll) { | |
2edd6443 ACO |
9953 | WARN_ON(!pll->funcs.get_hw_state(dev_priv, pll, |
9954 | &pipe_config->dpll_hw_state)); | |
d452c5b6 DV |
9955 | } |
9956 | ||
26804afd DV |
9957 | /* |
9958 | * Haswell has only FDI/PCH transcoder A. It is which is connected to | |
9959 | * DDI E. So just check whether this pipe is wired to DDI E and whether | |
9960 | * the PCH transcoder is on. | |
9961 | */ | |
ca370455 DL |
9962 | if (INTEL_INFO(dev)->gen < 9 && |
9963 | (port == PORT_E) && I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) { | |
26804afd DV |
9964 | pipe_config->has_pch_encoder = true; |
9965 | ||
9966 | tmp = I915_READ(FDI_RX_CTL(PIPE_A)); | |
9967 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
9968 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
9969 | ||
9970 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
9971 | } | |
9972 | } | |
9973 | ||
0e8ffe1b | 9974 | static bool haswell_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 9975 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
9976 | { |
9977 | struct drm_device *dev = crtc->base.dev; | |
9978 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1729050e ID |
9979 | enum intel_display_power_domain power_domain; |
9980 | unsigned long power_domain_mask; | |
cf30429e | 9981 | bool active; |
0e8ffe1b | 9982 | |
1729050e ID |
9983 | power_domain = POWER_DOMAIN_PIPE(crtc->pipe); |
9984 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) | |
b5482bd0 | 9985 | return false; |
1729050e ID |
9986 | power_domain_mask = BIT(power_domain); |
9987 | ||
8106ddbd | 9988 | pipe_config->shared_dpll = NULL; |
c0d43d62 | 9989 | |
cf30429e | 9990 | active = hsw_get_transcoder_state(crtc, pipe_config, &power_domain_mask); |
eccb140b | 9991 | |
4d1de975 JN |
9992 | if (IS_BROXTON(dev_priv)) { |
9993 | bxt_get_dsi_transcoder_state(crtc, pipe_config, | |
9994 | &power_domain_mask); | |
9995 | WARN_ON(active && pipe_config->has_dsi_encoder); | |
9996 | if (pipe_config->has_dsi_encoder) | |
9997 | active = true; | |
9998 | } | |
9999 | ||
cf30429e | 10000 | if (!active) |
1729050e | 10001 | goto out; |
0e8ffe1b | 10002 | |
4d1de975 JN |
10003 | if (!pipe_config->has_dsi_encoder) { |
10004 | haswell_get_ddi_port_state(crtc, pipe_config); | |
10005 | intel_get_pipe_timings(crtc, pipe_config); | |
10006 | } | |
627eb5a3 | 10007 | |
bc58be60 | 10008 | intel_get_pipe_src_size(crtc, pipe_config); |
1bd1bd80 | 10009 | |
05dc698c LL |
10010 | pipe_config->gamma_mode = |
10011 | I915_READ(GAMMA_MODE(crtc->pipe)) & GAMMA_MODE_MODE_MASK; | |
10012 | ||
a1b2278e CK |
10013 | if (INTEL_INFO(dev)->gen >= 9) { |
10014 | skl_init_scalers(dev, crtc, pipe_config); | |
10015 | } | |
10016 | ||
af99ceda CK |
10017 | if (INTEL_INFO(dev)->gen >= 9) { |
10018 | pipe_config->scaler_state.scaler_id = -1; | |
10019 | pipe_config->scaler_state.scaler_users &= ~(1 << SKL_CRTC_INDEX); | |
10020 | } | |
10021 | ||
1729050e ID |
10022 | power_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe); |
10023 | if (intel_display_power_get_if_enabled(dev_priv, power_domain)) { | |
10024 | power_domain_mask |= BIT(power_domain); | |
1c132b44 | 10025 | if (INTEL_INFO(dev)->gen >= 9) |
bd2e244f | 10026 | skylake_get_pfit_config(crtc, pipe_config); |
ff6d9f55 | 10027 | else |
1c132b44 | 10028 | ironlake_get_pfit_config(crtc, pipe_config); |
bd2e244f | 10029 | } |
88adfff1 | 10030 | |
e59150dc JB |
10031 | if (IS_HASWELL(dev)) |
10032 | pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) && | |
10033 | (I915_READ(IPS_CTL) & IPS_ENABLE); | |
42db64ef | 10034 | |
4d1de975 JN |
10035 | if (pipe_config->cpu_transcoder != TRANSCODER_EDP && |
10036 | !transcoder_is_dsi(pipe_config->cpu_transcoder)) { | |
ebb69c95 CT |
10037 | pipe_config->pixel_multiplier = |
10038 | I915_READ(PIPE_MULT(pipe_config->cpu_transcoder)) + 1; | |
10039 | } else { | |
10040 | pipe_config->pixel_multiplier = 1; | |
10041 | } | |
6c49f241 | 10042 | |
1729050e ID |
10043 | out: |
10044 | for_each_power_domain(power_domain, power_domain_mask) | |
10045 | intel_display_power_put(dev_priv, power_domain); | |
10046 | ||
cf30429e | 10047 | return active; |
0e8ffe1b DV |
10048 | } |
10049 | ||
55a08b3f ML |
10050 | static void i845_update_cursor(struct drm_crtc *crtc, u32 base, |
10051 | const struct intel_plane_state *plane_state) | |
560b85bb CW |
10052 | { |
10053 | struct drm_device *dev = crtc->dev; | |
10054 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10055 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
dc41c154 | 10056 | uint32_t cntl = 0, size = 0; |
560b85bb | 10057 | |
55a08b3f ML |
10058 | if (plane_state && plane_state->visible) { |
10059 | unsigned int width = plane_state->base.crtc_w; | |
10060 | unsigned int height = plane_state->base.crtc_h; | |
dc41c154 VS |
10061 | unsigned int stride = roundup_pow_of_two(width) * 4; |
10062 | ||
10063 | switch (stride) { | |
10064 | default: | |
10065 | WARN_ONCE(1, "Invalid cursor width/stride, width=%u, stride=%u\n", | |
10066 | width, stride); | |
10067 | stride = 256; | |
10068 | /* fallthrough */ | |
10069 | case 256: | |
10070 | case 512: | |
10071 | case 1024: | |
10072 | case 2048: | |
10073 | break; | |
4b0e333e CW |
10074 | } |
10075 | ||
dc41c154 VS |
10076 | cntl |= CURSOR_ENABLE | |
10077 | CURSOR_GAMMA_ENABLE | | |
10078 | CURSOR_FORMAT_ARGB | | |
10079 | CURSOR_STRIDE(stride); | |
10080 | ||
10081 | size = (height << 12) | width; | |
4b0e333e | 10082 | } |
560b85bb | 10083 | |
dc41c154 VS |
10084 | if (intel_crtc->cursor_cntl != 0 && |
10085 | (intel_crtc->cursor_base != base || | |
10086 | intel_crtc->cursor_size != size || | |
10087 | intel_crtc->cursor_cntl != cntl)) { | |
10088 | /* On these chipsets we can only modify the base/size/stride | |
10089 | * whilst the cursor is disabled. | |
10090 | */ | |
0b87c24e VS |
10091 | I915_WRITE(CURCNTR(PIPE_A), 0); |
10092 | POSTING_READ(CURCNTR(PIPE_A)); | |
dc41c154 | 10093 | intel_crtc->cursor_cntl = 0; |
4b0e333e | 10094 | } |
560b85bb | 10095 | |
99d1f387 | 10096 | if (intel_crtc->cursor_base != base) { |
0b87c24e | 10097 | I915_WRITE(CURBASE(PIPE_A), base); |
99d1f387 VS |
10098 | intel_crtc->cursor_base = base; |
10099 | } | |
4726e0b0 | 10100 | |
dc41c154 VS |
10101 | if (intel_crtc->cursor_size != size) { |
10102 | I915_WRITE(CURSIZE, size); | |
10103 | intel_crtc->cursor_size = size; | |
4b0e333e | 10104 | } |
560b85bb | 10105 | |
4b0e333e | 10106 | if (intel_crtc->cursor_cntl != cntl) { |
0b87c24e VS |
10107 | I915_WRITE(CURCNTR(PIPE_A), cntl); |
10108 | POSTING_READ(CURCNTR(PIPE_A)); | |
4b0e333e | 10109 | intel_crtc->cursor_cntl = cntl; |
560b85bb | 10110 | } |
560b85bb CW |
10111 | } |
10112 | ||
55a08b3f ML |
10113 | static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base, |
10114 | const struct intel_plane_state *plane_state) | |
65a21cd6 JB |
10115 | { |
10116 | struct drm_device *dev = crtc->dev; | |
10117 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10118 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
10119 | int pipe = intel_crtc->pipe; | |
663f3122 | 10120 | uint32_t cntl = 0; |
4b0e333e | 10121 | |
55a08b3f | 10122 | if (plane_state && plane_state->visible) { |
4b0e333e | 10123 | cntl = MCURSOR_GAMMA_ENABLE; |
55a08b3f | 10124 | switch (plane_state->base.crtc_w) { |
4726e0b0 SK |
10125 | case 64: |
10126 | cntl |= CURSOR_MODE_64_ARGB_AX; | |
10127 | break; | |
10128 | case 128: | |
10129 | cntl |= CURSOR_MODE_128_ARGB_AX; | |
10130 | break; | |
10131 | case 256: | |
10132 | cntl |= CURSOR_MODE_256_ARGB_AX; | |
10133 | break; | |
10134 | default: | |
55a08b3f | 10135 | MISSING_CASE(plane_state->base.crtc_w); |
4726e0b0 | 10136 | return; |
65a21cd6 | 10137 | } |
4b0e333e | 10138 | cntl |= pipe << 28; /* Connect to correct pipe */ |
47bf17a7 | 10139 | |
fc6f93bc | 10140 | if (HAS_DDI(dev)) |
47bf17a7 | 10141 | cntl |= CURSOR_PIPE_CSC_ENABLE; |
65a21cd6 | 10142 | |
55a08b3f ML |
10143 | if (plane_state->base.rotation == BIT(DRM_ROTATE_180)) |
10144 | cntl |= CURSOR_ROTATE_180; | |
10145 | } | |
4398ad45 | 10146 | |
4b0e333e CW |
10147 | if (intel_crtc->cursor_cntl != cntl) { |
10148 | I915_WRITE(CURCNTR(pipe), cntl); | |
10149 | POSTING_READ(CURCNTR(pipe)); | |
10150 | intel_crtc->cursor_cntl = cntl; | |
65a21cd6 | 10151 | } |
4b0e333e | 10152 | |
65a21cd6 | 10153 | /* and commit changes on next vblank */ |
5efb3e28 VS |
10154 | I915_WRITE(CURBASE(pipe), base); |
10155 | POSTING_READ(CURBASE(pipe)); | |
99d1f387 VS |
10156 | |
10157 | intel_crtc->cursor_base = base; | |
65a21cd6 JB |
10158 | } |
10159 | ||
cda4b7d3 | 10160 | /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */ |
6b383a7f | 10161 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, |
55a08b3f | 10162 | const struct intel_plane_state *plane_state) |
cda4b7d3 CW |
10163 | { |
10164 | struct drm_device *dev = crtc->dev; | |
10165 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10166 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
10167 | int pipe = intel_crtc->pipe; | |
55a08b3f ML |
10168 | u32 base = intel_crtc->cursor_addr; |
10169 | u32 pos = 0; | |
cda4b7d3 | 10170 | |
55a08b3f ML |
10171 | if (plane_state) { |
10172 | int x = plane_state->base.crtc_x; | |
10173 | int y = plane_state->base.crtc_y; | |
cda4b7d3 | 10174 | |
55a08b3f ML |
10175 | if (x < 0) { |
10176 | pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT; | |
10177 | x = -x; | |
10178 | } | |
10179 | pos |= x << CURSOR_X_SHIFT; | |
cda4b7d3 | 10180 | |
55a08b3f ML |
10181 | if (y < 0) { |
10182 | pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT; | |
10183 | y = -y; | |
10184 | } | |
10185 | pos |= y << CURSOR_Y_SHIFT; | |
10186 | ||
10187 | /* ILK+ do this automagically */ | |
10188 | if (HAS_GMCH_DISPLAY(dev) && | |
10189 | plane_state->base.rotation == BIT(DRM_ROTATE_180)) { | |
10190 | base += (plane_state->base.crtc_h * | |
10191 | plane_state->base.crtc_w - 1) * 4; | |
10192 | } | |
cda4b7d3 | 10193 | } |
cda4b7d3 | 10194 | |
5efb3e28 VS |
10195 | I915_WRITE(CURPOS(pipe), pos); |
10196 | ||
8ac54669 | 10197 | if (IS_845G(dev) || IS_I865G(dev)) |
55a08b3f | 10198 | i845_update_cursor(crtc, base, plane_state); |
5efb3e28 | 10199 | else |
55a08b3f | 10200 | i9xx_update_cursor(crtc, base, plane_state); |
cda4b7d3 CW |
10201 | } |
10202 | ||
dc41c154 VS |
10203 | static bool cursor_size_ok(struct drm_device *dev, |
10204 | uint32_t width, uint32_t height) | |
10205 | { | |
10206 | if (width == 0 || height == 0) | |
10207 | return false; | |
10208 | ||
10209 | /* | |
10210 | * 845g/865g are special in that they are only limited by | |
10211 | * the width of their cursors, the height is arbitrary up to | |
10212 | * the precision of the register. Everything else requires | |
10213 | * square cursors, limited to a few power-of-two sizes. | |
10214 | */ | |
10215 | if (IS_845G(dev) || IS_I865G(dev)) { | |
10216 | if ((width & 63) != 0) | |
10217 | return false; | |
10218 | ||
10219 | if (width > (IS_845G(dev) ? 64 : 512)) | |
10220 | return false; | |
10221 | ||
10222 | if (height > 1023) | |
10223 | return false; | |
10224 | } else { | |
10225 | switch (width | height) { | |
10226 | case 256: | |
10227 | case 128: | |
10228 | if (IS_GEN2(dev)) | |
10229 | return false; | |
10230 | case 64: | |
10231 | break; | |
10232 | default: | |
10233 | return false; | |
10234 | } | |
10235 | } | |
10236 | ||
10237 | return true; | |
10238 | } | |
10239 | ||
79e53945 JB |
10240 | /* VESA 640x480x72Hz mode to set on the pipe */ |
10241 | static struct drm_display_mode load_detect_mode = { | |
10242 | DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664, | |
10243 | 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), | |
10244 | }; | |
10245 | ||
a8bb6818 DV |
10246 | struct drm_framebuffer * |
10247 | __intel_framebuffer_create(struct drm_device *dev, | |
10248 | struct drm_mode_fb_cmd2 *mode_cmd, | |
10249 | struct drm_i915_gem_object *obj) | |
d2dff872 CW |
10250 | { |
10251 | struct intel_framebuffer *intel_fb; | |
10252 | int ret; | |
10253 | ||
10254 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); | |
dcb1394e | 10255 | if (!intel_fb) |
d2dff872 | 10256 | return ERR_PTR(-ENOMEM); |
d2dff872 CW |
10257 | |
10258 | ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj); | |
dd4916c5 DV |
10259 | if (ret) |
10260 | goto err; | |
d2dff872 CW |
10261 | |
10262 | return &intel_fb->base; | |
dcb1394e | 10263 | |
dd4916c5 | 10264 | err: |
dd4916c5 | 10265 | kfree(intel_fb); |
dd4916c5 | 10266 | return ERR_PTR(ret); |
d2dff872 CW |
10267 | } |
10268 | ||
b5ea642a | 10269 | static struct drm_framebuffer * |
a8bb6818 DV |
10270 | intel_framebuffer_create(struct drm_device *dev, |
10271 | struct drm_mode_fb_cmd2 *mode_cmd, | |
10272 | struct drm_i915_gem_object *obj) | |
10273 | { | |
10274 | struct drm_framebuffer *fb; | |
10275 | int ret; | |
10276 | ||
10277 | ret = i915_mutex_lock_interruptible(dev); | |
10278 | if (ret) | |
10279 | return ERR_PTR(ret); | |
10280 | fb = __intel_framebuffer_create(dev, mode_cmd, obj); | |
10281 | mutex_unlock(&dev->struct_mutex); | |
10282 | ||
10283 | return fb; | |
10284 | } | |
10285 | ||
d2dff872 CW |
10286 | static u32 |
10287 | intel_framebuffer_pitch_for_width(int width, int bpp) | |
10288 | { | |
10289 | u32 pitch = DIV_ROUND_UP(width * bpp, 8); | |
10290 | return ALIGN(pitch, 64); | |
10291 | } | |
10292 | ||
10293 | static u32 | |
10294 | intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp) | |
10295 | { | |
10296 | u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp); | |
1267a26b | 10297 | return PAGE_ALIGN(pitch * mode->vdisplay); |
d2dff872 CW |
10298 | } |
10299 | ||
10300 | static struct drm_framebuffer * | |
10301 | intel_framebuffer_create_for_mode(struct drm_device *dev, | |
10302 | struct drm_display_mode *mode, | |
10303 | int depth, int bpp) | |
10304 | { | |
dcb1394e | 10305 | struct drm_framebuffer *fb; |
d2dff872 | 10306 | struct drm_i915_gem_object *obj; |
0fed39bd | 10307 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; |
d2dff872 | 10308 | |
d37cd8a8 | 10309 | obj = i915_gem_object_create(dev, |
d2dff872 | 10310 | intel_framebuffer_size_for_mode(mode, bpp)); |
fe3db79b CW |
10311 | if (IS_ERR(obj)) |
10312 | return ERR_CAST(obj); | |
d2dff872 CW |
10313 | |
10314 | mode_cmd.width = mode->hdisplay; | |
10315 | mode_cmd.height = mode->vdisplay; | |
308e5bcb JB |
10316 | mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width, |
10317 | bpp); | |
5ca0c34a | 10318 | mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth); |
d2dff872 | 10319 | |
dcb1394e LW |
10320 | fb = intel_framebuffer_create(dev, &mode_cmd, obj); |
10321 | if (IS_ERR(fb)) | |
10322 | drm_gem_object_unreference_unlocked(&obj->base); | |
10323 | ||
10324 | return fb; | |
d2dff872 CW |
10325 | } |
10326 | ||
10327 | static struct drm_framebuffer * | |
10328 | mode_fits_in_fbdev(struct drm_device *dev, | |
10329 | struct drm_display_mode *mode) | |
10330 | { | |
0695726e | 10331 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
d2dff872 CW |
10332 | struct drm_i915_private *dev_priv = dev->dev_private; |
10333 | struct drm_i915_gem_object *obj; | |
10334 | struct drm_framebuffer *fb; | |
10335 | ||
4c0e5528 | 10336 | if (!dev_priv->fbdev) |
d2dff872 CW |
10337 | return NULL; |
10338 | ||
4c0e5528 | 10339 | if (!dev_priv->fbdev->fb) |
d2dff872 CW |
10340 | return NULL; |
10341 | ||
4c0e5528 DV |
10342 | obj = dev_priv->fbdev->fb->obj; |
10343 | BUG_ON(!obj); | |
10344 | ||
8bcd4553 | 10345 | fb = &dev_priv->fbdev->fb->base; |
01f2c773 VS |
10346 | if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay, |
10347 | fb->bits_per_pixel)) | |
d2dff872 CW |
10348 | return NULL; |
10349 | ||
01f2c773 | 10350 | if (obj->base.size < mode->vdisplay * fb->pitches[0]) |
d2dff872 CW |
10351 | return NULL; |
10352 | ||
edde3617 | 10353 | drm_framebuffer_reference(fb); |
d2dff872 | 10354 | return fb; |
4520f53a DV |
10355 | #else |
10356 | return NULL; | |
10357 | #endif | |
d2dff872 CW |
10358 | } |
10359 | ||
d3a40d1b ACO |
10360 | static int intel_modeset_setup_plane_state(struct drm_atomic_state *state, |
10361 | struct drm_crtc *crtc, | |
10362 | struct drm_display_mode *mode, | |
10363 | struct drm_framebuffer *fb, | |
10364 | int x, int y) | |
10365 | { | |
10366 | struct drm_plane_state *plane_state; | |
10367 | int hdisplay, vdisplay; | |
10368 | int ret; | |
10369 | ||
10370 | plane_state = drm_atomic_get_plane_state(state, crtc->primary); | |
10371 | if (IS_ERR(plane_state)) | |
10372 | return PTR_ERR(plane_state); | |
10373 | ||
10374 | if (mode) | |
10375 | drm_crtc_get_hv_timing(mode, &hdisplay, &vdisplay); | |
10376 | else | |
10377 | hdisplay = vdisplay = 0; | |
10378 | ||
10379 | ret = drm_atomic_set_crtc_for_plane(plane_state, fb ? crtc : NULL); | |
10380 | if (ret) | |
10381 | return ret; | |
10382 | drm_atomic_set_fb_for_plane(plane_state, fb); | |
10383 | plane_state->crtc_x = 0; | |
10384 | plane_state->crtc_y = 0; | |
10385 | plane_state->crtc_w = hdisplay; | |
10386 | plane_state->crtc_h = vdisplay; | |
10387 | plane_state->src_x = x << 16; | |
10388 | plane_state->src_y = y << 16; | |
10389 | plane_state->src_w = hdisplay << 16; | |
10390 | plane_state->src_h = vdisplay << 16; | |
10391 | ||
10392 | return 0; | |
10393 | } | |
10394 | ||
d2434ab7 | 10395 | bool intel_get_load_detect_pipe(struct drm_connector *connector, |
7173188d | 10396 | struct drm_display_mode *mode, |
51fd371b RC |
10397 | struct intel_load_detect_pipe *old, |
10398 | struct drm_modeset_acquire_ctx *ctx) | |
79e53945 JB |
10399 | { |
10400 | struct intel_crtc *intel_crtc; | |
d2434ab7 DV |
10401 | struct intel_encoder *intel_encoder = |
10402 | intel_attached_encoder(connector); | |
79e53945 | 10403 | struct drm_crtc *possible_crtc; |
4ef69c7a | 10404 | struct drm_encoder *encoder = &intel_encoder->base; |
79e53945 JB |
10405 | struct drm_crtc *crtc = NULL; |
10406 | struct drm_device *dev = encoder->dev; | |
94352cf9 | 10407 | struct drm_framebuffer *fb; |
51fd371b | 10408 | struct drm_mode_config *config = &dev->mode_config; |
edde3617 | 10409 | struct drm_atomic_state *state = NULL, *restore_state = NULL; |
944b0c76 | 10410 | struct drm_connector_state *connector_state; |
4be07317 | 10411 | struct intel_crtc_state *crtc_state; |
51fd371b | 10412 | int ret, i = -1; |
79e53945 | 10413 | |
d2dff872 | 10414 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
c23cc417 | 10415 | connector->base.id, connector->name, |
8e329a03 | 10416 | encoder->base.id, encoder->name); |
d2dff872 | 10417 | |
edde3617 ML |
10418 | old->restore_state = NULL; |
10419 | ||
51fd371b RC |
10420 | retry: |
10421 | ret = drm_modeset_lock(&config->connection_mutex, ctx); | |
10422 | if (ret) | |
ad3c558f | 10423 | goto fail; |
6e9f798d | 10424 | |
79e53945 JB |
10425 | /* |
10426 | * Algorithm gets a little messy: | |
7a5e4805 | 10427 | * |
79e53945 JB |
10428 | * - if the connector already has an assigned crtc, use it (but make |
10429 | * sure it's on first) | |
7a5e4805 | 10430 | * |
79e53945 JB |
10431 | * - try to find the first unused crtc that can drive this connector, |
10432 | * and use that if we find one | |
79e53945 JB |
10433 | */ |
10434 | ||
10435 | /* See if we already have a CRTC for this connector */ | |
edde3617 ML |
10436 | if (connector->state->crtc) { |
10437 | crtc = connector->state->crtc; | |
8261b191 | 10438 | |
51fd371b | 10439 | ret = drm_modeset_lock(&crtc->mutex, ctx); |
4d02e2de | 10440 | if (ret) |
ad3c558f | 10441 | goto fail; |
8261b191 CW |
10442 | |
10443 | /* Make sure the crtc and connector are running */ | |
edde3617 | 10444 | goto found; |
79e53945 JB |
10445 | } |
10446 | ||
10447 | /* Find an unused one (if possible) */ | |
70e1e0ec | 10448 | for_each_crtc(dev, possible_crtc) { |
79e53945 JB |
10449 | i++; |
10450 | if (!(encoder->possible_crtcs & (1 << i))) | |
10451 | continue; | |
edde3617 ML |
10452 | |
10453 | ret = drm_modeset_lock(&possible_crtc->mutex, ctx); | |
10454 | if (ret) | |
10455 | goto fail; | |
10456 | ||
10457 | if (possible_crtc->state->enable) { | |
10458 | drm_modeset_unlock(&possible_crtc->mutex); | |
a459249c | 10459 | continue; |
edde3617 | 10460 | } |
a459249c VS |
10461 | |
10462 | crtc = possible_crtc; | |
10463 | break; | |
79e53945 JB |
10464 | } |
10465 | ||
10466 | /* | |
10467 | * If we didn't find an unused CRTC, don't use any. | |
10468 | */ | |
10469 | if (!crtc) { | |
7173188d | 10470 | DRM_DEBUG_KMS("no pipe available for load-detect\n"); |
ad3c558f | 10471 | goto fail; |
79e53945 JB |
10472 | } |
10473 | ||
edde3617 ML |
10474 | found: |
10475 | intel_crtc = to_intel_crtc(crtc); | |
10476 | ||
4d02e2de DV |
10477 | ret = drm_modeset_lock(&crtc->primary->mutex, ctx); |
10478 | if (ret) | |
ad3c558f | 10479 | goto fail; |
79e53945 | 10480 | |
83a57153 | 10481 | state = drm_atomic_state_alloc(dev); |
edde3617 ML |
10482 | restore_state = drm_atomic_state_alloc(dev); |
10483 | if (!state || !restore_state) { | |
10484 | ret = -ENOMEM; | |
10485 | goto fail; | |
10486 | } | |
83a57153 ACO |
10487 | |
10488 | state->acquire_ctx = ctx; | |
edde3617 | 10489 | restore_state->acquire_ctx = ctx; |
83a57153 | 10490 | |
944b0c76 ACO |
10491 | connector_state = drm_atomic_get_connector_state(state, connector); |
10492 | if (IS_ERR(connector_state)) { | |
10493 | ret = PTR_ERR(connector_state); | |
10494 | goto fail; | |
10495 | } | |
10496 | ||
edde3617 ML |
10497 | ret = drm_atomic_set_crtc_for_connector(connector_state, crtc); |
10498 | if (ret) | |
10499 | goto fail; | |
944b0c76 | 10500 | |
4be07317 ACO |
10501 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); |
10502 | if (IS_ERR(crtc_state)) { | |
10503 | ret = PTR_ERR(crtc_state); | |
10504 | goto fail; | |
10505 | } | |
10506 | ||
49d6fa21 | 10507 | crtc_state->base.active = crtc_state->base.enable = true; |
4be07317 | 10508 | |
6492711d CW |
10509 | if (!mode) |
10510 | mode = &load_detect_mode; | |
79e53945 | 10511 | |
d2dff872 CW |
10512 | /* We need a framebuffer large enough to accommodate all accesses |
10513 | * that the plane may generate whilst we perform load detection. | |
10514 | * We can not rely on the fbcon either being present (we get called | |
10515 | * during its initialisation to detect all boot displays, or it may | |
10516 | * not even exist) or that it is large enough to satisfy the | |
10517 | * requested mode. | |
10518 | */ | |
94352cf9 DV |
10519 | fb = mode_fits_in_fbdev(dev, mode); |
10520 | if (fb == NULL) { | |
d2dff872 | 10521 | DRM_DEBUG_KMS("creating tmp fb for load-detection\n"); |
94352cf9 | 10522 | fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32); |
d2dff872 CW |
10523 | } else |
10524 | DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n"); | |
94352cf9 | 10525 | if (IS_ERR(fb)) { |
d2dff872 | 10526 | DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n"); |
412b61d8 | 10527 | goto fail; |
79e53945 | 10528 | } |
79e53945 | 10529 | |
d3a40d1b ACO |
10530 | ret = intel_modeset_setup_plane_state(state, crtc, mode, fb, 0, 0); |
10531 | if (ret) | |
10532 | goto fail; | |
10533 | ||
edde3617 ML |
10534 | drm_framebuffer_unreference(fb); |
10535 | ||
10536 | ret = drm_atomic_set_mode_for_crtc(&crtc_state->base, mode); | |
10537 | if (ret) | |
10538 | goto fail; | |
10539 | ||
10540 | ret = PTR_ERR_OR_ZERO(drm_atomic_get_connector_state(restore_state, connector)); | |
10541 | if (!ret) | |
10542 | ret = PTR_ERR_OR_ZERO(drm_atomic_get_crtc_state(restore_state, crtc)); | |
10543 | if (!ret) | |
10544 | ret = PTR_ERR_OR_ZERO(drm_atomic_get_plane_state(restore_state, crtc->primary)); | |
10545 | if (ret) { | |
10546 | DRM_DEBUG_KMS("Failed to create a copy of old state to restore: %i\n", ret); | |
10547 | goto fail; | |
10548 | } | |
8c7b5ccb | 10549 | |
3ba86073 ML |
10550 | ret = drm_atomic_commit(state); |
10551 | if (ret) { | |
6492711d | 10552 | DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n"); |
412b61d8 | 10553 | goto fail; |
79e53945 | 10554 | } |
edde3617 ML |
10555 | |
10556 | old->restore_state = restore_state; | |
7173188d | 10557 | |
79e53945 | 10558 | /* let the connector get through one full cycle before testing */ |
9d0498a2 | 10559 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
7173188d | 10560 | return true; |
412b61d8 | 10561 | |
ad3c558f | 10562 | fail: |
e5d958ef | 10563 | drm_atomic_state_free(state); |
edde3617 ML |
10564 | drm_atomic_state_free(restore_state); |
10565 | restore_state = state = NULL; | |
83a57153 | 10566 | |
51fd371b RC |
10567 | if (ret == -EDEADLK) { |
10568 | drm_modeset_backoff(ctx); | |
10569 | goto retry; | |
10570 | } | |
10571 | ||
412b61d8 | 10572 | return false; |
79e53945 JB |
10573 | } |
10574 | ||
d2434ab7 | 10575 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
49172fee ACO |
10576 | struct intel_load_detect_pipe *old, |
10577 | struct drm_modeset_acquire_ctx *ctx) | |
79e53945 | 10578 | { |
d2434ab7 DV |
10579 | struct intel_encoder *intel_encoder = |
10580 | intel_attached_encoder(connector); | |
4ef69c7a | 10581 | struct drm_encoder *encoder = &intel_encoder->base; |
edde3617 | 10582 | struct drm_atomic_state *state = old->restore_state; |
d3a40d1b | 10583 | int ret; |
79e53945 | 10584 | |
d2dff872 | 10585 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
c23cc417 | 10586 | connector->base.id, connector->name, |
8e329a03 | 10587 | encoder->base.id, encoder->name); |
d2dff872 | 10588 | |
edde3617 | 10589 | if (!state) |
0622a53c | 10590 | return; |
79e53945 | 10591 | |
edde3617 ML |
10592 | ret = drm_atomic_commit(state); |
10593 | if (ret) { | |
10594 | DRM_DEBUG_KMS("Couldn't release load detect pipe: %i\n", ret); | |
10595 | drm_atomic_state_free(state); | |
10596 | } | |
79e53945 JB |
10597 | } |
10598 | ||
da4a1efa | 10599 | static int i9xx_pll_refclk(struct drm_device *dev, |
5cec258b | 10600 | const struct intel_crtc_state *pipe_config) |
da4a1efa VS |
10601 | { |
10602 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10603 | u32 dpll = pipe_config->dpll_hw_state.dpll; | |
10604 | ||
10605 | if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN) | |
e91e941b | 10606 | return dev_priv->vbt.lvds_ssc_freq; |
da4a1efa VS |
10607 | else if (HAS_PCH_SPLIT(dev)) |
10608 | return 120000; | |
10609 | else if (!IS_GEN2(dev)) | |
10610 | return 96000; | |
10611 | else | |
10612 | return 48000; | |
10613 | } | |
10614 | ||
79e53945 | 10615 | /* Returns the clock of the currently programmed mode of the given pipe. */ |
f1f644dc | 10616 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 10617 | struct intel_crtc_state *pipe_config) |
79e53945 | 10618 | { |
f1f644dc | 10619 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 10620 | struct drm_i915_private *dev_priv = dev->dev_private; |
f1f644dc | 10621 | int pipe = pipe_config->cpu_transcoder; |
293623f7 | 10622 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
79e53945 | 10623 | u32 fp; |
9e2c8475 | 10624 | struct dpll clock; |
dccbea3b | 10625 | int port_clock; |
da4a1efa | 10626 | int refclk = i9xx_pll_refclk(dev, pipe_config); |
79e53945 JB |
10627 | |
10628 | if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0) | |
293623f7 | 10629 | fp = pipe_config->dpll_hw_state.fp0; |
79e53945 | 10630 | else |
293623f7 | 10631 | fp = pipe_config->dpll_hw_state.fp1; |
79e53945 JB |
10632 | |
10633 | clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT; | |
f2b115e6 AJ |
10634 | if (IS_PINEVIEW(dev)) { |
10635 | clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1; | |
10636 | clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
2177832f SL |
10637 | } else { |
10638 | clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT; | |
10639 | clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
10640 | } | |
10641 | ||
a6c45cf0 | 10642 | if (!IS_GEN2(dev)) { |
f2b115e6 AJ |
10643 | if (IS_PINEVIEW(dev)) |
10644 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >> | |
10645 | DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW); | |
2177832f SL |
10646 | else |
10647 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >> | |
79e53945 JB |
10648 | DPLL_FPA01_P1_POST_DIV_SHIFT); |
10649 | ||
10650 | switch (dpll & DPLL_MODE_MASK) { | |
10651 | case DPLLB_MODE_DAC_SERIAL: | |
10652 | clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ? | |
10653 | 5 : 10; | |
10654 | break; | |
10655 | case DPLLB_MODE_LVDS: | |
10656 | clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ? | |
10657 | 7 : 14; | |
10658 | break; | |
10659 | default: | |
28c97730 | 10660 | DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed " |
79e53945 | 10661 | "mode\n", (int)(dpll & DPLL_MODE_MASK)); |
f1f644dc | 10662 | return; |
79e53945 JB |
10663 | } |
10664 | ||
ac58c3f0 | 10665 | if (IS_PINEVIEW(dev)) |
dccbea3b | 10666 | port_clock = pnv_calc_dpll_params(refclk, &clock); |
ac58c3f0 | 10667 | else |
dccbea3b | 10668 | port_clock = i9xx_calc_dpll_params(refclk, &clock); |
79e53945 | 10669 | } else { |
0fb58223 | 10670 | u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS); |
b1c560d1 | 10671 | bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN); |
79e53945 JB |
10672 | |
10673 | if (is_lvds) { | |
10674 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >> | |
10675 | DPLL_FPA01_P1_POST_DIV_SHIFT); | |
b1c560d1 VS |
10676 | |
10677 | if (lvds & LVDS_CLKB_POWER_UP) | |
10678 | clock.p2 = 7; | |
10679 | else | |
10680 | clock.p2 = 14; | |
79e53945 JB |
10681 | } else { |
10682 | if (dpll & PLL_P1_DIVIDE_BY_TWO) | |
10683 | clock.p1 = 2; | |
10684 | else { | |
10685 | clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >> | |
10686 | DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; | |
10687 | } | |
10688 | if (dpll & PLL_P2_DIVIDE_BY_4) | |
10689 | clock.p2 = 4; | |
10690 | else | |
10691 | clock.p2 = 2; | |
79e53945 | 10692 | } |
da4a1efa | 10693 | |
dccbea3b | 10694 | port_clock = i9xx_calc_dpll_params(refclk, &clock); |
79e53945 JB |
10695 | } |
10696 | ||
18442d08 VS |
10697 | /* |
10698 | * This value includes pixel_multiplier. We will use | |
241bfc38 | 10699 | * port_clock to compute adjusted_mode.crtc_clock in the |
18442d08 VS |
10700 | * encoder's get_config() function. |
10701 | */ | |
dccbea3b | 10702 | pipe_config->port_clock = port_clock; |
f1f644dc JB |
10703 | } |
10704 | ||
6878da05 VS |
10705 | int intel_dotclock_calculate(int link_freq, |
10706 | const struct intel_link_m_n *m_n) | |
f1f644dc | 10707 | { |
f1f644dc JB |
10708 | /* |
10709 | * The calculation for the data clock is: | |
1041a02f | 10710 | * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp |
f1f644dc | 10711 | * But we want to avoid losing precison if possible, so: |
1041a02f | 10712 | * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp)) |
f1f644dc JB |
10713 | * |
10714 | * and the link clock is simpler: | |
1041a02f | 10715 | * link_clock = (m * link_clock) / n |
f1f644dc JB |
10716 | */ |
10717 | ||
6878da05 VS |
10718 | if (!m_n->link_n) |
10719 | return 0; | |
f1f644dc | 10720 | |
6878da05 VS |
10721 | return div_u64((u64)m_n->link_m * link_freq, m_n->link_n); |
10722 | } | |
f1f644dc | 10723 | |
18442d08 | 10724 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
5cec258b | 10725 | struct intel_crtc_state *pipe_config) |
6878da05 | 10726 | { |
e3b247da | 10727 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
79e53945 | 10728 | |
18442d08 VS |
10729 | /* read out port_clock from the DPLL */ |
10730 | i9xx_crtc_clock_get(crtc, pipe_config); | |
f1f644dc | 10731 | |
f1f644dc | 10732 | /* |
e3b247da VS |
10733 | * In case there is an active pipe without active ports, |
10734 | * we may need some idea for the dotclock anyway. | |
10735 | * Calculate one based on the FDI configuration. | |
79e53945 | 10736 | */ |
2d112de7 | 10737 | pipe_config->base.adjusted_mode.crtc_clock = |
21a727b3 | 10738 | intel_dotclock_calculate(intel_fdi_link_freq(dev_priv, pipe_config), |
18442d08 | 10739 | &pipe_config->fdi_m_n); |
79e53945 JB |
10740 | } |
10741 | ||
10742 | /** Returns the currently programmed mode of the given pipe. */ | |
10743 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
10744 | struct drm_crtc *crtc) | |
10745 | { | |
548f245b | 10746 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 10747 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6e3c9717 | 10748 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
79e53945 | 10749 | struct drm_display_mode *mode; |
3f36b937 | 10750 | struct intel_crtc_state *pipe_config; |
fe2b8f9d PZ |
10751 | int htot = I915_READ(HTOTAL(cpu_transcoder)); |
10752 | int hsync = I915_READ(HSYNC(cpu_transcoder)); | |
10753 | int vtot = I915_READ(VTOTAL(cpu_transcoder)); | |
10754 | int vsync = I915_READ(VSYNC(cpu_transcoder)); | |
293623f7 | 10755 | enum pipe pipe = intel_crtc->pipe; |
79e53945 JB |
10756 | |
10757 | mode = kzalloc(sizeof(*mode), GFP_KERNEL); | |
10758 | if (!mode) | |
10759 | return NULL; | |
10760 | ||
3f36b937 TU |
10761 | pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL); |
10762 | if (!pipe_config) { | |
10763 | kfree(mode); | |
10764 | return NULL; | |
10765 | } | |
10766 | ||
f1f644dc JB |
10767 | /* |
10768 | * Construct a pipe_config sufficient for getting the clock info | |
10769 | * back out of crtc_clock_get. | |
10770 | * | |
10771 | * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need | |
10772 | * to use a real value here instead. | |
10773 | */ | |
3f36b937 TU |
10774 | pipe_config->cpu_transcoder = (enum transcoder) pipe; |
10775 | pipe_config->pixel_multiplier = 1; | |
10776 | pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(pipe)); | |
10777 | pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(pipe)); | |
10778 | pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(pipe)); | |
10779 | i9xx_crtc_clock_get(intel_crtc, pipe_config); | |
10780 | ||
10781 | mode->clock = pipe_config->port_clock / pipe_config->pixel_multiplier; | |
79e53945 JB |
10782 | mode->hdisplay = (htot & 0xffff) + 1; |
10783 | mode->htotal = ((htot & 0xffff0000) >> 16) + 1; | |
10784 | mode->hsync_start = (hsync & 0xffff) + 1; | |
10785 | mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; | |
10786 | mode->vdisplay = (vtot & 0xffff) + 1; | |
10787 | mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1; | |
10788 | mode->vsync_start = (vsync & 0xffff) + 1; | |
10789 | mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1; | |
10790 | ||
10791 | drm_mode_set_name(mode); | |
79e53945 | 10792 | |
3f36b937 TU |
10793 | kfree(pipe_config); |
10794 | ||
79e53945 JB |
10795 | return mode; |
10796 | } | |
10797 | ||
7d993739 | 10798 | void intel_mark_busy(struct drm_i915_private *dev_priv) |
f047e395 | 10799 | { |
f62a0076 CW |
10800 | if (dev_priv->mm.busy) |
10801 | return; | |
10802 | ||
43694d69 | 10803 | intel_runtime_pm_get(dev_priv); |
c67a470b | 10804 | i915_update_gfx_val(dev_priv); |
7d993739 | 10805 | if (INTEL_GEN(dev_priv) >= 6) |
43cf3bf0 | 10806 | gen6_rps_busy(dev_priv); |
f62a0076 | 10807 | dev_priv->mm.busy = true; |
f047e395 CW |
10808 | } |
10809 | ||
7d993739 | 10810 | void intel_mark_idle(struct drm_i915_private *dev_priv) |
652c393a | 10811 | { |
f62a0076 CW |
10812 | if (!dev_priv->mm.busy) |
10813 | return; | |
10814 | ||
10815 | dev_priv->mm.busy = false; | |
10816 | ||
7d993739 TU |
10817 | if (INTEL_GEN(dev_priv) >= 6) |
10818 | gen6_rps_idle(dev_priv); | |
bb4cdd53 | 10819 | |
43694d69 | 10820 | intel_runtime_pm_put(dev_priv); |
652c393a JB |
10821 | } |
10822 | ||
a6747b73 | 10823 | void intel_free_flip_work(struct intel_flip_work *work) |
03f476e1 ML |
10824 | { |
10825 | kfree(work->old_connector_state); | |
10826 | kfree(work->new_connector_state); | |
10827 | kfree(work); | |
10828 | } | |
10829 | ||
79e53945 JB |
10830 | static void intel_crtc_destroy(struct drm_crtc *crtc) |
10831 | { | |
10832 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
67e77c5a | 10833 | struct drm_device *dev = crtc->dev; |
51cbaf01 | 10834 | struct intel_flip_work *work; |
67e77c5a | 10835 | |
5e2d7afc | 10836 | spin_lock_irq(&dev->event_lock); |
6885843a ML |
10837 | while (!list_empty(&intel_crtc->flip_work)) { |
10838 | work = list_first_entry(&intel_crtc->flip_work, | |
10839 | struct intel_flip_work, head); | |
10840 | list_del_init(&work->head); | |
10841 | spin_unlock_irq(&dev->event_lock); | |
67e77c5a | 10842 | |
51cbaf01 ML |
10843 | cancel_work_sync(&work->mmio_work); |
10844 | cancel_work_sync(&work->unpin_work); | |
03f476e1 | 10845 | intel_free_flip_work(work); |
6885843a ML |
10846 | |
10847 | spin_lock_irq(&dev->event_lock); | |
67e77c5a | 10848 | } |
6885843a | 10849 | spin_unlock_irq(&dev->event_lock); |
79e53945 JB |
10850 | |
10851 | drm_crtc_cleanup(crtc); | |
67e77c5a | 10852 | |
79e53945 JB |
10853 | kfree(intel_crtc); |
10854 | } | |
10855 | ||
143f73b3 ML |
10856 | static void intel_crtc_post_flip_update(struct intel_flip_work *work, |
10857 | struct drm_crtc *crtc) | |
10858 | { | |
10859 | struct intel_crtc_state *crtc_state = work->new_crtc_state; | |
10860 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
10861 | ||
10862 | if (crtc_state->disable_cxsr) | |
10863 | intel_crtc->wm.cxsr_allowed = true; | |
10864 | ||
10865 | if (crtc_state->update_wm_post && crtc_state->base.active) | |
10866 | intel_update_watermarks(crtc); | |
10867 | ||
10868 | if (work->num_planes > 0 && | |
10869 | work->old_plane_state[0]->base.plane == crtc->primary) { | |
10870 | struct intel_plane_state *plane_state = | |
10871 | work->new_plane_state[0]; | |
10872 | ||
10873 | if (plane_state->visible && | |
10874 | (needs_modeset(&crtc_state->base) || | |
10875 | !work->old_plane_state[0]->visible)) | |
10876 | intel_post_enable_primary(crtc); | |
10877 | } | |
10878 | } | |
10879 | ||
6b95a207 KH |
10880 | static void intel_unpin_work_fn(struct work_struct *__work) |
10881 | { | |
51cbaf01 ML |
10882 | struct intel_flip_work *work = |
10883 | container_of(__work, struct intel_flip_work, unpin_work); | |
143f73b3 ML |
10884 | struct drm_crtc *crtc = work->old_crtc_state->base.crtc; |
10885 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
10886 | struct drm_device *dev = crtc->dev; | |
10887 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10888 | int i; | |
6b95a207 | 10889 | |
143f73b3 ML |
10890 | if (work->fb_bits) |
10891 | intel_frontbuffer_flip_complete(dev, work->fb_bits); | |
51cbaf01 | 10892 | |
143f73b3 ML |
10893 | /* |
10894 | * Unless work->can_async_unpin is false, there's no way to ensure | |
10895 | * that work->new_crtc_state contains valid memory during unpin | |
10896 | * because intel_atomic_commit may free it before this runs. | |
10897 | */ | |
a6747b73 | 10898 | if (!work->can_async_unpin) { |
143f73b3 ML |
10899 | intel_crtc_post_flip_update(work, crtc); |
10900 | ||
a6747b73 ML |
10901 | if (dev_priv->display.optimize_watermarks) |
10902 | dev_priv->display.optimize_watermarks(work->new_crtc_state); | |
10903 | } | |
10904 | ||
143f73b3 ML |
10905 | if (work->fb_bits & to_intel_plane(crtc->primary)->frontbuffer_bit) |
10906 | intel_fbc_post_update(intel_crtc); | |
10907 | ||
10908 | if (work->put_power_domains) | |
10909 | modeset_put_power_domains(dev_priv, work->put_power_domains); | |
10910 | ||
10911 | /* Make sure mmio work is completely finished before freeing all state here. */ | |
10912 | flush_work(&work->mmio_work); | |
10913 | ||
03f476e1 ML |
10914 | if (!work->can_async_unpin && |
10915 | (work->new_crtc_state->update_pipe || | |
10916 | needs_modeset(&work->new_crtc_state->base))) { | |
143f73b3 ML |
10917 | /* This must be called before work is unpinned for serialization. */ |
10918 | intel_modeset_verify_crtc(crtc, &work->old_crtc_state->base, | |
10919 | &work->new_crtc_state->base); | |
10920 | ||
03f476e1 ML |
10921 | for (i = 0; i < work->num_new_connectors; i++) { |
10922 | struct drm_connector_state *conn_state = | |
10923 | work->new_connector_state[i]; | |
10924 | struct drm_connector *con = conn_state->connector; | |
10925 | ||
a6747b73 ML |
10926 | WARN_ON(!con); |
10927 | ||
03f476e1 ML |
10928 | intel_connector_verify_state(to_intel_connector(con), |
10929 | conn_state); | |
10930 | } | |
10931 | } | |
10932 | ||
10933 | for (i = 0; i < work->num_old_connectors; i++) { | |
10934 | struct drm_connector_state *old_con_state = | |
10935 | work->old_connector_state[i]; | |
10936 | struct drm_connector *con = | |
10937 | old_con_state->connector; | |
10938 | ||
10939 | con->funcs->atomic_destroy_state(con, old_con_state); | |
10940 | } | |
10941 | ||
143f73b3 ML |
10942 | if (!work->can_async_unpin || !list_empty(&work->head)) { |
10943 | spin_lock_irq(&dev->event_lock); | |
10944 | WARN(list_empty(&work->head) != work->can_async_unpin, | |
10945 | "[CRTC:%i] Pin work %p async %i with %i planes, active %i -> %i ms %i\n", | |
10946 | crtc->base.id, work, work->can_async_unpin, work->num_planes, | |
10947 | work->old_crtc_state->base.active, work->new_crtc_state->base.active, | |
10948 | needs_modeset(&work->new_crtc_state->base)); | |
10949 | ||
10950 | if (!list_empty(&work->head)) | |
10951 | list_del(&work->head); | |
10952 | ||
10953 | wake_up_all(&dev_priv->pending_flip_queue); | |
10954 | spin_unlock_irq(&dev->event_lock); | |
10955 | } | |
10956 | ||
a6747b73 ML |
10957 | /* New crtc_state freed? */ |
10958 | if (work->free_new_crtc_state) | |
10959 | intel_crtc_destroy_state(crtc, &work->new_crtc_state->base); | |
10960 | ||
143f73b3 | 10961 | intel_crtc_destroy_state(crtc, &work->old_crtc_state->base); |
d9e86c0e | 10962 | |
143f73b3 ML |
10963 | for (i = 0; i < work->num_planes; i++) { |
10964 | struct intel_plane_state *old_plane_state = | |
10965 | work->old_plane_state[i]; | |
10966 | struct drm_framebuffer *old_fb = old_plane_state->base.fb; | |
10967 | struct drm_plane *plane = old_plane_state->base.plane; | |
10968 | struct drm_i915_gem_request *req; | |
10969 | ||
10970 | req = old_plane_state->wait_req; | |
10971 | old_plane_state->wait_req = NULL; | |
a6747b73 ML |
10972 | if (req) |
10973 | i915_gem_request_unreference(req); | |
143f73b3 ML |
10974 | |
10975 | fence_put(old_plane_state->base.fence); | |
10976 | old_plane_state->base.fence = NULL; | |
10977 | ||
10978 | if (old_fb && | |
10979 | (plane->type != DRM_PLANE_TYPE_CURSOR || | |
10980 | !INTEL_INFO(dev_priv)->cursor_needs_physical)) { | |
10981 | mutex_lock(&dev->struct_mutex); | |
10982 | intel_unpin_fb_obj(old_fb, old_plane_state->base.rotation); | |
10983 | mutex_unlock(&dev->struct_mutex); | |
10984 | } | |
b4a98e57 | 10985 | |
143f73b3 ML |
10986 | intel_plane_destroy_state(plane, &old_plane_state->base); |
10987 | } | |
f99d7069 | 10988 | |
143f73b3 ML |
10989 | if (!WARN_ON(atomic_read(&intel_crtc->unpin_work_count) == 0)) |
10990 | atomic_dec(&intel_crtc->unpin_work_count); | |
b4a98e57 | 10991 | |
03f476e1 | 10992 | intel_free_flip_work(work); |
6b95a207 KH |
10993 | } |
10994 | ||
51cbaf01 ML |
10995 | |
10996 | static bool pageflip_finished(struct intel_crtc *crtc, | |
10997 | struct intel_flip_work *work) | |
10998 | { | |
10999 | if (!atomic_read(&work->pending)) | |
11000 | return false; | |
11001 | ||
11002 | smp_rmb(); | |
11003 | ||
51cbaf01 | 11004 | /* |
8dd634d9 ML |
11005 | * MMIO work completes when vblank is different from |
11006 | * flip_queued_vblank. | |
51cbaf01 | 11007 | */ |
8dd634d9 | 11008 | return intel_crtc_get_vblank_counter(crtc) != work->flip_queued_vblank; |
75f7f3ec VS |
11009 | } |
11010 | ||
51cbaf01 | 11011 | void intel_finish_page_flip_mmio(struct drm_i915_private *dev_priv, int pipe) |
6b95a207 | 11012 | { |
91d14251 | 11013 | struct drm_device *dev = dev_priv->dev; |
5251f04e ML |
11014 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
11015 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
51cbaf01 | 11016 | struct intel_flip_work *work; |
6b95a207 KH |
11017 | unsigned long flags; |
11018 | ||
5251f04e ML |
11019 | /* Ignore early vblank irqs */ |
11020 | if (!crtc) | |
11021 | return; | |
f326038a DV |
11022 | |
11023 | /* | |
11024 | * This is called both by irq handlers and the reset code (to complete | |
11025 | * lost pageflips) so needs the full irqsave spinlocks. | |
e7d841ca | 11026 | */ |
6b95a207 | 11027 | spin_lock_irqsave(&dev->event_lock, flags); |
6885843a ML |
11028 | while (!list_empty(&intel_crtc->flip_work)) { |
11029 | work = list_first_entry(&intel_crtc->flip_work, | |
11030 | struct intel_flip_work, | |
11031 | head); | |
5251f04e | 11032 | |
143f73b3 ML |
11033 | if (!pageflip_finished(intel_crtc, work) || |
11034 | work_busy(&work->unpin_work)) | |
6885843a | 11035 | break; |
5251f04e | 11036 | |
6885843a ML |
11037 | page_flip_completed(intel_crtc, work); |
11038 | } | |
6b95a207 KH |
11039 | spin_unlock_irqrestore(&dev->event_lock, flags); |
11040 | } | |
11041 | ||
51cbaf01 | 11042 | static void intel_mmio_flip_work_func(struct work_struct *w) |
84c33a64 | 11043 | { |
51cbaf01 ML |
11044 | struct intel_flip_work *work = |
11045 | container_of(w, struct intel_flip_work, mmio_work); | |
143f73b3 ML |
11046 | struct drm_crtc *crtc = work->old_crtc_state->base.crtc; |
11047 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
11048 | struct intel_crtc_state *crtc_state = work->new_crtc_state; | |
11049 | struct drm_device *dev = crtc->dev; | |
aa420ddd | 11050 | struct drm_i915_private *dev_priv = dev->dev_private; |
143f73b3 | 11051 | struct drm_i915_gem_request *req; |
d55dbd06 | 11052 | int i, ret; |
84c33a64 | 11053 | |
a6747b73 ML |
11054 | if (!needs_modeset(&crtc_state->base) && crtc_state->update_pipe) { |
11055 | work->put_power_domains = | |
11056 | modeset_get_crtc_power_domains(crtc, crtc_state); | |
11057 | } | |
11058 | ||
143f73b3 ML |
11059 | for (i = 0; i < work->num_planes; i++) { |
11060 | struct intel_plane_state *old_plane_state = work->old_plane_state[i]; | |
11061 | ||
11062 | /* For framebuffer backed by dmabuf, wait for fence */ | |
11063 | if (old_plane_state->base.fence) | |
11064 | WARN_ON(fence_wait(old_plane_state->base.fence, false) < 0); | |
11065 | ||
11066 | req = old_plane_state->wait_req; | |
11067 | if (!req) | |
11068 | continue; | |
11069 | ||
11070 | WARN_ON(__i915_wait_request(req, false, NULL, | |
51cbaf01 | 11071 | &dev_priv->rps.mmioflips)); |
143f73b3 | 11072 | } |
84c33a64 | 11073 | |
d55dbd06 ML |
11074 | ret = drm_crtc_vblank_get(crtc); |
11075 | I915_STATE_WARN(ret < 0, "enabling vblank failed with %i\n", ret); | |
11076 | ||
11077 | if (work->num_planes && | |
11078 | work->old_plane_state[0]->base.plane == crtc->primary) | |
11079 | intel_fbc_enable(intel_crtc, work->new_crtc_state, work->new_plane_state[0]); | |
11080 | ||
11081 | intel_frontbuffer_flip_prepare(dev, work->fb_bits); | |
fd8e058a | 11082 | |
143f73b3 ML |
11083 | intel_pipe_update_start(intel_crtc); |
11084 | if (!needs_modeset(&crtc_state->base)) { | |
11085 | if (crtc_state->base.color_mgmt_changed || crtc_state->update_pipe) { | |
11086 | intel_color_set_csc(&crtc_state->base); | |
11087 | intel_color_load_luts(&crtc_state->base); | |
11088 | } | |
84c33a64 | 11089 | |
143f73b3 ML |
11090 | if (crtc_state->update_pipe) |
11091 | intel_update_pipe_config(intel_crtc, work->old_crtc_state); | |
11092 | else if (INTEL_INFO(dev)->gen >= 9) | |
11093 | skl_detach_scalers(intel_crtc); | |
11094 | } | |
11095 | ||
11096 | for (i = 0; i < work->num_planes; i++) { | |
11097 | struct intel_plane_state *new_plane_state = work->new_plane_state[i]; | |
11098 | struct intel_plane *plane = to_intel_plane(new_plane_state->base.plane); | |
11099 | ||
d55dbd06 ML |
11100 | if (new_plane_state->visible) |
11101 | plane->update_plane(&plane->base, crtc_state, new_plane_state); | |
11102 | else | |
11103 | plane->disable_plane(&plane->base, crtc); | |
143f73b3 ML |
11104 | } |
11105 | ||
11106 | intel_pipe_update_end(intel_crtc, work); | |
8c9f3aaf JB |
11107 | } |
11108 | ||
da20eabd ML |
11109 | /** |
11110 | * intel_wm_need_update - Check whether watermarks need updating | |
11111 | * @plane: drm plane | |
11112 | * @state: new plane state | |
11113 | * | |
11114 | * Check current plane state versus the new one to determine whether | |
11115 | * watermarks need to be recalculated. | |
11116 | * | |
11117 | * Returns true or false. | |
11118 | */ | |
11119 | static bool intel_wm_need_update(struct drm_plane *plane, | |
11120 | struct drm_plane_state *state) | |
11121 | { | |
d21fbe87 MR |
11122 | struct intel_plane_state *new = to_intel_plane_state(state); |
11123 | struct intel_plane_state *cur = to_intel_plane_state(plane->state); | |
11124 | ||
11125 | /* Update watermarks on tiling or size changes. */ | |
92826fcd ML |
11126 | if (new->visible != cur->visible) |
11127 | return true; | |
11128 | ||
11129 | if (!cur->base.fb || !new->base.fb) | |
11130 | return false; | |
11131 | ||
11132 | if (cur->base.fb->modifier[0] != new->base.fb->modifier[0] || | |
11133 | cur->base.rotation != new->base.rotation || | |
d21fbe87 MR |
11134 | drm_rect_width(&new->src) != drm_rect_width(&cur->src) || |
11135 | drm_rect_height(&new->src) != drm_rect_height(&cur->src) || | |
11136 | drm_rect_width(&new->dst) != drm_rect_width(&cur->dst) || | |
11137 | drm_rect_height(&new->dst) != drm_rect_height(&cur->dst)) | |
2791a16c | 11138 | return true; |
7809e5ae | 11139 | |
2791a16c | 11140 | return false; |
7809e5ae MR |
11141 | } |
11142 | ||
d21fbe87 MR |
11143 | static bool needs_scaling(struct intel_plane_state *state) |
11144 | { | |
11145 | int src_w = drm_rect_width(&state->src) >> 16; | |
11146 | int src_h = drm_rect_height(&state->src) >> 16; | |
11147 | int dst_w = drm_rect_width(&state->dst); | |
11148 | int dst_h = drm_rect_height(&state->dst); | |
11149 | ||
11150 | return (src_w != dst_w || src_h != dst_h); | |
11151 | } | |
11152 | ||
da20eabd ML |
11153 | int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state, |
11154 | struct drm_plane_state *plane_state) | |
11155 | { | |
ab1d3a0e | 11156 | struct intel_crtc_state *pipe_config = to_intel_crtc_state(crtc_state); |
da20eabd ML |
11157 | struct drm_crtc *crtc = crtc_state->crtc; |
11158 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
11159 | struct drm_plane *plane = plane_state->plane; | |
11160 | struct drm_device *dev = crtc->dev; | |
ed4a6a7c | 11161 | struct drm_i915_private *dev_priv = to_i915(dev); |
da20eabd ML |
11162 | struct intel_plane_state *old_plane_state = |
11163 | to_intel_plane_state(plane->state); | |
11164 | int idx = intel_crtc->base.base.id, ret; | |
da20eabd ML |
11165 | bool mode_changed = needs_modeset(crtc_state); |
11166 | bool was_crtc_enabled = crtc->state->active; | |
11167 | bool is_crtc_enabled = crtc_state->active; | |
da20eabd ML |
11168 | bool turn_off, turn_on, visible, was_visible; |
11169 | struct drm_framebuffer *fb = plane_state->fb; | |
11170 | ||
11171 | if (crtc_state && INTEL_INFO(dev)->gen >= 9 && | |
11172 | plane->type != DRM_PLANE_TYPE_CURSOR) { | |
11173 | ret = skl_update_scaler_plane( | |
11174 | to_intel_crtc_state(crtc_state), | |
11175 | to_intel_plane_state(plane_state)); | |
11176 | if (ret) | |
11177 | return ret; | |
11178 | } | |
11179 | ||
da20eabd ML |
11180 | was_visible = old_plane_state->visible; |
11181 | visible = to_intel_plane_state(plane_state)->visible; | |
11182 | ||
11183 | if (!was_crtc_enabled && WARN_ON(was_visible)) | |
11184 | was_visible = false; | |
11185 | ||
35c08f43 ML |
11186 | /* |
11187 | * Visibility is calculated as if the crtc was on, but | |
11188 | * after scaler setup everything depends on it being off | |
11189 | * when the crtc isn't active. | |
f818ffea VS |
11190 | * |
11191 | * FIXME this is wrong for watermarks. Watermarks should also | |
11192 | * be computed as if the pipe would be active. Perhaps move | |
11193 | * per-plane wm computation to the .check_plane() hook, and | |
11194 | * only combine the results from all planes in the current place? | |
35c08f43 ML |
11195 | */ |
11196 | if (!is_crtc_enabled) | |
11197 | to_intel_plane_state(plane_state)->visible = visible = false; | |
da20eabd ML |
11198 | |
11199 | if (!was_visible && !visible) | |
11200 | return 0; | |
11201 | ||
e8861675 ML |
11202 | if (fb != old_plane_state->base.fb) |
11203 | pipe_config->fb_changed = true; | |
11204 | ||
da20eabd ML |
11205 | turn_off = was_visible && (!visible || mode_changed); |
11206 | turn_on = visible && (!was_visible || mode_changed); | |
11207 | ||
11208 | DRM_DEBUG_ATOMIC("[CRTC:%i] has [PLANE:%i] with fb %i\n", idx, | |
11209 | plane->base.id, fb ? fb->base.id : -1); | |
11210 | ||
11211 | DRM_DEBUG_ATOMIC("[PLANE:%i] visible %i -> %i, off %i, on %i, ms %i\n", | |
11212 | plane->base.id, was_visible, visible, | |
11213 | turn_off, turn_on, mode_changed); | |
11214 | ||
caed361d VS |
11215 | if (turn_on) { |
11216 | pipe_config->update_wm_pre = true; | |
11217 | ||
11218 | /* must disable cxsr around plane enable/disable */ | |
11219 | if (plane->type != DRM_PLANE_TYPE_CURSOR) | |
11220 | pipe_config->disable_cxsr = true; | |
11221 | } else if (turn_off) { | |
11222 | pipe_config->update_wm_post = true; | |
92826fcd | 11223 | |
852eb00d | 11224 | /* must disable cxsr around plane enable/disable */ |
e8861675 | 11225 | if (plane->type != DRM_PLANE_TYPE_CURSOR) |
ab1d3a0e | 11226 | pipe_config->disable_cxsr = true; |
852eb00d | 11227 | } else if (intel_wm_need_update(plane, plane_state)) { |
caed361d VS |
11228 | /* FIXME bollocks */ |
11229 | pipe_config->update_wm_pre = true; | |
11230 | pipe_config->update_wm_post = true; | |
852eb00d | 11231 | } |
da20eabd | 11232 | |
ed4a6a7c | 11233 | /* Pre-gen9 platforms need two-step watermark updates */ |
caed361d VS |
11234 | if ((pipe_config->update_wm_pre || pipe_config->update_wm_post) && |
11235 | INTEL_INFO(dev)->gen < 9 && dev_priv->display.optimize_watermarks) | |
ed4a6a7c MR |
11236 | to_intel_crtc_state(crtc_state)->wm.need_postvbl_update = true; |
11237 | ||
8be6ca85 | 11238 | if (visible || was_visible) |
cd202f69 | 11239 | pipe_config->fb_bits |= to_intel_plane(plane)->frontbuffer_bit; |
a9ff8714 | 11240 | |
31ae71fc ML |
11241 | /* |
11242 | * WaCxSRDisabledForSpriteScaling:ivb | |
11243 | * | |
11244 | * cstate->update_wm was already set above, so this flag will | |
11245 | * take effect when we commit and program watermarks. | |
11246 | */ | |
11247 | if (plane->type == DRM_PLANE_TYPE_OVERLAY && IS_IVYBRIDGE(dev) && | |
11248 | needs_scaling(to_intel_plane_state(plane_state)) && | |
11249 | !needs_scaling(old_plane_state)) | |
11250 | pipe_config->disable_lp_wm = true; | |
d21fbe87 | 11251 | |
da20eabd ML |
11252 | return 0; |
11253 | } | |
11254 | ||
6d3a1ce7 ML |
11255 | static bool encoders_cloneable(const struct intel_encoder *a, |
11256 | const struct intel_encoder *b) | |
11257 | { | |
11258 | /* masks could be asymmetric, so check both ways */ | |
11259 | return a == b || (a->cloneable & (1 << b->type) && | |
11260 | b->cloneable & (1 << a->type)); | |
11261 | } | |
11262 | ||
11263 | static bool check_single_encoder_cloning(struct drm_atomic_state *state, | |
11264 | struct intel_crtc *crtc, | |
11265 | struct intel_encoder *encoder) | |
11266 | { | |
11267 | struct intel_encoder *source_encoder; | |
11268 | struct drm_connector *connector; | |
11269 | struct drm_connector_state *connector_state; | |
11270 | int i; | |
11271 | ||
11272 | for_each_connector_in_state(state, connector, connector_state, i) { | |
11273 | if (connector_state->crtc != &crtc->base) | |
11274 | continue; | |
11275 | ||
11276 | source_encoder = | |
11277 | to_intel_encoder(connector_state->best_encoder); | |
11278 | if (!encoders_cloneable(encoder, source_encoder)) | |
11279 | return false; | |
11280 | } | |
11281 | ||
11282 | return true; | |
11283 | } | |
11284 | ||
11285 | static bool check_encoder_cloning(struct drm_atomic_state *state, | |
11286 | struct intel_crtc *crtc) | |
11287 | { | |
11288 | struct intel_encoder *encoder; | |
11289 | struct drm_connector *connector; | |
11290 | struct drm_connector_state *connector_state; | |
11291 | int i; | |
11292 | ||
11293 | for_each_connector_in_state(state, connector, connector_state, i) { | |
11294 | if (connector_state->crtc != &crtc->base) | |
11295 | continue; | |
11296 | ||
11297 | encoder = to_intel_encoder(connector_state->best_encoder); | |
11298 | if (!check_single_encoder_cloning(state, crtc, encoder)) | |
11299 | return false; | |
11300 | } | |
11301 | ||
11302 | return true; | |
11303 | } | |
11304 | ||
11305 | static int intel_crtc_atomic_check(struct drm_crtc *crtc, | |
11306 | struct drm_crtc_state *crtc_state) | |
11307 | { | |
cf5a15be | 11308 | struct drm_device *dev = crtc->dev; |
ad421372 | 11309 | struct drm_i915_private *dev_priv = dev->dev_private; |
6d3a1ce7 | 11310 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
cf5a15be ML |
11311 | struct intel_crtc_state *pipe_config = |
11312 | to_intel_crtc_state(crtc_state); | |
6d3a1ce7 | 11313 | struct drm_atomic_state *state = crtc_state->state; |
4d20cd86 | 11314 | int ret; |
6d3a1ce7 ML |
11315 | bool mode_changed = needs_modeset(crtc_state); |
11316 | ||
11317 | if (mode_changed && !check_encoder_cloning(state, intel_crtc)) { | |
11318 | DRM_DEBUG_KMS("rejecting invalid cloning configuration\n"); | |
11319 | return -EINVAL; | |
11320 | } | |
11321 | ||
852eb00d | 11322 | if (mode_changed && !crtc_state->active) |
caed361d | 11323 | pipe_config->update_wm_post = true; |
eddfcbcd | 11324 | |
ad421372 ML |
11325 | if (mode_changed && crtc_state->enable && |
11326 | dev_priv->display.crtc_compute_clock && | |
8106ddbd | 11327 | !WARN_ON(pipe_config->shared_dpll)) { |
ad421372 ML |
11328 | ret = dev_priv->display.crtc_compute_clock(intel_crtc, |
11329 | pipe_config); | |
11330 | if (ret) | |
11331 | return ret; | |
11332 | } | |
11333 | ||
82cf435b LL |
11334 | if (crtc_state->color_mgmt_changed) { |
11335 | ret = intel_color_check(crtc, crtc_state); | |
11336 | if (ret) | |
11337 | return ret; | |
11338 | } | |
11339 | ||
e435d6e5 | 11340 | ret = 0; |
86c8bbbe | 11341 | if (dev_priv->display.compute_pipe_wm) { |
e3bddded | 11342 | ret = dev_priv->display.compute_pipe_wm(pipe_config); |
ed4a6a7c MR |
11343 | if (ret) { |
11344 | DRM_DEBUG_KMS("Target pipe watermarks are invalid\n"); | |
11345 | return ret; | |
11346 | } | |
11347 | } | |
11348 | ||
11349 | if (dev_priv->display.compute_intermediate_wm && | |
11350 | !to_intel_atomic_state(state)->skip_intermediate_wm) { | |
11351 | if (WARN_ON(!dev_priv->display.compute_pipe_wm)) | |
11352 | return 0; | |
11353 | ||
11354 | /* | |
11355 | * Calculate 'intermediate' watermarks that satisfy both the | |
11356 | * old state and the new state. We can program these | |
11357 | * immediately. | |
11358 | */ | |
11359 | ret = dev_priv->display.compute_intermediate_wm(crtc->dev, | |
11360 | intel_crtc, | |
11361 | pipe_config); | |
11362 | if (ret) { | |
11363 | DRM_DEBUG_KMS("No valid intermediate pipe watermarks are possible\n"); | |
86c8bbbe | 11364 | return ret; |
ed4a6a7c | 11365 | } |
e3d5457c VS |
11366 | } else if (dev_priv->display.compute_intermediate_wm) { |
11367 | if (HAS_PCH_SPLIT(dev_priv) && INTEL_GEN(dev_priv) < 9) | |
11368 | pipe_config->wm.ilk.intermediate = pipe_config->wm.ilk.optimal; | |
86c8bbbe MR |
11369 | } |
11370 | ||
e435d6e5 ML |
11371 | if (INTEL_INFO(dev)->gen >= 9) { |
11372 | if (mode_changed) | |
11373 | ret = skl_update_scaler_crtc(pipe_config); | |
11374 | ||
11375 | if (!ret) | |
11376 | ret = intel_atomic_setup_scalers(dev, intel_crtc, | |
11377 | pipe_config); | |
11378 | } | |
11379 | ||
11380 | return ret; | |
6d3a1ce7 ML |
11381 | } |
11382 | ||
65b38e0d | 11383 | static const struct drm_crtc_helper_funcs intel_helper_funcs = { |
f6e5b160 | 11384 | .mode_set_base_atomic = intel_pipe_set_base_atomic, |
6d3a1ce7 | 11385 | .atomic_check = intel_crtc_atomic_check, |
f6e5b160 CW |
11386 | }; |
11387 | ||
d29b2f9d ACO |
11388 | static void intel_modeset_update_connector_atomic_state(struct drm_device *dev) |
11389 | { | |
11390 | struct intel_connector *connector; | |
11391 | ||
11392 | for_each_intel_connector(dev, connector) { | |
8863dc7f DV |
11393 | if (connector->base.state->crtc) |
11394 | drm_connector_unreference(&connector->base); | |
11395 | ||
d29b2f9d ACO |
11396 | if (connector->base.encoder) { |
11397 | connector->base.state->best_encoder = | |
11398 | connector->base.encoder; | |
11399 | connector->base.state->crtc = | |
11400 | connector->base.encoder->crtc; | |
8863dc7f DV |
11401 | |
11402 | drm_connector_reference(&connector->base); | |
d29b2f9d ACO |
11403 | } else { |
11404 | connector->base.state->best_encoder = NULL; | |
11405 | connector->base.state->crtc = NULL; | |
11406 | } | |
11407 | } | |
11408 | } | |
11409 | ||
050f7aeb | 11410 | static void |
eba905b2 | 11411 | connected_sink_compute_bpp(struct intel_connector *connector, |
5cec258b | 11412 | struct intel_crtc_state *pipe_config) |
050f7aeb DV |
11413 | { |
11414 | int bpp = pipe_config->pipe_bpp; | |
11415 | ||
11416 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n", | |
11417 | connector->base.base.id, | |
c23cc417 | 11418 | connector->base.name); |
050f7aeb DV |
11419 | |
11420 | /* Don't use an invalid EDID bpc value */ | |
11421 | if (connector->base.display_info.bpc && | |
11422 | connector->base.display_info.bpc * 3 < bpp) { | |
11423 | DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n", | |
11424 | bpp, connector->base.display_info.bpc*3); | |
11425 | pipe_config->pipe_bpp = connector->base.display_info.bpc*3; | |
11426 | } | |
11427 | ||
013dd9e0 JN |
11428 | /* Clamp bpp to default limit on screens without EDID 1.4 */ |
11429 | if (connector->base.display_info.bpc == 0) { | |
11430 | int type = connector->base.connector_type; | |
11431 | int clamp_bpp = 24; | |
11432 | ||
11433 | /* Fall back to 18 bpp when DP sink capability is unknown. */ | |
11434 | if (type == DRM_MODE_CONNECTOR_DisplayPort || | |
11435 | type == DRM_MODE_CONNECTOR_eDP) | |
11436 | clamp_bpp = 18; | |
11437 | ||
11438 | if (bpp > clamp_bpp) { | |
11439 | DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of %d\n", | |
11440 | bpp, clamp_bpp); | |
11441 | pipe_config->pipe_bpp = clamp_bpp; | |
11442 | } | |
050f7aeb DV |
11443 | } |
11444 | } | |
11445 | ||
4e53c2e0 | 11446 | static int |
050f7aeb | 11447 | compute_baseline_pipe_bpp(struct intel_crtc *crtc, |
5cec258b | 11448 | struct intel_crtc_state *pipe_config) |
4e53c2e0 | 11449 | { |
050f7aeb | 11450 | struct drm_device *dev = crtc->base.dev; |
1486017f | 11451 | struct drm_atomic_state *state; |
da3ced29 ACO |
11452 | struct drm_connector *connector; |
11453 | struct drm_connector_state *connector_state; | |
1486017f | 11454 | int bpp, i; |
4e53c2e0 | 11455 | |
666a4537 | 11456 | if ((IS_G4X(dev) || IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev))) |
4e53c2e0 | 11457 | bpp = 10*3; |
d328c9d7 DV |
11458 | else if (INTEL_INFO(dev)->gen >= 5) |
11459 | bpp = 12*3; | |
11460 | else | |
11461 | bpp = 8*3; | |
11462 | ||
4e53c2e0 | 11463 | |
4e53c2e0 DV |
11464 | pipe_config->pipe_bpp = bpp; |
11465 | ||
1486017f ACO |
11466 | state = pipe_config->base.state; |
11467 | ||
4e53c2e0 | 11468 | /* Clamp display bpp to EDID value */ |
da3ced29 ACO |
11469 | for_each_connector_in_state(state, connector, connector_state, i) { |
11470 | if (connector_state->crtc != &crtc->base) | |
4e53c2e0 DV |
11471 | continue; |
11472 | ||
da3ced29 ACO |
11473 | connected_sink_compute_bpp(to_intel_connector(connector), |
11474 | pipe_config); | |
4e53c2e0 DV |
11475 | } |
11476 | ||
11477 | return bpp; | |
11478 | } | |
11479 | ||
644db711 DV |
11480 | static void intel_dump_crtc_timings(const struct drm_display_mode *mode) |
11481 | { | |
11482 | DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, " | |
11483 | "type: 0x%x flags: 0x%x\n", | |
1342830c | 11484 | mode->crtc_clock, |
644db711 DV |
11485 | mode->crtc_hdisplay, mode->crtc_hsync_start, |
11486 | mode->crtc_hsync_end, mode->crtc_htotal, | |
11487 | mode->crtc_vdisplay, mode->crtc_vsync_start, | |
11488 | mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags); | |
11489 | } | |
11490 | ||
c0b03411 | 11491 | static void intel_dump_pipe_config(struct intel_crtc *crtc, |
5cec258b | 11492 | struct intel_crtc_state *pipe_config, |
c0b03411 DV |
11493 | const char *context) |
11494 | { | |
6a60cd87 CK |
11495 | struct drm_device *dev = crtc->base.dev; |
11496 | struct drm_plane *plane; | |
11497 | struct intel_plane *intel_plane; | |
11498 | struct intel_plane_state *state; | |
11499 | struct drm_framebuffer *fb; | |
11500 | ||
11501 | DRM_DEBUG_KMS("[CRTC:%d]%s config %p for pipe %c\n", crtc->base.base.id, | |
11502 | context, pipe_config, pipe_name(crtc->pipe)); | |
c0b03411 | 11503 | |
da205630 | 11504 | DRM_DEBUG_KMS("cpu_transcoder: %s\n", transcoder_name(pipe_config->cpu_transcoder)); |
c0b03411 DV |
11505 | DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n", |
11506 | pipe_config->pipe_bpp, pipe_config->dither); | |
11507 | DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", | |
11508 | pipe_config->has_pch_encoder, | |
11509 | pipe_config->fdi_lanes, | |
11510 | pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n, | |
11511 | pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n, | |
11512 | pipe_config->fdi_m_n.tu); | |
90a6b7b0 | 11513 | DRM_DEBUG_KMS("dp: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", |
eb14cb74 | 11514 | pipe_config->has_dp_encoder, |
90a6b7b0 | 11515 | pipe_config->lane_count, |
eb14cb74 VS |
11516 | pipe_config->dp_m_n.gmch_m, pipe_config->dp_m_n.gmch_n, |
11517 | pipe_config->dp_m_n.link_m, pipe_config->dp_m_n.link_n, | |
11518 | pipe_config->dp_m_n.tu); | |
b95af8be | 11519 | |
90a6b7b0 | 11520 | DRM_DEBUG_KMS("dp: %i, lanes: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n", |
b95af8be | 11521 | pipe_config->has_dp_encoder, |
90a6b7b0 | 11522 | pipe_config->lane_count, |
b95af8be VK |
11523 | pipe_config->dp_m2_n2.gmch_m, |
11524 | pipe_config->dp_m2_n2.gmch_n, | |
11525 | pipe_config->dp_m2_n2.link_m, | |
11526 | pipe_config->dp_m2_n2.link_n, | |
11527 | pipe_config->dp_m2_n2.tu); | |
11528 | ||
55072d19 DV |
11529 | DRM_DEBUG_KMS("audio: %i, infoframes: %i\n", |
11530 | pipe_config->has_audio, | |
11531 | pipe_config->has_infoframe); | |
11532 | ||
c0b03411 | 11533 | DRM_DEBUG_KMS("requested mode:\n"); |
2d112de7 | 11534 | drm_mode_debug_printmodeline(&pipe_config->base.mode); |
c0b03411 | 11535 | DRM_DEBUG_KMS("adjusted mode:\n"); |
2d112de7 ACO |
11536 | drm_mode_debug_printmodeline(&pipe_config->base.adjusted_mode); |
11537 | intel_dump_crtc_timings(&pipe_config->base.adjusted_mode); | |
d71b8d4a | 11538 | DRM_DEBUG_KMS("port clock: %d\n", pipe_config->port_clock); |
37327abd VS |
11539 | DRM_DEBUG_KMS("pipe src size: %dx%d\n", |
11540 | pipe_config->pipe_src_w, pipe_config->pipe_src_h); | |
0ec463d3 TU |
11541 | DRM_DEBUG_KMS("num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n", |
11542 | crtc->num_scalers, | |
11543 | pipe_config->scaler_state.scaler_users, | |
11544 | pipe_config->scaler_state.scaler_id); | |
c0b03411 DV |
11545 | DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n", |
11546 | pipe_config->gmch_pfit.control, | |
11547 | pipe_config->gmch_pfit.pgm_ratios, | |
11548 | pipe_config->gmch_pfit.lvds_border_bits); | |
fd4daa9c | 11549 | DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n", |
c0b03411 | 11550 | pipe_config->pch_pfit.pos, |
fd4daa9c CW |
11551 | pipe_config->pch_pfit.size, |
11552 | pipe_config->pch_pfit.enabled ? "enabled" : "disabled"); | |
42db64ef | 11553 | DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled); |
cf532bb2 | 11554 | DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide); |
6a60cd87 | 11555 | |
415ff0f6 | 11556 | if (IS_BROXTON(dev)) { |
05712c15 | 11557 | DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: ebb0: 0x%x, ebb4: 0x%x," |
415ff0f6 | 11558 | "pll0: 0x%x, pll1: 0x%x, pll2: 0x%x, pll3: 0x%x, " |
c8453338 | 11559 | "pll6: 0x%x, pll8: 0x%x, pll9: 0x%x, pll10: 0x%x, pcsdw12: 0x%x\n", |
415ff0f6 TU |
11560 | pipe_config->ddi_pll_sel, |
11561 | pipe_config->dpll_hw_state.ebb0, | |
05712c15 | 11562 | pipe_config->dpll_hw_state.ebb4, |
415ff0f6 TU |
11563 | pipe_config->dpll_hw_state.pll0, |
11564 | pipe_config->dpll_hw_state.pll1, | |
11565 | pipe_config->dpll_hw_state.pll2, | |
11566 | pipe_config->dpll_hw_state.pll3, | |
11567 | pipe_config->dpll_hw_state.pll6, | |
11568 | pipe_config->dpll_hw_state.pll8, | |
05712c15 | 11569 | pipe_config->dpll_hw_state.pll9, |
c8453338 | 11570 | pipe_config->dpll_hw_state.pll10, |
415ff0f6 | 11571 | pipe_config->dpll_hw_state.pcsdw12); |
ef11bdb3 | 11572 | } else if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) { |
415ff0f6 TU |
11573 | DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: " |
11574 | "ctrl1: 0x%x, cfgcr1: 0x%x, cfgcr2: 0x%x\n", | |
11575 | pipe_config->ddi_pll_sel, | |
11576 | pipe_config->dpll_hw_state.ctrl1, | |
11577 | pipe_config->dpll_hw_state.cfgcr1, | |
11578 | pipe_config->dpll_hw_state.cfgcr2); | |
11579 | } else if (HAS_DDI(dev)) { | |
1260f07e | 11580 | DRM_DEBUG_KMS("ddi_pll_sel: 0x%x; dpll_hw_state: wrpll: 0x%x spll: 0x%x\n", |
415ff0f6 | 11581 | pipe_config->ddi_pll_sel, |
00490c22 ML |
11582 | pipe_config->dpll_hw_state.wrpll, |
11583 | pipe_config->dpll_hw_state.spll); | |
415ff0f6 TU |
11584 | } else { |
11585 | DRM_DEBUG_KMS("dpll_hw_state: dpll: 0x%x, dpll_md: 0x%x, " | |
11586 | "fp0: 0x%x, fp1: 0x%x\n", | |
11587 | pipe_config->dpll_hw_state.dpll, | |
11588 | pipe_config->dpll_hw_state.dpll_md, | |
11589 | pipe_config->dpll_hw_state.fp0, | |
11590 | pipe_config->dpll_hw_state.fp1); | |
11591 | } | |
11592 | ||
6a60cd87 CK |
11593 | DRM_DEBUG_KMS("planes on this crtc\n"); |
11594 | list_for_each_entry(plane, &dev->mode_config.plane_list, head) { | |
11595 | intel_plane = to_intel_plane(plane); | |
11596 | if (intel_plane->pipe != crtc->pipe) | |
11597 | continue; | |
11598 | ||
11599 | state = to_intel_plane_state(plane->state); | |
11600 | fb = state->base.fb; | |
11601 | if (!fb) { | |
11602 | DRM_DEBUG_KMS("%s PLANE:%d plane: %u.%u idx: %d " | |
11603 | "disabled, scaler_id = %d\n", | |
11604 | plane->type == DRM_PLANE_TYPE_CURSOR ? "CURSOR" : "STANDARD", | |
11605 | plane->base.id, intel_plane->pipe, | |
11606 | (crtc->base.primary == plane) ? 0 : intel_plane->plane + 1, | |
11607 | drm_plane_index(plane), state->scaler_id); | |
11608 | continue; | |
11609 | } | |
11610 | ||
11611 | DRM_DEBUG_KMS("%s PLANE:%d plane: %u.%u idx: %d enabled", | |
11612 | plane->type == DRM_PLANE_TYPE_CURSOR ? "CURSOR" : "STANDARD", | |
11613 | plane->base.id, intel_plane->pipe, | |
11614 | crtc->base.primary == plane ? 0 : intel_plane->plane + 1, | |
11615 | drm_plane_index(plane)); | |
11616 | DRM_DEBUG_KMS("\tFB:%d, fb = %ux%u format = 0x%x", | |
11617 | fb->base.id, fb->width, fb->height, fb->pixel_format); | |
11618 | DRM_DEBUG_KMS("\tscaler:%d src (%u, %u) %ux%u dst (%u, %u) %ux%u\n", | |
11619 | state->scaler_id, | |
11620 | state->src.x1 >> 16, state->src.y1 >> 16, | |
11621 | drm_rect_width(&state->src) >> 16, | |
11622 | drm_rect_height(&state->src) >> 16, | |
11623 | state->dst.x1, state->dst.y1, | |
11624 | drm_rect_width(&state->dst), drm_rect_height(&state->dst)); | |
11625 | } | |
c0b03411 DV |
11626 | } |
11627 | ||
5448a00d | 11628 | static bool check_digital_port_conflicts(struct drm_atomic_state *state) |
00f0b378 | 11629 | { |
5448a00d | 11630 | struct drm_device *dev = state->dev; |
da3ced29 | 11631 | struct drm_connector *connector; |
00f0b378 VS |
11632 | unsigned int used_ports = 0; |
11633 | ||
11634 | /* | |
11635 | * Walk the connector list instead of the encoder | |
11636 | * list to detect the problem on ddi platforms | |
11637 | * where there's just one encoder per digital port. | |
11638 | */ | |
0bff4858 VS |
11639 | drm_for_each_connector(connector, dev) { |
11640 | struct drm_connector_state *connector_state; | |
11641 | struct intel_encoder *encoder; | |
11642 | ||
11643 | connector_state = drm_atomic_get_existing_connector_state(state, connector); | |
11644 | if (!connector_state) | |
11645 | connector_state = connector->state; | |
11646 | ||
5448a00d | 11647 | if (!connector_state->best_encoder) |
00f0b378 VS |
11648 | continue; |
11649 | ||
5448a00d ACO |
11650 | encoder = to_intel_encoder(connector_state->best_encoder); |
11651 | ||
11652 | WARN_ON(!connector_state->crtc); | |
00f0b378 VS |
11653 | |
11654 | switch (encoder->type) { | |
11655 | unsigned int port_mask; | |
11656 | case INTEL_OUTPUT_UNKNOWN: | |
11657 | if (WARN_ON(!HAS_DDI(dev))) | |
11658 | break; | |
11659 | case INTEL_OUTPUT_DISPLAYPORT: | |
11660 | case INTEL_OUTPUT_HDMI: | |
11661 | case INTEL_OUTPUT_EDP: | |
11662 | port_mask = 1 << enc_to_dig_port(&encoder->base)->port; | |
11663 | ||
11664 | /* the same port mustn't appear more than once */ | |
11665 | if (used_ports & port_mask) | |
11666 | return false; | |
11667 | ||
11668 | used_ports |= port_mask; | |
11669 | default: | |
11670 | break; | |
11671 | } | |
11672 | } | |
11673 | ||
11674 | return true; | |
11675 | } | |
11676 | ||
83a57153 ACO |
11677 | static void |
11678 | clear_intel_crtc_state(struct intel_crtc_state *crtc_state) | |
11679 | { | |
11680 | struct drm_crtc_state tmp_state; | |
663a3640 | 11681 | struct intel_crtc_scaler_state scaler_state; |
4978cc93 | 11682 | struct intel_dpll_hw_state dpll_hw_state; |
8106ddbd | 11683 | struct intel_shared_dpll *shared_dpll; |
8504c74c | 11684 | uint32_t ddi_pll_sel; |
c4e2d043 | 11685 | bool force_thru; |
83a57153 | 11686 | |
7546a384 ACO |
11687 | /* FIXME: before the switch to atomic started, a new pipe_config was |
11688 | * kzalloc'd. Code that depends on any field being zero should be | |
11689 | * fixed, so that the crtc_state can be safely duplicated. For now, | |
11690 | * only fields that are know to not cause problems are preserved. */ | |
11691 | ||
83a57153 | 11692 | tmp_state = crtc_state->base; |
663a3640 | 11693 | scaler_state = crtc_state->scaler_state; |
4978cc93 ACO |
11694 | shared_dpll = crtc_state->shared_dpll; |
11695 | dpll_hw_state = crtc_state->dpll_hw_state; | |
8504c74c | 11696 | ddi_pll_sel = crtc_state->ddi_pll_sel; |
c4e2d043 | 11697 | force_thru = crtc_state->pch_pfit.force_thru; |
4978cc93 | 11698 | |
83a57153 | 11699 | memset(crtc_state, 0, sizeof *crtc_state); |
4978cc93 | 11700 | |
83a57153 | 11701 | crtc_state->base = tmp_state; |
663a3640 | 11702 | crtc_state->scaler_state = scaler_state; |
4978cc93 ACO |
11703 | crtc_state->shared_dpll = shared_dpll; |
11704 | crtc_state->dpll_hw_state = dpll_hw_state; | |
8504c74c | 11705 | crtc_state->ddi_pll_sel = ddi_pll_sel; |
c4e2d043 | 11706 | crtc_state->pch_pfit.force_thru = force_thru; |
83a57153 ACO |
11707 | } |
11708 | ||
548ee15b | 11709 | static int |
b8cecdf5 | 11710 | intel_modeset_pipe_config(struct drm_crtc *crtc, |
b359283a | 11711 | struct intel_crtc_state *pipe_config) |
ee7b9f93 | 11712 | { |
b359283a | 11713 | struct drm_atomic_state *state = pipe_config->base.state; |
7758a113 | 11714 | struct intel_encoder *encoder; |
da3ced29 | 11715 | struct drm_connector *connector; |
0b901879 | 11716 | struct drm_connector_state *connector_state; |
d328c9d7 | 11717 | int base_bpp, ret = -EINVAL; |
0b901879 | 11718 | int i; |
e29c22c0 | 11719 | bool retry = true; |
ee7b9f93 | 11720 | |
83a57153 | 11721 | clear_intel_crtc_state(pipe_config); |
7758a113 | 11722 | |
e143a21c DV |
11723 | pipe_config->cpu_transcoder = |
11724 | (enum transcoder) to_intel_crtc(crtc)->pipe; | |
b8cecdf5 | 11725 | |
2960bc9c ID |
11726 | /* |
11727 | * Sanitize sync polarity flags based on requested ones. If neither | |
11728 | * positive or negative polarity is requested, treat this as meaning | |
11729 | * negative polarity. | |
11730 | */ | |
2d112de7 | 11731 | if (!(pipe_config->base.adjusted_mode.flags & |
2960bc9c | 11732 | (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC))) |
2d112de7 | 11733 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC; |
2960bc9c | 11734 | |
2d112de7 | 11735 | if (!(pipe_config->base.adjusted_mode.flags & |
2960bc9c | 11736 | (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC))) |
2d112de7 | 11737 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC; |
2960bc9c | 11738 | |
d328c9d7 DV |
11739 | base_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc), |
11740 | pipe_config); | |
11741 | if (base_bpp < 0) | |
4e53c2e0 DV |
11742 | goto fail; |
11743 | ||
e41a56be VS |
11744 | /* |
11745 | * Determine the real pipe dimensions. Note that stereo modes can | |
11746 | * increase the actual pipe size due to the frame doubling and | |
11747 | * insertion of additional space for blanks between the frame. This | |
11748 | * is stored in the crtc timings. We use the requested mode to do this | |
11749 | * computation to clearly distinguish it from the adjusted mode, which | |
11750 | * can be changed by the connectors in the below retry loop. | |
11751 | */ | |
2d112de7 | 11752 | drm_crtc_get_hv_timing(&pipe_config->base.mode, |
ecb7e16b GP |
11753 | &pipe_config->pipe_src_w, |
11754 | &pipe_config->pipe_src_h); | |
e41a56be | 11755 | |
e29c22c0 | 11756 | encoder_retry: |
ef1b460d | 11757 | /* Ensure the port clock defaults are reset when retrying. */ |
ff9a6750 | 11758 | pipe_config->port_clock = 0; |
ef1b460d | 11759 | pipe_config->pixel_multiplier = 1; |
ff9a6750 | 11760 | |
135c81b8 | 11761 | /* Fill in default crtc timings, allow encoders to overwrite them. */ |
2d112de7 ACO |
11762 | drm_mode_set_crtcinfo(&pipe_config->base.adjusted_mode, |
11763 | CRTC_STEREO_DOUBLE); | |
135c81b8 | 11764 | |
7758a113 DV |
11765 | /* Pass our mode to the connectors and the CRTC to give them a chance to |
11766 | * adjust it according to limitations or connector properties, and also | |
11767 | * a chance to reject the mode entirely. | |
47f1c6c9 | 11768 | */ |
da3ced29 | 11769 | for_each_connector_in_state(state, connector, connector_state, i) { |
0b901879 | 11770 | if (connector_state->crtc != crtc) |
7758a113 | 11771 | continue; |
7ae89233 | 11772 | |
0b901879 ACO |
11773 | encoder = to_intel_encoder(connector_state->best_encoder); |
11774 | ||
efea6e8e DV |
11775 | if (!(encoder->compute_config(encoder, pipe_config))) { |
11776 | DRM_DEBUG_KMS("Encoder config failure\n"); | |
7758a113 DV |
11777 | goto fail; |
11778 | } | |
ee7b9f93 | 11779 | } |
47f1c6c9 | 11780 | |
ff9a6750 DV |
11781 | /* Set default port clock if not overwritten by the encoder. Needs to be |
11782 | * done afterwards in case the encoder adjusts the mode. */ | |
11783 | if (!pipe_config->port_clock) | |
2d112de7 | 11784 | pipe_config->port_clock = pipe_config->base.adjusted_mode.crtc_clock |
241bfc38 | 11785 | * pipe_config->pixel_multiplier; |
ff9a6750 | 11786 | |
a43f6e0f | 11787 | ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config); |
e29c22c0 | 11788 | if (ret < 0) { |
7758a113 DV |
11789 | DRM_DEBUG_KMS("CRTC fixup failed\n"); |
11790 | goto fail; | |
ee7b9f93 | 11791 | } |
e29c22c0 DV |
11792 | |
11793 | if (ret == RETRY) { | |
11794 | if (WARN(!retry, "loop in pipe configuration computation\n")) { | |
11795 | ret = -EINVAL; | |
11796 | goto fail; | |
11797 | } | |
11798 | ||
11799 | DRM_DEBUG_KMS("CRTC bw constrained, retrying\n"); | |
11800 | retry = false; | |
11801 | goto encoder_retry; | |
11802 | } | |
11803 | ||
e8fa4270 DV |
11804 | /* Dithering seems to not pass-through bits correctly when it should, so |
11805 | * only enable it on 6bpc panels. */ | |
11806 | pipe_config->dither = pipe_config->pipe_bpp == 6*3; | |
62f0ace5 | 11807 | DRM_DEBUG_KMS("hw max bpp: %i, pipe bpp: %i, dithering: %i\n", |
d328c9d7 | 11808 | base_bpp, pipe_config->pipe_bpp, pipe_config->dither); |
4e53c2e0 | 11809 | |
7758a113 | 11810 | fail: |
548ee15b | 11811 | return ret; |
ee7b9f93 | 11812 | } |
47f1c6c9 | 11813 | |
ea9d758d | 11814 | static void |
4740b0f2 | 11815 | intel_modeset_update_crtc_state(struct drm_atomic_state *state) |
ea9d758d | 11816 | { |
0a9ab303 ACO |
11817 | struct drm_crtc *crtc; |
11818 | struct drm_crtc_state *crtc_state; | |
8a75d157 | 11819 | int i; |
ea9d758d | 11820 | |
7668851f | 11821 | /* Double check state. */ |
8a75d157 | 11822 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
3cb480bc | 11823 | to_intel_crtc(crtc)->config = to_intel_crtc_state(crtc->state); |
fc467a22 ML |
11824 | |
11825 | /* Update hwmode for vblank functions */ | |
11826 | if (crtc->state->active) | |
11827 | crtc->hwmode = crtc->state->adjusted_mode; | |
11828 | else | |
11829 | crtc->hwmode.crtc_clock = 0; | |
61067a5e ML |
11830 | |
11831 | /* | |
11832 | * Update legacy state to satisfy fbc code. This can | |
11833 | * be removed when fbc uses the atomic state. | |
11834 | */ | |
11835 | if (drm_atomic_get_existing_plane_state(state, crtc->primary)) { | |
11836 | struct drm_plane_state *plane_state = crtc->primary->state; | |
11837 | ||
11838 | crtc->primary->fb = plane_state->fb; | |
11839 | crtc->x = plane_state->src_x >> 16; | |
11840 | crtc->y = plane_state->src_y >> 16; | |
11841 | } | |
ea9d758d | 11842 | } |
ea9d758d DV |
11843 | } |
11844 | ||
3bd26263 | 11845 | static bool intel_fuzzy_clock_check(int clock1, int clock2) |
f1f644dc | 11846 | { |
3bd26263 | 11847 | int diff; |
f1f644dc JB |
11848 | |
11849 | if (clock1 == clock2) | |
11850 | return true; | |
11851 | ||
11852 | if (!clock1 || !clock2) | |
11853 | return false; | |
11854 | ||
11855 | diff = abs(clock1 - clock2); | |
11856 | ||
11857 | if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105) | |
11858 | return true; | |
11859 | ||
11860 | return false; | |
11861 | } | |
11862 | ||
25c5b266 DV |
11863 | #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \ |
11864 | list_for_each_entry((intel_crtc), \ | |
11865 | &(dev)->mode_config.crtc_list, \ | |
11866 | base.head) \ | |
95150bdf | 11867 | for_each_if (mask & (1 <<(intel_crtc)->pipe)) |
25c5b266 | 11868 | |
cfb23ed6 ML |
11869 | static bool |
11870 | intel_compare_m_n(unsigned int m, unsigned int n, | |
11871 | unsigned int m2, unsigned int n2, | |
11872 | bool exact) | |
11873 | { | |
11874 | if (m == m2 && n == n2) | |
11875 | return true; | |
11876 | ||
11877 | if (exact || !m || !n || !m2 || !n2) | |
11878 | return false; | |
11879 | ||
11880 | BUILD_BUG_ON(DATA_LINK_M_N_MASK > INT_MAX); | |
11881 | ||
31d10b57 ML |
11882 | if (n > n2) { |
11883 | while (n > n2) { | |
cfb23ed6 ML |
11884 | m2 <<= 1; |
11885 | n2 <<= 1; | |
11886 | } | |
31d10b57 ML |
11887 | } else if (n < n2) { |
11888 | while (n < n2) { | |
cfb23ed6 ML |
11889 | m <<= 1; |
11890 | n <<= 1; | |
11891 | } | |
11892 | } | |
11893 | ||
31d10b57 ML |
11894 | if (n != n2) |
11895 | return false; | |
11896 | ||
11897 | return intel_fuzzy_clock_check(m, m2); | |
cfb23ed6 ML |
11898 | } |
11899 | ||
11900 | static bool | |
11901 | intel_compare_link_m_n(const struct intel_link_m_n *m_n, | |
11902 | struct intel_link_m_n *m2_n2, | |
11903 | bool adjust) | |
11904 | { | |
11905 | if (m_n->tu == m2_n2->tu && | |
11906 | intel_compare_m_n(m_n->gmch_m, m_n->gmch_n, | |
11907 | m2_n2->gmch_m, m2_n2->gmch_n, !adjust) && | |
11908 | intel_compare_m_n(m_n->link_m, m_n->link_n, | |
11909 | m2_n2->link_m, m2_n2->link_n, !adjust)) { | |
11910 | if (adjust) | |
11911 | *m2_n2 = *m_n; | |
11912 | ||
11913 | return true; | |
11914 | } | |
11915 | ||
11916 | return false; | |
11917 | } | |
11918 | ||
0e8ffe1b | 11919 | static bool |
2fa2fe9a | 11920 | intel_pipe_config_compare(struct drm_device *dev, |
5cec258b | 11921 | struct intel_crtc_state *current_config, |
cfb23ed6 ML |
11922 | struct intel_crtc_state *pipe_config, |
11923 | bool adjust) | |
0e8ffe1b | 11924 | { |
cfb23ed6 ML |
11925 | bool ret = true; |
11926 | ||
11927 | #define INTEL_ERR_OR_DBG_KMS(fmt, ...) \ | |
11928 | do { \ | |
11929 | if (!adjust) \ | |
11930 | DRM_ERROR(fmt, ##__VA_ARGS__); \ | |
11931 | else \ | |
11932 | DRM_DEBUG_KMS(fmt, ##__VA_ARGS__); \ | |
11933 | } while (0) | |
11934 | ||
66e985c0 DV |
11935 | #define PIPE_CONF_CHECK_X(name) \ |
11936 | if (current_config->name != pipe_config->name) { \ | |
cfb23ed6 | 11937 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
66e985c0 DV |
11938 | "(expected 0x%08x, found 0x%08x)\n", \ |
11939 | current_config->name, \ | |
11940 | pipe_config->name); \ | |
cfb23ed6 | 11941 | ret = false; \ |
66e985c0 DV |
11942 | } |
11943 | ||
08a24034 DV |
11944 | #define PIPE_CONF_CHECK_I(name) \ |
11945 | if (current_config->name != pipe_config->name) { \ | |
cfb23ed6 | 11946 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
08a24034 DV |
11947 | "(expected %i, found %i)\n", \ |
11948 | current_config->name, \ | |
11949 | pipe_config->name); \ | |
cfb23ed6 ML |
11950 | ret = false; \ |
11951 | } | |
11952 | ||
8106ddbd ACO |
11953 | #define PIPE_CONF_CHECK_P(name) \ |
11954 | if (current_config->name != pipe_config->name) { \ | |
11955 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ | |
11956 | "(expected %p, found %p)\n", \ | |
11957 | current_config->name, \ | |
11958 | pipe_config->name); \ | |
11959 | ret = false; \ | |
11960 | } | |
11961 | ||
cfb23ed6 ML |
11962 | #define PIPE_CONF_CHECK_M_N(name) \ |
11963 | if (!intel_compare_link_m_n(¤t_config->name, \ | |
11964 | &pipe_config->name,\ | |
11965 | adjust)) { \ | |
11966 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ | |
11967 | "(expected tu %i gmch %i/%i link %i/%i, " \ | |
11968 | "found tu %i, gmch %i/%i link %i/%i)\n", \ | |
11969 | current_config->name.tu, \ | |
11970 | current_config->name.gmch_m, \ | |
11971 | current_config->name.gmch_n, \ | |
11972 | current_config->name.link_m, \ | |
11973 | current_config->name.link_n, \ | |
11974 | pipe_config->name.tu, \ | |
11975 | pipe_config->name.gmch_m, \ | |
11976 | pipe_config->name.gmch_n, \ | |
11977 | pipe_config->name.link_m, \ | |
11978 | pipe_config->name.link_n); \ | |
11979 | ret = false; \ | |
11980 | } | |
11981 | ||
55c561a7 DV |
11982 | /* This is required for BDW+ where there is only one set of registers for |
11983 | * switching between high and low RR. | |
11984 | * This macro can be used whenever a comparison has to be made between one | |
11985 | * hw state and multiple sw state variables. | |
11986 | */ | |
cfb23ed6 ML |
11987 | #define PIPE_CONF_CHECK_M_N_ALT(name, alt_name) \ |
11988 | if (!intel_compare_link_m_n(¤t_config->name, \ | |
11989 | &pipe_config->name, adjust) && \ | |
11990 | !intel_compare_link_m_n(¤t_config->alt_name, \ | |
11991 | &pipe_config->name, adjust)) { \ | |
11992 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ | |
11993 | "(expected tu %i gmch %i/%i link %i/%i, " \ | |
11994 | "or tu %i gmch %i/%i link %i/%i, " \ | |
11995 | "found tu %i, gmch %i/%i link %i/%i)\n", \ | |
11996 | current_config->name.tu, \ | |
11997 | current_config->name.gmch_m, \ | |
11998 | current_config->name.gmch_n, \ | |
11999 | current_config->name.link_m, \ | |
12000 | current_config->name.link_n, \ | |
12001 | current_config->alt_name.tu, \ | |
12002 | current_config->alt_name.gmch_m, \ | |
12003 | current_config->alt_name.gmch_n, \ | |
12004 | current_config->alt_name.link_m, \ | |
12005 | current_config->alt_name.link_n, \ | |
12006 | pipe_config->name.tu, \ | |
12007 | pipe_config->name.gmch_m, \ | |
12008 | pipe_config->name.gmch_n, \ | |
12009 | pipe_config->name.link_m, \ | |
12010 | pipe_config->name.link_n); \ | |
12011 | ret = false; \ | |
88adfff1 DV |
12012 | } |
12013 | ||
1bd1bd80 DV |
12014 | #define PIPE_CONF_CHECK_FLAGS(name, mask) \ |
12015 | if ((current_config->name ^ pipe_config->name) & (mask)) { \ | |
cfb23ed6 | 12016 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name "(" #mask ") " \ |
1bd1bd80 DV |
12017 | "(expected %i, found %i)\n", \ |
12018 | current_config->name & (mask), \ | |
12019 | pipe_config->name & (mask)); \ | |
cfb23ed6 | 12020 | ret = false; \ |
1bd1bd80 DV |
12021 | } |
12022 | ||
5e550656 VS |
12023 | #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \ |
12024 | if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \ | |
cfb23ed6 | 12025 | INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \ |
5e550656 VS |
12026 | "(expected %i, found %i)\n", \ |
12027 | current_config->name, \ | |
12028 | pipe_config->name); \ | |
cfb23ed6 | 12029 | ret = false; \ |
5e550656 VS |
12030 | } |
12031 | ||
bb760063 DV |
12032 | #define PIPE_CONF_QUIRK(quirk) \ |
12033 | ((current_config->quirks | pipe_config->quirks) & (quirk)) | |
12034 | ||
eccb140b DV |
12035 | PIPE_CONF_CHECK_I(cpu_transcoder); |
12036 | ||
08a24034 DV |
12037 | PIPE_CONF_CHECK_I(has_pch_encoder); |
12038 | PIPE_CONF_CHECK_I(fdi_lanes); | |
cfb23ed6 | 12039 | PIPE_CONF_CHECK_M_N(fdi_m_n); |
08a24034 | 12040 | |
eb14cb74 | 12041 | PIPE_CONF_CHECK_I(has_dp_encoder); |
90a6b7b0 | 12042 | PIPE_CONF_CHECK_I(lane_count); |
b95af8be VK |
12043 | |
12044 | if (INTEL_INFO(dev)->gen < 8) { | |
cfb23ed6 ML |
12045 | PIPE_CONF_CHECK_M_N(dp_m_n); |
12046 | ||
cfb23ed6 ML |
12047 | if (current_config->has_drrs) |
12048 | PIPE_CONF_CHECK_M_N(dp_m2_n2); | |
12049 | } else | |
12050 | PIPE_CONF_CHECK_M_N_ALT(dp_m_n, dp_m2_n2); | |
eb14cb74 | 12051 | |
a65347ba JN |
12052 | PIPE_CONF_CHECK_I(has_dsi_encoder); |
12053 | ||
2d112de7 ACO |
12054 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hdisplay); |
12055 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_htotal); | |
12056 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_start); | |
12057 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_end); | |
12058 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_start); | |
12059 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_end); | |
1bd1bd80 | 12060 | |
2d112de7 ACO |
12061 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vdisplay); |
12062 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vtotal); | |
12063 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_start); | |
12064 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_end); | |
12065 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_start); | |
12066 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_end); | |
1bd1bd80 | 12067 | |
c93f54cf | 12068 | PIPE_CONF_CHECK_I(pixel_multiplier); |
6897b4b5 | 12069 | PIPE_CONF_CHECK_I(has_hdmi_sink); |
b5a9fa09 | 12070 | if ((INTEL_INFO(dev)->gen < 8 && !IS_HASWELL(dev)) || |
666a4537 | 12071 | IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) |
b5a9fa09 | 12072 | PIPE_CONF_CHECK_I(limited_color_range); |
e43823ec | 12073 | PIPE_CONF_CHECK_I(has_infoframe); |
6c49f241 | 12074 | |
9ed109a7 DV |
12075 | PIPE_CONF_CHECK_I(has_audio); |
12076 | ||
2d112de7 | 12077 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
1bd1bd80 DV |
12078 | DRM_MODE_FLAG_INTERLACE); |
12079 | ||
bb760063 | 12080 | if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) { |
2d112de7 | 12081 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 12082 | DRM_MODE_FLAG_PHSYNC); |
2d112de7 | 12083 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 12084 | DRM_MODE_FLAG_NHSYNC); |
2d112de7 | 12085 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 12086 | DRM_MODE_FLAG_PVSYNC); |
2d112de7 | 12087 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 DV |
12088 | DRM_MODE_FLAG_NVSYNC); |
12089 | } | |
045ac3b5 | 12090 | |
333b8ca8 | 12091 | PIPE_CONF_CHECK_X(gmch_pfit.control); |
e2ff2d4a DV |
12092 | /* pfit ratios are autocomputed by the hw on gen4+ */ |
12093 | if (INTEL_INFO(dev)->gen < 4) | |
7f7d8dd6 | 12094 | PIPE_CONF_CHECK_X(gmch_pfit.pgm_ratios); |
333b8ca8 | 12095 | PIPE_CONF_CHECK_X(gmch_pfit.lvds_border_bits); |
9953599b | 12096 | |
bfd16b2a ML |
12097 | if (!adjust) { |
12098 | PIPE_CONF_CHECK_I(pipe_src_w); | |
12099 | PIPE_CONF_CHECK_I(pipe_src_h); | |
12100 | ||
12101 | PIPE_CONF_CHECK_I(pch_pfit.enabled); | |
12102 | if (current_config->pch_pfit.enabled) { | |
12103 | PIPE_CONF_CHECK_X(pch_pfit.pos); | |
12104 | PIPE_CONF_CHECK_X(pch_pfit.size); | |
12105 | } | |
2fa2fe9a | 12106 | |
7aefe2b5 ML |
12107 | PIPE_CONF_CHECK_I(scaler_state.scaler_id); |
12108 | } | |
a1b2278e | 12109 | |
e59150dc JB |
12110 | /* BDW+ don't expose a synchronous way to read the state */ |
12111 | if (IS_HASWELL(dev)) | |
12112 | PIPE_CONF_CHECK_I(ips_enabled); | |
42db64ef | 12113 | |
282740f7 VS |
12114 | PIPE_CONF_CHECK_I(double_wide); |
12115 | ||
26804afd DV |
12116 | PIPE_CONF_CHECK_X(ddi_pll_sel); |
12117 | ||
8106ddbd | 12118 | PIPE_CONF_CHECK_P(shared_dpll); |
66e985c0 | 12119 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll); |
8bcc2795 | 12120 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md); |
66e985c0 DV |
12121 | PIPE_CONF_CHECK_X(dpll_hw_state.fp0); |
12122 | PIPE_CONF_CHECK_X(dpll_hw_state.fp1); | |
d452c5b6 | 12123 | PIPE_CONF_CHECK_X(dpll_hw_state.wrpll); |
00490c22 | 12124 | PIPE_CONF_CHECK_X(dpll_hw_state.spll); |
3f4cd19f DL |
12125 | PIPE_CONF_CHECK_X(dpll_hw_state.ctrl1); |
12126 | PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1); | |
12127 | PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2); | |
c0d43d62 | 12128 | |
47eacbab VS |
12129 | PIPE_CONF_CHECK_X(dsi_pll.ctrl); |
12130 | PIPE_CONF_CHECK_X(dsi_pll.div); | |
12131 | ||
42571aef VS |
12132 | if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) |
12133 | PIPE_CONF_CHECK_I(pipe_bpp); | |
12134 | ||
2d112de7 | 12135 | PIPE_CONF_CHECK_CLOCK_FUZZY(base.adjusted_mode.crtc_clock); |
a9a7e98a | 12136 | PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock); |
5e550656 | 12137 | |
66e985c0 | 12138 | #undef PIPE_CONF_CHECK_X |
08a24034 | 12139 | #undef PIPE_CONF_CHECK_I |
8106ddbd | 12140 | #undef PIPE_CONF_CHECK_P |
1bd1bd80 | 12141 | #undef PIPE_CONF_CHECK_FLAGS |
5e550656 | 12142 | #undef PIPE_CONF_CHECK_CLOCK_FUZZY |
bb760063 | 12143 | #undef PIPE_CONF_QUIRK |
cfb23ed6 | 12144 | #undef INTEL_ERR_OR_DBG_KMS |
88adfff1 | 12145 | |
cfb23ed6 | 12146 | return ret; |
0e8ffe1b DV |
12147 | } |
12148 | ||
e3b247da VS |
12149 | static void intel_pipe_config_sanity_check(struct drm_i915_private *dev_priv, |
12150 | const struct intel_crtc_state *pipe_config) | |
12151 | { | |
12152 | if (pipe_config->has_pch_encoder) { | |
21a727b3 | 12153 | int fdi_dotclock = intel_dotclock_calculate(intel_fdi_link_freq(dev_priv, pipe_config), |
e3b247da VS |
12154 | &pipe_config->fdi_m_n); |
12155 | int dotclock = pipe_config->base.adjusted_mode.crtc_clock; | |
12156 | ||
12157 | /* | |
12158 | * FDI already provided one idea for the dotclock. | |
12159 | * Yell if the encoder disagrees. | |
12160 | */ | |
12161 | WARN(!intel_fuzzy_clock_check(fdi_dotclock, dotclock), | |
12162 | "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n", | |
12163 | fdi_dotclock, dotclock); | |
12164 | } | |
12165 | } | |
12166 | ||
c0ead703 ML |
12167 | static void verify_wm_state(struct drm_crtc *crtc, |
12168 | struct drm_crtc_state *new_state) | |
08db6652 | 12169 | { |
e7c84544 | 12170 | struct drm_device *dev = crtc->dev; |
08db6652 DL |
12171 | struct drm_i915_private *dev_priv = dev->dev_private; |
12172 | struct skl_ddb_allocation hw_ddb, *sw_ddb; | |
e7c84544 ML |
12173 | struct skl_ddb_entry *hw_entry, *sw_entry; |
12174 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
12175 | const enum pipe pipe = intel_crtc->pipe; | |
08db6652 DL |
12176 | int plane; |
12177 | ||
e7c84544 | 12178 | if (INTEL_INFO(dev)->gen < 9 || !new_state->active) |
08db6652 DL |
12179 | return; |
12180 | ||
12181 | skl_ddb_get_hw_state(dev_priv, &hw_ddb); | |
12182 | sw_ddb = &dev_priv->wm.skl_hw.ddb; | |
12183 | ||
e7c84544 ML |
12184 | /* planes */ |
12185 | for_each_plane(dev_priv, pipe, plane) { | |
12186 | hw_entry = &hw_ddb.plane[pipe][plane]; | |
12187 | sw_entry = &sw_ddb->plane[pipe][plane]; | |
08db6652 | 12188 | |
e7c84544 | 12189 | if (skl_ddb_entry_equal(hw_entry, sw_entry)) |
08db6652 DL |
12190 | continue; |
12191 | ||
e7c84544 ML |
12192 | DRM_ERROR("mismatch in DDB state pipe %c plane %d " |
12193 | "(expected (%u,%u), found (%u,%u))\n", | |
12194 | pipe_name(pipe), plane + 1, | |
12195 | sw_entry->start, sw_entry->end, | |
12196 | hw_entry->start, hw_entry->end); | |
12197 | } | |
08db6652 | 12198 | |
e7c84544 ML |
12199 | /* cursor */ |
12200 | hw_entry = &hw_ddb.plane[pipe][PLANE_CURSOR]; | |
12201 | sw_entry = &sw_ddb->plane[pipe][PLANE_CURSOR]; | |
08db6652 | 12202 | |
e7c84544 | 12203 | if (!skl_ddb_entry_equal(hw_entry, sw_entry)) { |
08db6652 DL |
12204 | DRM_ERROR("mismatch in DDB state pipe %c cursor " |
12205 | "(expected (%u,%u), found (%u,%u))\n", | |
12206 | pipe_name(pipe), | |
12207 | sw_entry->start, sw_entry->end, | |
12208 | hw_entry->start, hw_entry->end); | |
12209 | } | |
12210 | } | |
12211 | ||
91d1b4bd | 12212 | static void |
c0ead703 | 12213 | verify_connector_state(struct drm_device *dev, struct drm_crtc *crtc) |
8af6cf88 | 12214 | { |
35dd3c64 | 12215 | struct drm_connector *connector; |
8af6cf88 | 12216 | |
e7c84544 | 12217 | drm_for_each_connector(connector, dev) { |
35dd3c64 ML |
12218 | struct drm_encoder *encoder = connector->encoder; |
12219 | struct drm_connector_state *state = connector->state; | |
ad3c558f | 12220 | |
e7c84544 ML |
12221 | if (state->crtc != crtc) |
12222 | continue; | |
12223 | ||
03f476e1 ML |
12224 | intel_connector_verify_state(to_intel_connector(connector), |
12225 | connector->state); | |
8af6cf88 | 12226 | |
ad3c558f | 12227 | I915_STATE_WARN(state->best_encoder != encoder, |
35dd3c64 | 12228 | "connector's atomic encoder doesn't match legacy encoder\n"); |
8af6cf88 | 12229 | } |
91d1b4bd DV |
12230 | } |
12231 | ||
12232 | static void | |
c0ead703 | 12233 | verify_encoder_state(struct drm_device *dev) |
91d1b4bd DV |
12234 | { |
12235 | struct intel_encoder *encoder; | |
12236 | struct intel_connector *connector; | |
8af6cf88 | 12237 | |
b2784e15 | 12238 | for_each_intel_encoder(dev, encoder) { |
8af6cf88 | 12239 | bool enabled = false; |
4d20cd86 | 12240 | enum pipe pipe; |
8af6cf88 DV |
12241 | |
12242 | DRM_DEBUG_KMS("[ENCODER:%d:%s]\n", | |
12243 | encoder->base.base.id, | |
8e329a03 | 12244 | encoder->base.name); |
8af6cf88 | 12245 | |
3a3371ff | 12246 | for_each_intel_connector(dev, connector) { |
4d20cd86 | 12247 | if (connector->base.state->best_encoder != &encoder->base) |
8af6cf88 DV |
12248 | continue; |
12249 | enabled = true; | |
ad3c558f ML |
12250 | |
12251 | I915_STATE_WARN(connector->base.state->crtc != | |
12252 | encoder->base.crtc, | |
12253 | "connector's crtc doesn't match encoder crtc\n"); | |
8af6cf88 | 12254 | } |
0e32b39c | 12255 | |
e2c719b7 | 12256 | I915_STATE_WARN(!!encoder->base.crtc != enabled, |
8af6cf88 DV |
12257 | "encoder's enabled state mismatch " |
12258 | "(expected %i, found %i)\n", | |
12259 | !!encoder->base.crtc, enabled); | |
7c60d198 ML |
12260 | |
12261 | if (!encoder->base.crtc) { | |
4d20cd86 | 12262 | bool active; |
7c60d198 | 12263 | |
4d20cd86 ML |
12264 | active = encoder->get_hw_state(encoder, &pipe); |
12265 | I915_STATE_WARN(active, | |
12266 | "encoder detached but still enabled on pipe %c.\n", | |
12267 | pipe_name(pipe)); | |
7c60d198 | 12268 | } |
8af6cf88 | 12269 | } |
91d1b4bd DV |
12270 | } |
12271 | ||
12272 | static void | |
c0ead703 ML |
12273 | verify_crtc_state(struct drm_crtc *crtc, |
12274 | struct drm_crtc_state *old_crtc_state, | |
12275 | struct drm_crtc_state *new_crtc_state) | |
91d1b4bd | 12276 | { |
e7c84544 | 12277 | struct drm_device *dev = crtc->dev; |
fbee40df | 12278 | struct drm_i915_private *dev_priv = dev->dev_private; |
91d1b4bd | 12279 | struct intel_encoder *encoder; |
e7c84544 ML |
12280 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
12281 | struct intel_crtc_state *pipe_config, *sw_config; | |
12282 | struct drm_atomic_state *old_state; | |
12283 | bool active; | |
045ac3b5 | 12284 | |
e7c84544 ML |
12285 | old_state = old_crtc_state->state; |
12286 | __drm_atomic_helper_crtc_destroy_state(crtc, old_crtc_state); | |
12287 | pipe_config = to_intel_crtc_state(old_crtc_state); | |
12288 | memset(pipe_config, 0, sizeof(*pipe_config)); | |
12289 | pipe_config->base.crtc = crtc; | |
12290 | pipe_config->base.state = old_state; | |
8af6cf88 | 12291 | |
e7c84544 | 12292 | DRM_DEBUG_KMS("[CRTC:%d]\n", crtc->base.id); |
8af6cf88 | 12293 | |
e7c84544 | 12294 | active = dev_priv->display.get_pipe_config(intel_crtc, pipe_config); |
d62cf62a | 12295 | |
e7c84544 ML |
12296 | /* hw state is inconsistent with the pipe quirk */ |
12297 | if ((intel_crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) || | |
12298 | (intel_crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)) | |
12299 | active = new_crtc_state->active; | |
6c49f241 | 12300 | |
e7c84544 ML |
12301 | I915_STATE_WARN(new_crtc_state->active != active, |
12302 | "crtc active state doesn't match with hw state " | |
12303 | "(expected %i, found %i)\n", new_crtc_state->active, active); | |
0e8ffe1b | 12304 | |
e7c84544 ML |
12305 | I915_STATE_WARN(intel_crtc->active != new_crtc_state->active, |
12306 | "transitional active state does not match atomic hw state " | |
12307 | "(expected %i, found %i)\n", new_crtc_state->active, intel_crtc->active); | |
4d20cd86 | 12308 | |
e7c84544 ML |
12309 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
12310 | enum pipe pipe; | |
4d20cd86 | 12311 | |
e7c84544 ML |
12312 | active = encoder->get_hw_state(encoder, &pipe); |
12313 | I915_STATE_WARN(active != new_crtc_state->active, | |
12314 | "[ENCODER:%i] active %i with crtc active %i\n", | |
12315 | encoder->base.base.id, active, new_crtc_state->active); | |
4d20cd86 | 12316 | |
e7c84544 ML |
12317 | I915_STATE_WARN(active && intel_crtc->pipe != pipe, |
12318 | "Encoder connected to wrong pipe %c\n", | |
12319 | pipe_name(pipe)); | |
4d20cd86 | 12320 | |
e7c84544 ML |
12321 | if (active) |
12322 | encoder->get_config(encoder, pipe_config); | |
12323 | } | |
53d9f4e9 | 12324 | |
e7c84544 ML |
12325 | if (!new_crtc_state->active) |
12326 | return; | |
cfb23ed6 | 12327 | |
e7c84544 | 12328 | intel_pipe_config_sanity_check(dev_priv, pipe_config); |
e3b247da | 12329 | |
e7c84544 ML |
12330 | sw_config = to_intel_crtc_state(crtc->state); |
12331 | if (!intel_pipe_config_compare(dev, sw_config, | |
12332 | pipe_config, false)) { | |
12333 | I915_STATE_WARN(1, "pipe state doesn't match!\n"); | |
12334 | intel_dump_pipe_config(intel_crtc, pipe_config, | |
12335 | "[hw state]"); | |
12336 | intel_dump_pipe_config(intel_crtc, sw_config, | |
12337 | "[sw state]"); | |
8af6cf88 DV |
12338 | } |
12339 | } | |
12340 | ||
91d1b4bd | 12341 | static void |
c0ead703 ML |
12342 | verify_single_dpll_state(struct drm_i915_private *dev_priv, |
12343 | struct intel_shared_dpll *pll, | |
12344 | struct drm_crtc *crtc, | |
12345 | struct drm_crtc_state *new_state) | |
91d1b4bd | 12346 | { |
91d1b4bd | 12347 | struct intel_dpll_hw_state dpll_hw_state; |
e7c84544 ML |
12348 | unsigned crtc_mask; |
12349 | bool active; | |
5358901f | 12350 | |
e7c84544 | 12351 | memset(&dpll_hw_state, 0, sizeof(dpll_hw_state)); |
5358901f | 12352 | |
e7c84544 | 12353 | DRM_DEBUG_KMS("%s\n", pll->name); |
5358901f | 12354 | |
e7c84544 | 12355 | active = pll->funcs.get_hw_state(dev_priv, pll, &dpll_hw_state); |
5358901f | 12356 | |
e7c84544 ML |
12357 | if (!(pll->flags & INTEL_DPLL_ALWAYS_ON)) { |
12358 | I915_STATE_WARN(!pll->on && pll->active_mask, | |
12359 | "pll in active use but not on in sw tracking\n"); | |
12360 | I915_STATE_WARN(pll->on && !pll->active_mask, | |
12361 | "pll is on but not used by any active crtc\n"); | |
12362 | I915_STATE_WARN(pll->on != active, | |
12363 | "pll on state mismatch (expected %i, found %i)\n", | |
12364 | pll->on, active); | |
12365 | } | |
5358901f | 12366 | |
e7c84544 | 12367 | if (!crtc) { |
2dd66ebd | 12368 | I915_STATE_WARN(pll->active_mask & ~pll->config.crtc_mask, |
e7c84544 ML |
12369 | "more active pll users than references: %x vs %x\n", |
12370 | pll->active_mask, pll->config.crtc_mask); | |
5358901f | 12371 | |
e7c84544 ML |
12372 | return; |
12373 | } | |
12374 | ||
12375 | crtc_mask = 1 << drm_crtc_index(crtc); | |
12376 | ||
12377 | if (new_state->active) | |
12378 | I915_STATE_WARN(!(pll->active_mask & crtc_mask), | |
12379 | "pll active mismatch (expected pipe %c in active mask 0x%02x)\n", | |
12380 | pipe_name(drm_crtc_index(crtc)), pll->active_mask); | |
12381 | else | |
12382 | I915_STATE_WARN(pll->active_mask & crtc_mask, | |
12383 | "pll active mismatch (didn't expect pipe %c in active mask 0x%02x)\n", | |
12384 | pipe_name(drm_crtc_index(crtc)), pll->active_mask); | |
2dd66ebd | 12385 | |
e7c84544 ML |
12386 | I915_STATE_WARN(!(pll->config.crtc_mask & crtc_mask), |
12387 | "pll enabled crtcs mismatch (expected 0x%x in 0x%02x)\n", | |
12388 | crtc_mask, pll->config.crtc_mask); | |
66e985c0 | 12389 | |
e7c84544 ML |
12390 | I915_STATE_WARN(pll->on && memcmp(&pll->config.hw_state, |
12391 | &dpll_hw_state, | |
12392 | sizeof(dpll_hw_state)), | |
12393 | "pll hw state mismatch\n"); | |
12394 | } | |
12395 | ||
12396 | static void | |
c0ead703 ML |
12397 | verify_shared_dpll_state(struct drm_device *dev, struct drm_crtc *crtc, |
12398 | struct drm_crtc_state *old_crtc_state, | |
12399 | struct drm_crtc_state *new_crtc_state) | |
e7c84544 ML |
12400 | { |
12401 | struct drm_i915_private *dev_priv = dev->dev_private; | |
12402 | struct intel_crtc_state *old_state = to_intel_crtc_state(old_crtc_state); | |
12403 | struct intel_crtc_state *new_state = to_intel_crtc_state(new_crtc_state); | |
12404 | ||
12405 | if (new_state->shared_dpll) | |
c0ead703 | 12406 | verify_single_dpll_state(dev_priv, new_state->shared_dpll, crtc, new_crtc_state); |
e7c84544 ML |
12407 | |
12408 | if (old_state->shared_dpll && | |
12409 | old_state->shared_dpll != new_state->shared_dpll) { | |
12410 | unsigned crtc_mask = 1 << drm_crtc_index(crtc); | |
12411 | struct intel_shared_dpll *pll = old_state->shared_dpll; | |
12412 | ||
12413 | I915_STATE_WARN(pll->active_mask & crtc_mask, | |
12414 | "pll active mismatch (didn't expect pipe %c in active mask)\n", | |
12415 | pipe_name(drm_crtc_index(crtc))); | |
12416 | I915_STATE_WARN(pll->config.crtc_mask & crtc_mask, | |
12417 | "pll enabled crtcs mismatch (found %x in enabled mask)\n", | |
12418 | pipe_name(drm_crtc_index(crtc))); | |
5358901f | 12419 | } |
8af6cf88 DV |
12420 | } |
12421 | ||
e7c84544 | 12422 | static void |
c0ead703 | 12423 | intel_modeset_verify_crtc(struct drm_crtc *crtc, |
e7c84544 ML |
12424 | struct drm_crtc_state *old_state, |
12425 | struct drm_crtc_state *new_state) | |
12426 | { | |
c0ead703 | 12427 | verify_wm_state(crtc, new_state); |
c0ead703 ML |
12428 | verify_crtc_state(crtc, old_state, new_state); |
12429 | verify_shared_dpll_state(crtc->dev, crtc, old_state, new_state); | |
e7c84544 ML |
12430 | } |
12431 | ||
12432 | static void | |
c0ead703 | 12433 | verify_disabled_dpll_state(struct drm_device *dev) |
e7c84544 ML |
12434 | { |
12435 | struct drm_i915_private *dev_priv = dev->dev_private; | |
12436 | int i; | |
12437 | ||
12438 | for (i = 0; i < dev_priv->num_shared_dpll; i++) | |
c0ead703 | 12439 | verify_single_dpll_state(dev_priv, &dev_priv->shared_dplls[i], NULL, NULL); |
e7c84544 ML |
12440 | } |
12441 | ||
12442 | static void | |
c0ead703 | 12443 | intel_modeset_verify_disabled(struct drm_device *dev) |
e7c84544 | 12444 | { |
c0ead703 ML |
12445 | verify_encoder_state(dev); |
12446 | verify_connector_state(dev, NULL); | |
12447 | verify_disabled_dpll_state(dev); | |
e7c84544 ML |
12448 | } |
12449 | ||
80715b2f VS |
12450 | static void update_scanline_offset(struct intel_crtc *crtc) |
12451 | { | |
12452 | struct drm_device *dev = crtc->base.dev; | |
12453 | ||
12454 | /* | |
12455 | * The scanline counter increments at the leading edge of hsync. | |
12456 | * | |
12457 | * On most platforms it starts counting from vtotal-1 on the | |
12458 | * first active line. That means the scanline counter value is | |
12459 | * always one less than what we would expect. Ie. just after | |
12460 | * start of vblank, which also occurs at start of hsync (on the | |
12461 | * last active line), the scanline counter will read vblank_start-1. | |
12462 | * | |
12463 | * On gen2 the scanline counter starts counting from 1 instead | |
12464 | * of vtotal-1, so we have to subtract one (or rather add vtotal-1 | |
12465 | * to keep the value positive), instead of adding one. | |
12466 | * | |
12467 | * On HSW+ the behaviour of the scanline counter depends on the output | |
12468 | * type. For DP ports it behaves like most other platforms, but on HDMI | |
12469 | * there's an extra 1 line difference. So we need to add two instead of | |
12470 | * one to the value. | |
12471 | */ | |
12472 | if (IS_GEN2(dev)) { | |
124abe07 | 12473 | const struct drm_display_mode *adjusted_mode = &crtc->config->base.adjusted_mode; |
80715b2f VS |
12474 | int vtotal; |
12475 | ||
124abe07 VS |
12476 | vtotal = adjusted_mode->crtc_vtotal; |
12477 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) | |
80715b2f VS |
12478 | vtotal /= 2; |
12479 | ||
12480 | crtc->scanline_offset = vtotal - 1; | |
12481 | } else if (HAS_DDI(dev) && | |
409ee761 | 12482 | intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) { |
80715b2f VS |
12483 | crtc->scanline_offset = 2; |
12484 | } else | |
12485 | crtc->scanline_offset = 1; | |
12486 | } | |
12487 | ||
ad421372 | 12488 | static void intel_modeset_clear_plls(struct drm_atomic_state *state) |
ed6739ef | 12489 | { |
225da59b | 12490 | struct drm_device *dev = state->dev; |
ed6739ef | 12491 | struct drm_i915_private *dev_priv = to_i915(dev); |
ad421372 | 12492 | struct intel_shared_dpll_config *shared_dpll = NULL; |
0a9ab303 ACO |
12493 | struct drm_crtc *crtc; |
12494 | struct drm_crtc_state *crtc_state; | |
0a9ab303 | 12495 | int i; |
ed6739ef ACO |
12496 | |
12497 | if (!dev_priv->display.crtc_compute_clock) | |
ad421372 | 12498 | return; |
ed6739ef | 12499 | |
0a9ab303 | 12500 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
fb1a38a9 | 12501 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8106ddbd ACO |
12502 | struct intel_shared_dpll *old_dpll = |
12503 | to_intel_crtc_state(crtc->state)->shared_dpll; | |
0a9ab303 | 12504 | |
fb1a38a9 | 12505 | if (!needs_modeset(crtc_state)) |
225da59b ACO |
12506 | continue; |
12507 | ||
8106ddbd | 12508 | to_intel_crtc_state(crtc_state)->shared_dpll = NULL; |
fb1a38a9 | 12509 | |
8106ddbd | 12510 | if (!old_dpll) |
fb1a38a9 | 12511 | continue; |
0a9ab303 | 12512 | |
ad421372 ML |
12513 | if (!shared_dpll) |
12514 | shared_dpll = intel_atomic_get_shared_dpll_state(state); | |
ed6739ef | 12515 | |
8106ddbd | 12516 | intel_shared_dpll_config_put(shared_dpll, old_dpll, intel_crtc); |
ad421372 | 12517 | } |
ed6739ef ACO |
12518 | } |
12519 | ||
99d736a2 ML |
12520 | /* |
12521 | * This implements the workaround described in the "notes" section of the mode | |
12522 | * set sequence documentation. When going from no pipes or single pipe to | |
12523 | * multiple pipes, and planes are enabled after the pipe, we need to wait at | |
12524 | * least 2 vblanks on the first pipe before enabling planes on the second pipe. | |
12525 | */ | |
12526 | static int haswell_mode_set_planes_workaround(struct drm_atomic_state *state) | |
12527 | { | |
12528 | struct drm_crtc_state *crtc_state; | |
12529 | struct intel_crtc *intel_crtc; | |
12530 | struct drm_crtc *crtc; | |
12531 | struct intel_crtc_state *first_crtc_state = NULL; | |
12532 | struct intel_crtc_state *other_crtc_state = NULL; | |
12533 | enum pipe first_pipe = INVALID_PIPE, enabled_pipe = INVALID_PIPE; | |
12534 | int i; | |
12535 | ||
12536 | /* look at all crtc's that are going to be enabled in during modeset */ | |
12537 | for_each_crtc_in_state(state, crtc, crtc_state, i) { | |
12538 | intel_crtc = to_intel_crtc(crtc); | |
12539 | ||
12540 | if (!crtc_state->active || !needs_modeset(crtc_state)) | |
12541 | continue; | |
12542 | ||
12543 | if (first_crtc_state) { | |
12544 | other_crtc_state = to_intel_crtc_state(crtc_state); | |
12545 | break; | |
12546 | } else { | |
12547 | first_crtc_state = to_intel_crtc_state(crtc_state); | |
12548 | first_pipe = intel_crtc->pipe; | |
12549 | } | |
12550 | } | |
12551 | ||
12552 | /* No workaround needed? */ | |
12553 | if (!first_crtc_state) | |
12554 | return 0; | |
12555 | ||
12556 | /* w/a possibly needed, check how many crtc's are already enabled. */ | |
12557 | for_each_intel_crtc(state->dev, intel_crtc) { | |
12558 | struct intel_crtc_state *pipe_config; | |
12559 | ||
12560 | pipe_config = intel_atomic_get_crtc_state(state, intel_crtc); | |
12561 | if (IS_ERR(pipe_config)) | |
12562 | return PTR_ERR(pipe_config); | |
12563 | ||
12564 | pipe_config->hsw_workaround_pipe = INVALID_PIPE; | |
12565 | ||
12566 | if (!pipe_config->base.active || | |
12567 | needs_modeset(&pipe_config->base)) | |
12568 | continue; | |
12569 | ||
12570 | /* 2 or more enabled crtcs means no need for w/a */ | |
12571 | if (enabled_pipe != INVALID_PIPE) | |
12572 | return 0; | |
12573 | ||
12574 | enabled_pipe = intel_crtc->pipe; | |
12575 | } | |
12576 | ||
12577 | if (enabled_pipe != INVALID_PIPE) | |
12578 | first_crtc_state->hsw_workaround_pipe = enabled_pipe; | |
12579 | else if (other_crtc_state) | |
12580 | other_crtc_state->hsw_workaround_pipe = first_pipe; | |
12581 | ||
12582 | return 0; | |
12583 | } | |
12584 | ||
27c329ed ML |
12585 | static int intel_modeset_all_pipes(struct drm_atomic_state *state) |
12586 | { | |
12587 | struct drm_crtc *crtc; | |
12588 | struct drm_crtc_state *crtc_state; | |
12589 | int ret = 0; | |
12590 | ||
12591 | /* add all active pipes to the state */ | |
12592 | for_each_crtc(state->dev, crtc) { | |
12593 | crtc_state = drm_atomic_get_crtc_state(state, crtc); | |
12594 | if (IS_ERR(crtc_state)) | |
12595 | return PTR_ERR(crtc_state); | |
12596 | ||
12597 | if (!crtc_state->active || needs_modeset(crtc_state)) | |
12598 | continue; | |
12599 | ||
12600 | crtc_state->mode_changed = true; | |
12601 | ||
12602 | ret = drm_atomic_add_affected_connectors(state, crtc); | |
12603 | if (ret) | |
12604 | break; | |
12605 | ||
12606 | ret = drm_atomic_add_affected_planes(state, crtc); | |
12607 | if (ret) | |
12608 | break; | |
12609 | } | |
12610 | ||
12611 | return ret; | |
12612 | } | |
12613 | ||
c347a676 | 12614 | static int intel_modeset_checks(struct drm_atomic_state *state) |
054518dd | 12615 | { |
565602d7 ML |
12616 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
12617 | struct drm_i915_private *dev_priv = state->dev->dev_private; | |
12618 | struct drm_crtc *crtc; | |
12619 | struct drm_crtc_state *crtc_state; | |
12620 | int ret = 0, i; | |
054518dd | 12621 | |
b359283a ML |
12622 | if (!check_digital_port_conflicts(state)) { |
12623 | DRM_DEBUG_KMS("rejecting conflicting digital port configuration\n"); | |
12624 | return -EINVAL; | |
12625 | } | |
12626 | ||
565602d7 ML |
12627 | intel_state->modeset = true; |
12628 | intel_state->active_crtcs = dev_priv->active_crtcs; | |
12629 | ||
12630 | for_each_crtc_in_state(state, crtc, crtc_state, i) { | |
12631 | if (crtc_state->active) | |
12632 | intel_state->active_crtcs |= 1 << i; | |
12633 | else | |
12634 | intel_state->active_crtcs &= ~(1 << i); | |
8b4a7d05 MR |
12635 | |
12636 | if (crtc_state->active != crtc->state->active) | |
12637 | intel_state->active_pipe_changes |= drm_crtc_mask(crtc); | |
565602d7 ML |
12638 | } |
12639 | ||
054518dd ACO |
12640 | /* |
12641 | * See if the config requires any additional preparation, e.g. | |
12642 | * to adjust global state with pipes off. We need to do this | |
12643 | * here so we can get the modeset_pipe updated config for the new | |
12644 | * mode set on this crtc. For other crtcs we need to use the | |
12645 | * adjusted_mode bits in the crtc directly. | |
12646 | */ | |
27c329ed | 12647 | if (dev_priv->display.modeset_calc_cdclk) { |
c89e39f3 CT |
12648 | if (!intel_state->cdclk_pll_vco) |
12649 | intel_state->cdclk_pll_vco = dev_priv->skl_vco_freq; | |
12650 | ||
27c329ed | 12651 | ret = dev_priv->display.modeset_calc_cdclk(state); |
c89e39f3 CT |
12652 | if (ret < 0) |
12653 | return ret; | |
27c329ed | 12654 | |
c89e39f3 CT |
12655 | if (intel_state->dev_cdclk != dev_priv->cdclk_freq || |
12656 | intel_state->cdclk_pll_vco != dev_priv->skl_vco_freq) | |
27c329ed ML |
12657 | ret = intel_modeset_all_pipes(state); |
12658 | ||
12659 | if (ret < 0) | |
054518dd | 12660 | return ret; |
e8788cbc ML |
12661 | |
12662 | DRM_DEBUG_KMS("New cdclk calculated to be atomic %u, actual %u\n", | |
12663 | intel_state->cdclk, intel_state->dev_cdclk); | |
27c329ed | 12664 | } else |
1a617b77 | 12665 | to_intel_atomic_state(state)->cdclk = dev_priv->atomic_cdclk_freq; |
054518dd | 12666 | |
ad421372 | 12667 | intel_modeset_clear_plls(state); |
054518dd | 12668 | |
565602d7 | 12669 | if (IS_HASWELL(dev_priv)) |
ad421372 | 12670 | return haswell_mode_set_planes_workaround(state); |
99d736a2 | 12671 | |
ad421372 | 12672 | return 0; |
c347a676 ACO |
12673 | } |
12674 | ||
aa363136 MR |
12675 | /* |
12676 | * Handle calculation of various watermark data at the end of the atomic check | |
12677 | * phase. The code here should be run after the per-crtc and per-plane 'check' | |
12678 | * handlers to ensure that all derived state has been updated. | |
12679 | */ | |
55994c2c | 12680 | static int calc_watermark_data(struct drm_atomic_state *state) |
aa363136 MR |
12681 | { |
12682 | struct drm_device *dev = state->dev; | |
98d39494 | 12683 | struct drm_i915_private *dev_priv = to_i915(dev); |
98d39494 MR |
12684 | |
12685 | /* Is there platform-specific watermark information to calculate? */ | |
12686 | if (dev_priv->display.compute_global_watermarks) | |
55994c2c MR |
12687 | return dev_priv->display.compute_global_watermarks(state); |
12688 | ||
12689 | return 0; | |
aa363136 MR |
12690 | } |
12691 | ||
74c090b1 ML |
12692 | /** |
12693 | * intel_atomic_check - validate state object | |
12694 | * @dev: drm device | |
12695 | * @state: state to validate | |
12696 | */ | |
12697 | static int intel_atomic_check(struct drm_device *dev, | |
12698 | struct drm_atomic_state *state) | |
c347a676 | 12699 | { |
dd8b3bdb | 12700 | struct drm_i915_private *dev_priv = to_i915(dev); |
aa363136 | 12701 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
c347a676 ACO |
12702 | struct drm_crtc *crtc; |
12703 | struct drm_crtc_state *crtc_state; | |
12704 | int ret, i; | |
61333b60 | 12705 | bool any_ms = false; |
c347a676 | 12706 | |
74c090b1 | 12707 | ret = drm_atomic_helper_check_modeset(dev, state); |
054518dd ACO |
12708 | if (ret) |
12709 | return ret; | |
12710 | ||
c347a676 | 12711 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
cfb23ed6 ML |
12712 | struct intel_crtc_state *pipe_config = |
12713 | to_intel_crtc_state(crtc_state); | |
1ed51de9 DV |
12714 | |
12715 | /* Catch I915_MODE_FLAG_INHERITED */ | |
12716 | if (crtc_state->mode.private_flags != crtc->state->mode.private_flags) | |
12717 | crtc_state->mode_changed = true; | |
cfb23ed6 | 12718 | |
af4a879e | 12719 | if (!needs_modeset(crtc_state)) |
c347a676 ACO |
12720 | continue; |
12721 | ||
af4a879e DV |
12722 | if (!crtc_state->enable) { |
12723 | any_ms = true; | |
cfb23ed6 | 12724 | continue; |
af4a879e | 12725 | } |
cfb23ed6 | 12726 | |
26495481 DV |
12727 | /* FIXME: For only active_changed we shouldn't need to do any |
12728 | * state recomputation at all. */ | |
12729 | ||
1ed51de9 DV |
12730 | ret = drm_atomic_add_affected_connectors(state, crtc); |
12731 | if (ret) | |
12732 | return ret; | |
b359283a | 12733 | |
cfb23ed6 | 12734 | ret = intel_modeset_pipe_config(crtc, pipe_config); |
25aa1c39 ML |
12735 | if (ret) { |
12736 | intel_dump_pipe_config(to_intel_crtc(crtc), | |
12737 | pipe_config, "[failed]"); | |
c347a676 | 12738 | return ret; |
25aa1c39 | 12739 | } |
c347a676 | 12740 | |
73831236 | 12741 | if (i915.fastboot && |
dd8b3bdb | 12742 | intel_pipe_config_compare(dev, |
cfb23ed6 | 12743 | to_intel_crtc_state(crtc->state), |
1ed51de9 | 12744 | pipe_config, true)) { |
26495481 | 12745 | crtc_state->mode_changed = false; |
bfd16b2a | 12746 | to_intel_crtc_state(crtc_state)->update_pipe = true; |
26495481 DV |
12747 | } |
12748 | ||
af4a879e | 12749 | if (needs_modeset(crtc_state)) |
26495481 | 12750 | any_ms = true; |
cfb23ed6 | 12751 | |
af4a879e DV |
12752 | ret = drm_atomic_add_affected_planes(state, crtc); |
12753 | if (ret) | |
12754 | return ret; | |
61333b60 | 12755 | |
26495481 DV |
12756 | intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config, |
12757 | needs_modeset(crtc_state) ? | |
12758 | "[modeset]" : "[fastset]"); | |
c347a676 ACO |
12759 | } |
12760 | ||
61333b60 ML |
12761 | if (any_ms) { |
12762 | ret = intel_modeset_checks(state); | |
12763 | ||
12764 | if (ret) | |
12765 | return ret; | |
27c329ed | 12766 | } else |
dd8b3bdb | 12767 | intel_state->cdclk = dev_priv->cdclk_freq; |
76305b1a | 12768 | |
dd8b3bdb | 12769 | ret = drm_atomic_helper_check_planes(dev, state); |
aa363136 MR |
12770 | if (ret) |
12771 | return ret; | |
12772 | ||
f51be2e0 | 12773 | intel_fbc_choose_crtc(dev_priv, state); |
55994c2c | 12774 | return calc_watermark_data(state); |
054518dd ACO |
12775 | } |
12776 | ||
a6747b73 ML |
12777 | static bool needs_work(struct drm_crtc_state *crtc_state) |
12778 | { | |
12779 | /* hw state checker needs to run */ | |
12780 | if (needs_modeset(crtc_state)) | |
12781 | return true; | |
12782 | ||
12783 | /* unpin old fb's, possibly vblank update */ | |
12784 | if (crtc_state->planes_changed) | |
12785 | return true; | |
12786 | ||
12787 | /* pipe parameters need to be updated, and hw state checker */ | |
12788 | if (to_intel_crtc_state(crtc_state)->update_pipe) | |
12789 | return true; | |
12790 | ||
12791 | /* vblank event requested? */ | |
12792 | if (crtc_state->event) | |
12793 | return true; | |
12794 | ||
12795 | return false; | |
12796 | } | |
12797 | ||
5008e874 ML |
12798 | static int intel_atomic_prepare_commit(struct drm_device *dev, |
12799 | struct drm_atomic_state *state, | |
81072bfd | 12800 | bool nonblock) |
5008e874 | 12801 | { |
7580d774 | 12802 | struct drm_i915_private *dev_priv = dev->dev_private; |
a6747b73 | 12803 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
7580d774 | 12804 | struct drm_plane_state *plane_state; |
5008e874 | 12805 | struct drm_crtc_state *crtc_state; |
7580d774 | 12806 | struct drm_plane *plane; |
5008e874 ML |
12807 | struct drm_crtc *crtc; |
12808 | int i, ret; | |
12809 | ||
5008e874 | 12810 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
a6747b73 ML |
12811 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
12812 | struct intel_flip_work *work; | |
12813 | ||
95c2ccdc ML |
12814 | if (!state->legacy_cursor_update) { |
12815 | ret = intel_crtc_wait_for_pending_flips(crtc); | |
12816 | if (ret) | |
12817 | return ret; | |
7580d774 | 12818 | |
95c2ccdc ML |
12819 | if (atomic_read(&intel_crtc->unpin_work_count) >= 2) |
12820 | flush_workqueue(dev_priv->wq); | |
12821 | } | |
a6747b73 ML |
12822 | |
12823 | /* test if we need to update something */ | |
12824 | if (!needs_work(crtc_state)) | |
12825 | continue; | |
12826 | ||
12827 | intel_state->work[i] = work = | |
12828 | kzalloc(sizeof(**intel_state->work), GFP_KERNEL); | |
12829 | ||
12830 | if (!work) | |
12831 | return -ENOMEM; | |
12832 | ||
12833 | if (needs_modeset(crtc_state) || | |
12834 | to_intel_crtc_state(crtc_state)->update_pipe) { | |
12835 | work->num_old_connectors = hweight32(crtc->state->connector_mask); | |
12836 | ||
12837 | work->old_connector_state = kcalloc(work->num_old_connectors, | |
12838 | sizeof(*work->old_connector_state), | |
12839 | GFP_KERNEL); | |
12840 | ||
12841 | work->num_new_connectors = hweight32(crtc_state->connector_mask); | |
12842 | work->new_connector_state = kcalloc(work->num_new_connectors, | |
12843 | sizeof(*work->new_connector_state), | |
12844 | GFP_KERNEL); | |
12845 | ||
12846 | if (!work->old_connector_state || !work->new_connector_state) | |
12847 | return -ENOMEM; | |
12848 | } | |
5008e874 ML |
12849 | } |
12850 | ||
d55dbd06 ML |
12851 | if (intel_state->modeset && nonblock) { |
12852 | DRM_DEBUG_ATOMIC("Nonblock modesets are not yet supported!\n"); | |
12853 | return -EINVAL; | |
12854 | } | |
12855 | ||
f935675f ML |
12856 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
12857 | if (ret) | |
12858 | return ret; | |
12859 | ||
5008e874 | 12860 | ret = drm_atomic_helper_prepare_planes(dev, state); |
f7e5838b | 12861 | mutex_unlock(&dev->struct_mutex); |
7580d774 | 12862 | |
21daaeee | 12863 | if (!ret && !nonblock) { |
7580d774 ML |
12864 | for_each_plane_in_state(state, plane, plane_state, i) { |
12865 | struct intel_plane_state *intel_plane_state = | |
12866 | to_intel_plane_state(plane_state); | |
12867 | ||
84fc494b ML |
12868 | if (plane_state->fence) { |
12869 | long lret = fence_wait(plane_state->fence, true); | |
12870 | ||
12871 | if (lret < 0) { | |
12872 | ret = lret; | |
12873 | break; | |
12874 | } | |
12875 | } | |
12876 | ||
7580d774 ML |
12877 | if (!intel_plane_state->wait_req) |
12878 | continue; | |
12879 | ||
12880 | ret = __i915_wait_request(intel_plane_state->wait_req, | |
299259a3 | 12881 | true, NULL, NULL); |
f7e5838b | 12882 | if (ret) { |
f4457ae7 CW |
12883 | /* Any hang should be swallowed by the wait */ |
12884 | WARN_ON(ret == -EIO); | |
f7e5838b CW |
12885 | mutex_lock(&dev->struct_mutex); |
12886 | drm_atomic_helper_cleanup_planes(dev, state); | |
12887 | mutex_unlock(&dev->struct_mutex); | |
7580d774 | 12888 | break; |
f7e5838b | 12889 | } |
7580d774 | 12890 | } |
7580d774 | 12891 | } |
5008e874 ML |
12892 | |
12893 | return ret; | |
12894 | } | |
12895 | ||
a2991414 ML |
12896 | u32 intel_crtc_get_vblank_counter(struct intel_crtc *crtc) |
12897 | { | |
12898 | struct drm_device *dev = crtc->base.dev; | |
12899 | ||
12900 | if (!dev->max_vblank_count) | |
12901 | return drm_accurate_vblank_count(&crtc->base); | |
12902 | ||
12903 | return dev->driver->get_vblank_counter(dev, crtc->pipe); | |
12904 | } | |
12905 | ||
a6747b73 ML |
12906 | static void intel_prepare_work(struct drm_crtc *crtc, |
12907 | struct intel_flip_work *work, | |
12908 | struct drm_atomic_state *state, | |
12909 | struct drm_crtc_state *old_crtc_state) | |
e8861675 | 12910 | { |
a6747b73 ML |
12911 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
12912 | struct drm_plane_state *old_plane_state; | |
12913 | struct drm_plane *plane; | |
12914 | int i, j = 0; | |
e8861675 | 12915 | |
a6747b73 ML |
12916 | INIT_WORK(&work->unpin_work, intel_unpin_work_fn); |
12917 | INIT_WORK(&work->mmio_work, intel_mmio_flip_work_func); | |
12918 | atomic_inc(&intel_crtc->unpin_work_count); | |
e8861675 | 12919 | |
a6747b73 ML |
12920 | for_each_plane_in_state(state, plane, old_plane_state, i) { |
12921 | struct intel_plane_state *old_state = to_intel_plane_state(old_plane_state); | |
12922 | struct intel_plane_state *new_state = to_intel_plane_state(plane->state); | |
e8861675 | 12923 | |
a6747b73 ML |
12924 | if (old_state->base.crtc != crtc && |
12925 | new_state->base.crtc != crtc) | |
e8861675 ML |
12926 | continue; |
12927 | ||
a6747b73 ML |
12928 | if (plane->type == DRM_PLANE_TYPE_PRIMARY) { |
12929 | plane->fb = new_state->base.fb; | |
12930 | crtc->x = new_state->base.src_x >> 16; | |
12931 | crtc->y = new_state->base.src_y >> 16; | |
e8861675 ML |
12932 | } |
12933 | ||
a6747b73 ML |
12934 | old_state->wait_req = new_state->wait_req; |
12935 | new_state->wait_req = NULL; | |
12936 | ||
12937 | old_state->base.fence = new_state->base.fence; | |
12938 | new_state->base.fence = NULL; | |
12939 | ||
12940 | /* remove plane state from the atomic state and move it to work */ | |
12941 | old_plane_state->state = NULL; | |
12942 | state->planes[i] = NULL; | |
12943 | state->plane_states[i] = NULL; | |
12944 | ||
12945 | work->old_plane_state[j] = old_state; | |
12946 | work->new_plane_state[j++] = new_state; | |
e8861675 ML |
12947 | } |
12948 | ||
a6747b73 ML |
12949 | old_crtc_state->state = NULL; |
12950 | state->crtcs[drm_crtc_index(crtc)] = NULL; | |
12951 | state->crtc_states[drm_crtc_index(crtc)] = NULL; | |
e8861675 | 12952 | |
a6747b73 ML |
12953 | work->old_crtc_state = to_intel_crtc_state(old_crtc_state); |
12954 | work->new_crtc_state = to_intel_crtc_state(crtc->state); | |
12955 | work->num_planes = j; | |
e8861675 | 12956 | |
a6747b73 ML |
12957 | work->event = crtc->state->event; |
12958 | crtc->state->event = NULL; | |
e8861675 | 12959 | |
a6747b73 ML |
12960 | if (needs_modeset(crtc->state) || work->new_crtc_state->update_pipe) { |
12961 | struct drm_connector *conn; | |
12962 | struct drm_connector_state *old_conn_state; | |
12963 | int k = 0; | |
e8861675 | 12964 | |
a6747b73 ML |
12965 | j = 0; |
12966 | ||
12967 | /* | |
12968 | * intel_unpin_work_fn cannot depend on the connector list | |
12969 | * because it may be freed from underneath it, so add | |
12970 | * them all to the work struct while we're holding locks. | |
12971 | */ | |
12972 | for_each_connector_in_state(state, conn, old_conn_state, i) { | |
12973 | if (old_conn_state->crtc == crtc) { | |
12974 | work->old_connector_state[j++] = old_conn_state; | |
12975 | ||
12976 | state->connectors[i] = NULL; | |
12977 | state->connector_states[i] = NULL; | |
12978 | } | |
12979 | } | |
12980 | ||
12981 | /* If another crtc has stolen the connector from state, | |
12982 | * then for_each_connector_in_state is no longer reliable, | |
12983 | * so use drm_for_each_connector here. | |
12984 | */ | |
12985 | drm_for_each_connector(conn, state->dev) | |
12986 | if (conn->state->crtc == crtc) | |
12987 | work->new_connector_state[k++] = conn->state; | |
12988 | ||
12989 | WARN(j != work->num_old_connectors, "j = %i, expected %i\n", j, work->num_old_connectors); | |
12990 | WARN(k != work->num_new_connectors, "k = %i, expected %i\n", k, work->num_new_connectors); | |
12991 | } else if (!work->new_crtc_state->update_wm_post) | |
12992 | work->can_async_unpin = true; | |
12993 | ||
12994 | work->fb_bits = work->new_crtc_state->fb_bits; | |
e8861675 ML |
12995 | } |
12996 | ||
a6747b73 ML |
12997 | static void intel_schedule_unpin(struct drm_crtc *crtc, |
12998 | struct intel_atomic_state *state, | |
12999 | struct intel_flip_work *work) | |
e8861675 | 13000 | { |
a6747b73 ML |
13001 | struct drm_device *dev = crtc->dev; |
13002 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e8861675 | 13003 | |
a6747b73 | 13004 | to_intel_crtc(crtc)->config = work->new_crtc_state; |
e8861675 | 13005 | |
a6747b73 ML |
13006 | queue_work(dev_priv->wq, &work->unpin_work); |
13007 | } | |
e8861675 | 13008 | |
d55dbd06 ML |
13009 | static void intel_schedule_flip(struct drm_crtc *crtc, |
13010 | struct intel_atomic_state *state, | |
13011 | struct intel_flip_work *work, | |
13012 | bool nonblock) | |
13013 | { | |
13014 | struct intel_crtc_state *crtc_state = work->new_crtc_state; | |
13015 | ||
13016 | if (crtc_state->base.planes_changed || | |
13017 | needs_modeset(&crtc_state->base) || | |
13018 | crtc_state->update_pipe) { | |
13019 | if (nonblock) | |
13020 | schedule_work(&work->mmio_work); | |
13021 | else | |
13022 | intel_mmio_flip_work_func(&work->mmio_work); | |
13023 | } else { | |
13024 | int ret; | |
13025 | ||
13026 | ret = drm_crtc_vblank_get(crtc); | |
13027 | I915_STATE_WARN(ret < 0, "enabling vblank failed with %i\n", ret); | |
13028 | ||
13029 | work->flip_queued_vblank = intel_crtc_get_vblank_counter(to_intel_crtc(crtc)); | |
13030 | smp_mb__before_atomic(); | |
13031 | atomic_set(&work->pending, 1); | |
13032 | } | |
13033 | } | |
13034 | ||
a6747b73 ML |
13035 | static void intel_schedule_update(struct drm_crtc *crtc, |
13036 | struct intel_atomic_state *state, | |
d55dbd06 ML |
13037 | struct intel_flip_work *work, |
13038 | bool nonblock) | |
a6747b73 ML |
13039 | { |
13040 | struct drm_device *dev = crtc->dev; | |
d55dbd06 | 13041 | struct intel_crtc_state *pipe_config = work->new_crtc_state; |
a6747b73 | 13042 | |
d55dbd06 | 13043 | if (!pipe_config->base.active && work->can_async_unpin) { |
a6747b73 ML |
13044 | INIT_LIST_HEAD(&work->head); |
13045 | intel_schedule_unpin(crtc, state, work); | |
13046 | return; | |
13047 | } | |
13048 | ||
13049 | spin_lock_irq(&dev->event_lock); | |
13050 | list_add_tail(&work->head, &to_intel_crtc(crtc)->flip_work); | |
13051 | spin_unlock_irq(&dev->event_lock); | |
13052 | ||
d55dbd06 ML |
13053 | if (!pipe_config->base.active) |
13054 | intel_schedule_unpin(crtc, state, work); | |
13055 | else | |
13056 | intel_schedule_flip(crtc, state, work, nonblock); | |
e8861675 ML |
13057 | } |
13058 | ||
74c090b1 ML |
13059 | /** |
13060 | * intel_atomic_commit - commit validated state object | |
13061 | * @dev: DRM device | |
13062 | * @state: the top-level driver state object | |
81072bfd | 13063 | * @nonblock: nonblocking commit |
74c090b1 ML |
13064 | * |
13065 | * This function commits a top-level state object that has been validated | |
13066 | * with drm_atomic_helper_check(). | |
13067 | * | |
13068 | * FIXME: Atomic modeset support for i915 is not yet complete. At the moment | |
13069 | * we can only handle plane-related operations and do not yet support | |
81072bfd | 13070 | * nonblocking commit. |
74c090b1 ML |
13071 | * |
13072 | * RETURNS | |
13073 | * Zero for success or -errno. | |
13074 | */ | |
13075 | static int intel_atomic_commit(struct drm_device *dev, | |
13076 | struct drm_atomic_state *state, | |
81072bfd | 13077 | bool nonblock) |
a6778b3c | 13078 | { |
565602d7 | 13079 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
fbee40df | 13080 | struct drm_i915_private *dev_priv = dev->dev_private; |
29ceb0e6 | 13081 | struct drm_crtc_state *old_crtc_state; |
7580d774 | 13082 | struct drm_crtc *crtc; |
565602d7 | 13083 | int ret = 0, i; |
a6778b3c | 13084 | |
81072bfd | 13085 | ret = intel_atomic_prepare_commit(dev, state, nonblock); |
7580d774 ML |
13086 | if (ret) { |
13087 | DRM_DEBUG_ATOMIC("Preparing state failed with %i\n", ret); | |
d4afb8cc | 13088 | return ret; |
7580d774 | 13089 | } |
d4afb8cc | 13090 | |
1c5e19f8 | 13091 | drm_atomic_helper_swap_state(dev, state); |
279e99d7 | 13092 | dev_priv->wm.distrust_bios_wm = false; |
734fa01f | 13093 | dev_priv->wm.skl_results = intel_state->wm_results; |
a1475e77 | 13094 | intel_shared_dpll_commit(state); |
1c5e19f8 | 13095 | |
565602d7 ML |
13096 | if (intel_state->modeset) { |
13097 | memcpy(dev_priv->min_pixclk, intel_state->min_pixclk, | |
13098 | sizeof(intel_state->min_pixclk)); | |
13099 | dev_priv->active_crtcs = intel_state->active_crtcs; | |
1a617b77 | 13100 | dev_priv->atomic_cdclk_freq = intel_state->cdclk; |
565602d7 ML |
13101 | } |
13102 | ||
29ceb0e6 | 13103 | for_each_crtc_in_state(state, crtc, old_crtc_state, i) { |
a539205a ML |
13104 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
13105 | ||
61333b60 ML |
13106 | if (!needs_modeset(crtc->state)) |
13107 | continue; | |
13108 | ||
29ceb0e6 | 13109 | intel_pre_plane_update(to_intel_crtc_state(old_crtc_state)); |
460da916 | 13110 | |
a6747b73 ML |
13111 | intel_state->work[i]->put_power_domains = |
13112 | modeset_get_crtc_power_domains(crtc, | |
13113 | to_intel_crtc_state(crtc->state)); | |
13114 | ||
29ceb0e6 VS |
13115 | if (old_crtc_state->active) { |
13116 | intel_crtc_disable_planes(crtc, old_crtc_state->plane_mask); | |
a539205a | 13117 | dev_priv->display.crtc_disable(crtc); |
eddfcbcd | 13118 | intel_crtc->active = false; |
58f9c0bc | 13119 | intel_fbc_disable(intel_crtc); |
eddfcbcd | 13120 | intel_disable_shared_dpll(intel_crtc); |
9bbc8258 VS |
13121 | |
13122 | /* | |
13123 | * Underruns don't always raise | |
13124 | * interrupts, so check manually. | |
13125 | */ | |
13126 | intel_check_cpu_fifo_underruns(dev_priv); | |
13127 | intel_check_pch_fifo_underruns(dev_priv); | |
b9001114 ML |
13128 | |
13129 | if (!crtc->state->active) | |
13130 | intel_update_watermarks(crtc); | |
a539205a | 13131 | } |
b8cecdf5 | 13132 | } |
7758a113 | 13133 | |
ea9d758d DV |
13134 | /* Only after disabling all output pipelines that will be changed can we |
13135 | * update the the output configuration. */ | |
4740b0f2 | 13136 | intel_modeset_update_crtc_state(state); |
f6e5b160 | 13137 | |
565602d7 | 13138 | if (intel_state->modeset) { |
4740b0f2 | 13139 | drm_atomic_helper_update_legacy_modeset_state(state->dev, state); |
33c8df89 ML |
13140 | |
13141 | if (dev_priv->display.modeset_commit_cdclk && | |
c89e39f3 CT |
13142 | (intel_state->dev_cdclk != dev_priv->cdclk_freq || |
13143 | intel_state->cdclk_pll_vco != dev_priv->skl_vco_freq)) | |
33c8df89 | 13144 | dev_priv->display.modeset_commit_cdclk(state); |
f6d1973d | 13145 | |
c0ead703 | 13146 | intel_modeset_verify_disabled(dev); |
4740b0f2 | 13147 | } |
47fab737 | 13148 | |
a6778b3c | 13149 | /* Now enable the clocks, plane, pipe, and connectors that we set up. */ |
29ceb0e6 | 13150 | for_each_crtc_in_state(state, crtc, old_crtc_state, i) { |
d55dbd06 | 13151 | struct intel_flip_work *work = intel_state->work[i]; |
f6ac4b2a ML |
13152 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
13153 | bool modeset = needs_modeset(crtc->state); | |
9f836f90 | 13154 | |
f6ac4b2a | 13155 | if (modeset && crtc->state->active) { |
a539205a ML |
13156 | update_scanline_offset(to_intel_crtc(crtc)); |
13157 | dev_priv->display.crtc_enable(crtc); | |
13158 | } | |
80715b2f | 13159 | |
f6ac4b2a | 13160 | if (!modeset) |
29ceb0e6 | 13161 | intel_pre_plane_update(to_intel_crtc_state(old_crtc_state)); |
f6ac4b2a | 13162 | |
a6747b73 ML |
13163 | if (!work) { |
13164 | if (!list_empty_careful(&intel_crtc->flip_work)) { | |
13165 | spin_lock_irq(&dev->event_lock); | |
13166 | if (!list_empty(&intel_crtc->flip_work)) | |
13167 | work = list_last_entry(&intel_crtc->flip_work, | |
13168 | struct intel_flip_work, head); | |
13169 | ||
13170 | if (work && work->new_crtc_state == to_intel_crtc_state(old_crtc_state)) { | |
13171 | work->free_new_crtc_state = true; | |
13172 | state->crtc_states[i] = NULL; | |
13173 | state->crtcs[i] = NULL; | |
13174 | } | |
13175 | spin_unlock_irq(&dev->event_lock); | |
13176 | } | |
13177 | continue; | |
13178 | } | |
f6d1973d | 13179 | |
a6747b73 ML |
13180 | intel_state->work[i] = NULL; |
13181 | intel_prepare_work(crtc, work, state, old_crtc_state); | |
d55dbd06 | 13182 | intel_schedule_update(crtc, intel_state, work, nonblock); |
177246a8 MR |
13183 | } |
13184 | ||
d55dbd06 ML |
13185 | /* FIXME: add subpixel order */ |
13186 | ||
ee165b1a | 13187 | drm_atomic_state_free(state); |
f30da187 | 13188 | |
75714940 MK |
13189 | /* As one of the primary mmio accessors, KMS has a high likelihood |
13190 | * of triggering bugs in unclaimed access. After we finish | |
13191 | * modesetting, see if an error has been flagged, and if so | |
13192 | * enable debugging for the next modeset - and hope we catch | |
13193 | * the culprit. | |
13194 | * | |
13195 | * XXX note that we assume display power is on at this point. | |
13196 | * This might hold true now but we need to add pm helper to check | |
13197 | * unclaimed only when the hardware is on, as atomic commits | |
13198 | * can happen also when the device is completely off. | |
13199 | */ | |
13200 | intel_uncore_arm_unclaimed_mmio_detection(dev_priv); | |
13201 | ||
74c090b1 | 13202 | return 0; |
7f27126e JB |
13203 | } |
13204 | ||
c0c36b94 CW |
13205 | void intel_crtc_restore_mode(struct drm_crtc *crtc) |
13206 | { | |
83a57153 ACO |
13207 | struct drm_device *dev = crtc->dev; |
13208 | struct drm_atomic_state *state; | |
e694eb02 | 13209 | struct drm_crtc_state *crtc_state; |
2bfb4627 | 13210 | int ret; |
83a57153 ACO |
13211 | |
13212 | state = drm_atomic_state_alloc(dev); | |
13213 | if (!state) { | |
e694eb02 | 13214 | DRM_DEBUG_KMS("[CRTC:%d] crtc restore failed, out of memory", |
83a57153 ACO |
13215 | crtc->base.id); |
13216 | return; | |
13217 | } | |
13218 | ||
e694eb02 | 13219 | state->acquire_ctx = drm_modeset_legacy_acquire_ctx(crtc); |
83a57153 | 13220 | |
e694eb02 ML |
13221 | retry: |
13222 | crtc_state = drm_atomic_get_crtc_state(state, crtc); | |
13223 | ret = PTR_ERR_OR_ZERO(crtc_state); | |
13224 | if (!ret) { | |
13225 | if (!crtc_state->active) | |
13226 | goto out; | |
83a57153 | 13227 | |
e694eb02 | 13228 | crtc_state->mode_changed = true; |
74c090b1 | 13229 | ret = drm_atomic_commit(state); |
83a57153 ACO |
13230 | } |
13231 | ||
e694eb02 ML |
13232 | if (ret == -EDEADLK) { |
13233 | drm_atomic_state_clear(state); | |
13234 | drm_modeset_backoff(state->acquire_ctx); | |
13235 | goto retry; | |
4ed9fb37 | 13236 | } |
4be07317 | 13237 | |
2bfb4627 | 13238 | if (ret) |
e694eb02 | 13239 | out: |
2bfb4627 | 13240 | drm_atomic_state_free(state); |
c0c36b94 CW |
13241 | } |
13242 | ||
25c5b266 DV |
13243 | #undef for_each_intel_crtc_masked |
13244 | ||
f6e5b160 | 13245 | static const struct drm_crtc_funcs intel_crtc_funcs = { |
82cf435b | 13246 | .gamma_set = drm_atomic_helper_legacy_gamma_set, |
74c090b1 | 13247 | .set_config = drm_atomic_helper_set_config, |
82cf435b | 13248 | .set_property = drm_atomic_helper_crtc_set_property, |
f6e5b160 | 13249 | .destroy = intel_crtc_destroy, |
d55dbd06 | 13250 | .page_flip = drm_atomic_helper_page_flip, |
1356837e MR |
13251 | .atomic_duplicate_state = intel_crtc_duplicate_state, |
13252 | .atomic_destroy_state = intel_crtc_destroy_state, | |
f6e5b160 CW |
13253 | }; |
13254 | ||
d55dbd06 ML |
13255 | static struct fence *intel_get_excl_fence(struct drm_i915_gem_object *obj) |
13256 | { | |
13257 | struct reservation_object *resv; | |
13258 | ||
13259 | ||
13260 | if (!obj->base.dma_buf) | |
13261 | return NULL; | |
13262 | ||
13263 | resv = obj->base.dma_buf->resv; | |
13264 | ||
13265 | /* For framebuffer backed by dmabuf, wait for fence */ | |
13266 | while (1) { | |
13267 | struct fence *fence_excl, *ret = NULL; | |
13268 | ||
13269 | rcu_read_lock(); | |
13270 | ||
13271 | fence_excl = rcu_dereference(resv->fence_excl); | |
13272 | if (fence_excl) | |
13273 | ret = fence_get_rcu(fence_excl); | |
13274 | ||
13275 | rcu_read_unlock(); | |
13276 | ||
13277 | if (ret == fence_excl) | |
13278 | return ret; | |
13279 | } | |
13280 | } | |
13281 | ||
6beb8c23 MR |
13282 | /** |
13283 | * intel_prepare_plane_fb - Prepare fb for usage on plane | |
13284 | * @plane: drm plane to prepare for | |
13285 | * @fb: framebuffer to prepare for presentation | |
13286 | * | |
13287 | * Prepares a framebuffer for usage on a display plane. Generally this | |
13288 | * involves pinning the underlying object and updating the frontbuffer tracking | |
13289 | * bits. Some older platforms need special physical address handling for | |
13290 | * cursor planes. | |
13291 | * | |
f935675f ML |
13292 | * Must be called with struct_mutex held. |
13293 | * | |
6beb8c23 MR |
13294 | * Returns 0 on success, negative error code on failure. |
13295 | */ | |
13296 | int | |
13297 | intel_prepare_plane_fb(struct drm_plane *plane, | |
d136dfee | 13298 | const struct drm_plane_state *new_state) |
465c120c MR |
13299 | { |
13300 | struct drm_device *dev = plane->dev; | |
844f9111 | 13301 | struct drm_framebuffer *fb = new_state->fb; |
6beb8c23 | 13302 | struct intel_plane *intel_plane = to_intel_plane(plane); |
6beb8c23 | 13303 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
1ee49399 | 13304 | struct drm_i915_gem_object *old_obj = intel_fb_obj(plane->state->fb); |
15c86bdb | 13305 | struct drm_crtc *crtc = new_state->crtc ?: plane->state->crtc; |
6beb8c23 | 13306 | int ret = 0; |
465c120c | 13307 | |
1ee49399 | 13308 | if (!obj && !old_obj) |
465c120c MR |
13309 | return 0; |
13310 | ||
15c86bdb ML |
13311 | if (WARN_ON(!new_state->state) || WARN_ON(!crtc) || |
13312 | WARN_ON(!to_intel_atomic_state(new_state->state)->work[to_intel_crtc(crtc)->pipe])) { | |
13313 | if (WARN_ON(old_obj != obj)) | |
13314 | return -EINVAL; | |
13315 | ||
13316 | return 0; | |
13317 | } | |
13318 | ||
5008e874 ML |
13319 | if (old_obj) { |
13320 | struct drm_crtc_state *crtc_state = | |
13321 | drm_atomic_get_existing_crtc_state(new_state->state, plane->state->crtc); | |
13322 | ||
13323 | /* Big Hammer, we also need to ensure that any pending | |
13324 | * MI_WAIT_FOR_EVENT inside a user batch buffer on the | |
13325 | * current scanout is retired before unpinning the old | |
13326 | * framebuffer. Note that we rely on userspace rendering | |
13327 | * into the buffer attached to the pipe they are waiting | |
13328 | * on. If not, userspace generates a GPU hang with IPEHR | |
13329 | * point to the MI_WAIT_FOR_EVENT. | |
13330 | * | |
13331 | * This should only fail upon a hung GPU, in which case we | |
13332 | * can safely continue. | |
13333 | */ | |
13334 | if (needs_modeset(crtc_state)) | |
13335 | ret = i915_gem_object_wait_rendering(old_obj, true); | |
f4457ae7 CW |
13336 | if (ret) { |
13337 | /* GPU hangs should have been swallowed by the wait */ | |
13338 | WARN_ON(ret == -EIO); | |
f935675f | 13339 | return ret; |
f4457ae7 | 13340 | } |
5008e874 ML |
13341 | } |
13342 | ||
1ee49399 ML |
13343 | if (!obj) { |
13344 | ret = 0; | |
13345 | } else if (plane->type == DRM_PLANE_TYPE_CURSOR && | |
6beb8c23 MR |
13346 | INTEL_INFO(dev)->cursor_needs_physical) { |
13347 | int align = IS_I830(dev) ? 16 * 1024 : 256; | |
13348 | ret = i915_gem_object_attach_phys(obj, align); | |
13349 | if (ret) | |
13350 | DRM_DEBUG_KMS("failed to attach phys object\n"); | |
13351 | } else { | |
3465c580 | 13352 | ret = intel_pin_and_fence_fb_obj(fb, new_state->rotation); |
6beb8c23 | 13353 | } |
465c120c | 13354 | |
7580d774 ML |
13355 | if (ret == 0) { |
13356 | if (obj) { | |
13357 | struct intel_plane_state *plane_state = | |
13358 | to_intel_plane_state(new_state); | |
13359 | ||
13360 | i915_gem_request_assign(&plane_state->wait_req, | |
13361 | obj->last_write_req); | |
84fc494b ML |
13362 | |
13363 | plane_state->base.fence = intel_get_excl_fence(obj); | |
7580d774 ML |
13364 | } |
13365 | ||
a9ff8714 | 13366 | i915_gem_track_fb(old_obj, obj, intel_plane->frontbuffer_bit); |
7580d774 | 13367 | } |
fdd508a6 | 13368 | |
6beb8c23 MR |
13369 | return ret; |
13370 | } | |
13371 | ||
38f3ce3a MR |
13372 | /** |
13373 | * intel_cleanup_plane_fb - Cleans up an fb after plane use | |
13374 | * @plane: drm plane to clean up for | |
13375 | * @fb: old framebuffer that was on plane | |
13376 | * | |
13377 | * Cleans up a framebuffer that has just been removed from a plane. | |
f935675f ML |
13378 | * |
13379 | * Must be called with struct_mutex held. | |
38f3ce3a MR |
13380 | */ |
13381 | void | |
13382 | intel_cleanup_plane_fb(struct drm_plane *plane, | |
d136dfee | 13383 | const struct drm_plane_state *old_state) |
38f3ce3a MR |
13384 | { |
13385 | struct drm_device *dev = plane->dev; | |
1ee49399 | 13386 | struct intel_plane *intel_plane = to_intel_plane(plane); |
7580d774 | 13387 | struct intel_plane_state *old_intel_state; |
1ee49399 ML |
13388 | struct drm_i915_gem_object *old_obj = intel_fb_obj(old_state->fb); |
13389 | struct drm_i915_gem_object *obj = intel_fb_obj(plane->state->fb); | |
38f3ce3a | 13390 | |
7580d774 ML |
13391 | old_intel_state = to_intel_plane_state(old_state); |
13392 | ||
1ee49399 | 13393 | if (!obj && !old_obj) |
38f3ce3a MR |
13394 | return; |
13395 | ||
1ee49399 ML |
13396 | if (old_obj && (plane->type != DRM_PLANE_TYPE_CURSOR || |
13397 | !INTEL_INFO(dev)->cursor_needs_physical)) | |
3465c580 | 13398 | intel_unpin_fb_obj(old_state->fb, old_state->rotation); |
1ee49399 ML |
13399 | |
13400 | /* prepare_fb aborted? */ | |
13401 | if ((old_obj && (old_obj->frontbuffer_bits & intel_plane->frontbuffer_bit)) || | |
13402 | (obj && !(obj->frontbuffer_bits & intel_plane->frontbuffer_bit))) | |
13403 | i915_gem_track_fb(old_obj, obj, intel_plane->frontbuffer_bit); | |
7580d774 ML |
13404 | |
13405 | i915_gem_request_assign(&old_intel_state->wait_req, NULL); | |
84fc494b ML |
13406 | |
13407 | fence_put(old_intel_state->base.fence); | |
13408 | old_intel_state->base.fence = NULL; | |
465c120c MR |
13409 | } |
13410 | ||
6156a456 CK |
13411 | int |
13412 | skl_max_scale(struct intel_crtc *intel_crtc, struct intel_crtc_state *crtc_state) | |
13413 | { | |
13414 | int max_scale; | |
13415 | struct drm_device *dev; | |
13416 | struct drm_i915_private *dev_priv; | |
13417 | int crtc_clock, cdclk; | |
13418 | ||
bf8a0af0 | 13419 | if (!intel_crtc || !crtc_state->base.enable) |
6156a456 CK |
13420 | return DRM_PLANE_HELPER_NO_SCALING; |
13421 | ||
13422 | dev = intel_crtc->base.dev; | |
13423 | dev_priv = dev->dev_private; | |
13424 | crtc_clock = crtc_state->base.adjusted_mode.crtc_clock; | |
27c329ed | 13425 | cdclk = to_intel_atomic_state(crtc_state->base.state)->cdclk; |
6156a456 | 13426 | |
54bf1ce6 | 13427 | if (WARN_ON_ONCE(!crtc_clock || cdclk < crtc_clock)) |
6156a456 CK |
13428 | return DRM_PLANE_HELPER_NO_SCALING; |
13429 | ||
13430 | /* | |
13431 | * skl max scale is lower of: | |
13432 | * close to 3 but not 3, -1 is for that purpose | |
13433 | * or | |
13434 | * cdclk/crtc_clock | |
13435 | */ | |
13436 | max_scale = min((1 << 16) * 3 - 1, (1 << 8) * ((cdclk << 8) / crtc_clock)); | |
13437 | ||
13438 | return max_scale; | |
13439 | } | |
13440 | ||
465c120c | 13441 | static int |
3c692a41 | 13442 | intel_check_primary_plane(struct drm_plane *plane, |
061e4b8d | 13443 | struct intel_crtc_state *crtc_state, |
3c692a41 GP |
13444 | struct intel_plane_state *state) |
13445 | { | |
2b875c22 MR |
13446 | struct drm_crtc *crtc = state->base.crtc; |
13447 | struct drm_framebuffer *fb = state->base.fb; | |
6156a456 | 13448 | int min_scale = DRM_PLANE_HELPER_NO_SCALING; |
061e4b8d ML |
13449 | int max_scale = DRM_PLANE_HELPER_NO_SCALING; |
13450 | bool can_position = false; | |
465c120c | 13451 | |
693bdc28 VS |
13452 | if (INTEL_INFO(plane->dev)->gen >= 9) { |
13453 | /* use scaler when colorkey is not required */ | |
13454 | if (state->ckey.flags == I915_SET_COLORKEY_NONE) { | |
13455 | min_scale = 1; | |
13456 | max_scale = skl_max_scale(to_intel_crtc(crtc), crtc_state); | |
13457 | } | |
d8106366 | 13458 | can_position = true; |
6156a456 | 13459 | } |
d8106366 | 13460 | |
061e4b8d ML |
13461 | return drm_plane_helper_check_update(plane, crtc, fb, &state->src, |
13462 | &state->dst, &state->clip, | |
da20eabd ML |
13463 | min_scale, max_scale, |
13464 | can_position, true, | |
13465 | &state->visible); | |
14af293f GP |
13466 | } |
13467 | ||
cf4c7c12 | 13468 | /** |
4a3b8769 MR |
13469 | * intel_plane_destroy - destroy a plane |
13470 | * @plane: plane to destroy | |
cf4c7c12 | 13471 | * |
4a3b8769 MR |
13472 | * Common destruction function for all types of planes (primary, cursor, |
13473 | * sprite). | |
cf4c7c12 | 13474 | */ |
4a3b8769 | 13475 | void intel_plane_destroy(struct drm_plane *plane) |
465c120c MR |
13476 | { |
13477 | struct intel_plane *intel_plane = to_intel_plane(plane); | |
13478 | drm_plane_cleanup(plane); | |
13479 | kfree(intel_plane); | |
13480 | } | |
13481 | ||
65a3fea0 | 13482 | const struct drm_plane_funcs intel_plane_funcs = { |
70a101f8 MR |
13483 | .update_plane = drm_atomic_helper_update_plane, |
13484 | .disable_plane = drm_atomic_helper_disable_plane, | |
3d7d6510 | 13485 | .destroy = intel_plane_destroy, |
c196e1d6 | 13486 | .set_property = drm_atomic_helper_plane_set_property, |
a98b3431 MR |
13487 | .atomic_get_property = intel_plane_atomic_get_property, |
13488 | .atomic_set_property = intel_plane_atomic_set_property, | |
ea2c67bb MR |
13489 | .atomic_duplicate_state = intel_plane_duplicate_state, |
13490 | .atomic_destroy_state = intel_plane_destroy_state, | |
13491 | ||
465c120c MR |
13492 | }; |
13493 | ||
13494 | static struct drm_plane *intel_primary_plane_create(struct drm_device *dev, | |
13495 | int pipe) | |
13496 | { | |
fca0ce2a VS |
13497 | struct intel_plane *primary = NULL; |
13498 | struct intel_plane_state *state = NULL; | |
465c120c | 13499 | const uint32_t *intel_primary_formats; |
45e3743a | 13500 | unsigned int num_formats; |
fca0ce2a | 13501 | int ret; |
465c120c MR |
13502 | |
13503 | primary = kzalloc(sizeof(*primary), GFP_KERNEL); | |
fca0ce2a VS |
13504 | if (!primary) |
13505 | goto fail; | |
465c120c | 13506 | |
8e7d688b | 13507 | state = intel_create_plane_state(&primary->base); |
fca0ce2a VS |
13508 | if (!state) |
13509 | goto fail; | |
8e7d688b | 13510 | primary->base.state = &state->base; |
ea2c67bb | 13511 | |
465c120c MR |
13512 | primary->can_scale = false; |
13513 | primary->max_downscale = 1; | |
6156a456 CK |
13514 | if (INTEL_INFO(dev)->gen >= 9) { |
13515 | primary->can_scale = true; | |
af99ceda | 13516 | state->scaler_id = -1; |
6156a456 | 13517 | } |
465c120c MR |
13518 | primary->pipe = pipe; |
13519 | primary->plane = pipe; | |
a9ff8714 | 13520 | primary->frontbuffer_bit = INTEL_FRONTBUFFER_PRIMARY(pipe); |
c59cb179 | 13521 | primary->check_plane = intel_check_primary_plane; |
465c120c MR |
13522 | if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) |
13523 | primary->plane = !pipe; | |
13524 | ||
6c0fd451 DL |
13525 | if (INTEL_INFO(dev)->gen >= 9) { |
13526 | intel_primary_formats = skl_primary_formats; | |
13527 | num_formats = ARRAY_SIZE(skl_primary_formats); | |
a8d201af ML |
13528 | |
13529 | primary->update_plane = skylake_update_primary_plane; | |
13530 | primary->disable_plane = skylake_disable_primary_plane; | |
13531 | } else if (HAS_PCH_SPLIT(dev)) { | |
13532 | intel_primary_formats = i965_primary_formats; | |
13533 | num_formats = ARRAY_SIZE(i965_primary_formats); | |
13534 | ||
13535 | primary->update_plane = ironlake_update_primary_plane; | |
13536 | primary->disable_plane = i9xx_disable_primary_plane; | |
6c0fd451 | 13537 | } else if (INTEL_INFO(dev)->gen >= 4) { |
568db4f2 DL |
13538 | intel_primary_formats = i965_primary_formats; |
13539 | num_formats = ARRAY_SIZE(i965_primary_formats); | |
a8d201af ML |
13540 | |
13541 | primary->update_plane = i9xx_update_primary_plane; | |
13542 | primary->disable_plane = i9xx_disable_primary_plane; | |
6c0fd451 DL |
13543 | } else { |
13544 | intel_primary_formats = i8xx_primary_formats; | |
13545 | num_formats = ARRAY_SIZE(i8xx_primary_formats); | |
a8d201af ML |
13546 | |
13547 | primary->update_plane = i9xx_update_primary_plane; | |
13548 | primary->disable_plane = i9xx_disable_primary_plane; | |
465c120c MR |
13549 | } |
13550 | ||
fca0ce2a VS |
13551 | ret = drm_universal_plane_init(dev, &primary->base, 0, |
13552 | &intel_plane_funcs, | |
13553 | intel_primary_formats, num_formats, | |
13554 | DRM_PLANE_TYPE_PRIMARY, NULL); | |
13555 | if (ret) | |
13556 | goto fail; | |
48404c1e | 13557 | |
3b7a5119 SJ |
13558 | if (INTEL_INFO(dev)->gen >= 4) |
13559 | intel_create_rotation_property(dev, primary); | |
48404c1e | 13560 | |
ea2c67bb MR |
13561 | drm_plane_helper_add(&primary->base, &intel_plane_helper_funcs); |
13562 | ||
465c120c | 13563 | return &primary->base; |
fca0ce2a VS |
13564 | |
13565 | fail: | |
13566 | kfree(state); | |
13567 | kfree(primary); | |
13568 | ||
13569 | return NULL; | |
465c120c MR |
13570 | } |
13571 | ||
3b7a5119 SJ |
13572 | void intel_create_rotation_property(struct drm_device *dev, struct intel_plane *plane) |
13573 | { | |
13574 | if (!dev->mode_config.rotation_property) { | |
13575 | unsigned long flags = BIT(DRM_ROTATE_0) | | |
13576 | BIT(DRM_ROTATE_180); | |
13577 | ||
13578 | if (INTEL_INFO(dev)->gen >= 9) | |
13579 | flags |= BIT(DRM_ROTATE_90) | BIT(DRM_ROTATE_270); | |
13580 | ||
13581 | dev->mode_config.rotation_property = | |
13582 | drm_mode_create_rotation_property(dev, flags); | |
13583 | } | |
13584 | if (dev->mode_config.rotation_property) | |
13585 | drm_object_attach_property(&plane->base.base, | |
13586 | dev->mode_config.rotation_property, | |
13587 | plane->base.state->rotation); | |
13588 | } | |
13589 | ||
3d7d6510 | 13590 | static int |
852e787c | 13591 | intel_check_cursor_plane(struct drm_plane *plane, |
061e4b8d | 13592 | struct intel_crtc_state *crtc_state, |
852e787c | 13593 | struct intel_plane_state *state) |
3d7d6510 | 13594 | { |
061e4b8d | 13595 | struct drm_crtc *crtc = crtc_state->base.crtc; |
2b875c22 | 13596 | struct drm_framebuffer *fb = state->base.fb; |
757f9a3e | 13597 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
b29ec92c | 13598 | enum pipe pipe = to_intel_plane(plane)->pipe; |
757f9a3e GP |
13599 | unsigned stride; |
13600 | int ret; | |
3d7d6510 | 13601 | |
061e4b8d ML |
13602 | ret = drm_plane_helper_check_update(plane, crtc, fb, &state->src, |
13603 | &state->dst, &state->clip, | |
3d7d6510 MR |
13604 | DRM_PLANE_HELPER_NO_SCALING, |
13605 | DRM_PLANE_HELPER_NO_SCALING, | |
852e787c | 13606 | true, true, &state->visible); |
757f9a3e GP |
13607 | if (ret) |
13608 | return ret; | |
13609 | ||
757f9a3e GP |
13610 | /* if we want to turn off the cursor ignore width and height */ |
13611 | if (!obj) | |
da20eabd | 13612 | return 0; |
757f9a3e | 13613 | |
757f9a3e | 13614 | /* Check for which cursor types we support */ |
061e4b8d | 13615 | if (!cursor_size_ok(plane->dev, state->base.crtc_w, state->base.crtc_h)) { |
ea2c67bb MR |
13616 | DRM_DEBUG("Cursor dimension %dx%d not supported\n", |
13617 | state->base.crtc_w, state->base.crtc_h); | |
757f9a3e GP |
13618 | return -EINVAL; |
13619 | } | |
13620 | ||
ea2c67bb MR |
13621 | stride = roundup_pow_of_two(state->base.crtc_w) * 4; |
13622 | if (obj->base.size < stride * state->base.crtc_h) { | |
757f9a3e GP |
13623 | DRM_DEBUG_KMS("buffer is too small\n"); |
13624 | return -ENOMEM; | |
13625 | } | |
13626 | ||
3a656b54 | 13627 | if (fb->modifier[0] != DRM_FORMAT_MOD_NONE) { |
757f9a3e | 13628 | DRM_DEBUG_KMS("cursor cannot be tiled\n"); |
da20eabd | 13629 | return -EINVAL; |
32b7eeec MR |
13630 | } |
13631 | ||
b29ec92c VS |
13632 | /* |
13633 | * There's something wrong with the cursor on CHV pipe C. | |
13634 | * If it straddles the left edge of the screen then | |
13635 | * moving it away from the edge or disabling it often | |
13636 | * results in a pipe underrun, and often that can lead to | |
13637 | * dead pipe (constant underrun reported, and it scans | |
13638 | * out just a solid color). To recover from that, the | |
13639 | * display power well must be turned off and on again. | |
13640 | * Refuse the put the cursor into that compromised position. | |
13641 | */ | |
13642 | if (IS_CHERRYVIEW(plane->dev) && pipe == PIPE_C && | |
13643 | state->visible && state->base.crtc_x < 0) { | |
13644 | DRM_DEBUG_KMS("CHV cursor C not allowed to straddle the left screen edge\n"); | |
13645 | return -EINVAL; | |
13646 | } | |
13647 | ||
da20eabd | 13648 | return 0; |
852e787c | 13649 | } |
3d7d6510 | 13650 | |
a8ad0d8e ML |
13651 | static void |
13652 | intel_disable_cursor_plane(struct drm_plane *plane, | |
7fabf5ef | 13653 | struct drm_crtc *crtc) |
a8ad0d8e | 13654 | { |
f2858021 ML |
13655 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
13656 | ||
13657 | intel_crtc->cursor_addr = 0; | |
55a08b3f | 13658 | intel_crtc_update_cursor(crtc, NULL); |
a8ad0d8e ML |
13659 | } |
13660 | ||
f4a2cf29 | 13661 | static void |
55a08b3f ML |
13662 | intel_update_cursor_plane(struct drm_plane *plane, |
13663 | const struct intel_crtc_state *crtc_state, | |
13664 | const struct intel_plane_state *state) | |
852e787c | 13665 | { |
55a08b3f ML |
13666 | struct drm_crtc *crtc = crtc_state->base.crtc; |
13667 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ea2c67bb | 13668 | struct drm_device *dev = plane->dev; |
2b875c22 | 13669 | struct drm_i915_gem_object *obj = intel_fb_obj(state->base.fb); |
a912f12f | 13670 | uint32_t addr; |
852e787c | 13671 | |
f4a2cf29 | 13672 | if (!obj) |
a912f12f | 13673 | addr = 0; |
f4a2cf29 | 13674 | else if (!INTEL_INFO(dev)->cursor_needs_physical) |
a912f12f | 13675 | addr = i915_gem_obj_ggtt_offset(obj); |
f4a2cf29 | 13676 | else |
a912f12f | 13677 | addr = obj->phys_handle->busaddr; |
852e787c | 13678 | |
a912f12f | 13679 | intel_crtc->cursor_addr = addr; |
55a08b3f | 13680 | intel_crtc_update_cursor(crtc, state); |
852e787c GP |
13681 | } |
13682 | ||
3d7d6510 MR |
13683 | static struct drm_plane *intel_cursor_plane_create(struct drm_device *dev, |
13684 | int pipe) | |
13685 | { | |
fca0ce2a VS |
13686 | struct intel_plane *cursor = NULL; |
13687 | struct intel_plane_state *state = NULL; | |
13688 | int ret; | |
3d7d6510 MR |
13689 | |
13690 | cursor = kzalloc(sizeof(*cursor), GFP_KERNEL); | |
fca0ce2a VS |
13691 | if (!cursor) |
13692 | goto fail; | |
3d7d6510 | 13693 | |
8e7d688b | 13694 | state = intel_create_plane_state(&cursor->base); |
fca0ce2a VS |
13695 | if (!state) |
13696 | goto fail; | |
8e7d688b | 13697 | cursor->base.state = &state->base; |
ea2c67bb | 13698 | |
3d7d6510 MR |
13699 | cursor->can_scale = false; |
13700 | cursor->max_downscale = 1; | |
13701 | cursor->pipe = pipe; | |
13702 | cursor->plane = pipe; | |
a9ff8714 | 13703 | cursor->frontbuffer_bit = INTEL_FRONTBUFFER_CURSOR(pipe); |
c59cb179 | 13704 | cursor->check_plane = intel_check_cursor_plane; |
55a08b3f | 13705 | cursor->update_plane = intel_update_cursor_plane; |
a8ad0d8e | 13706 | cursor->disable_plane = intel_disable_cursor_plane; |
3d7d6510 | 13707 | |
fca0ce2a VS |
13708 | ret = drm_universal_plane_init(dev, &cursor->base, 0, |
13709 | &intel_plane_funcs, | |
13710 | intel_cursor_formats, | |
13711 | ARRAY_SIZE(intel_cursor_formats), | |
13712 | DRM_PLANE_TYPE_CURSOR, NULL); | |
13713 | if (ret) | |
13714 | goto fail; | |
4398ad45 VS |
13715 | |
13716 | if (INTEL_INFO(dev)->gen >= 4) { | |
13717 | if (!dev->mode_config.rotation_property) | |
13718 | dev->mode_config.rotation_property = | |
13719 | drm_mode_create_rotation_property(dev, | |
13720 | BIT(DRM_ROTATE_0) | | |
13721 | BIT(DRM_ROTATE_180)); | |
13722 | if (dev->mode_config.rotation_property) | |
13723 | drm_object_attach_property(&cursor->base.base, | |
13724 | dev->mode_config.rotation_property, | |
8e7d688b | 13725 | state->base.rotation); |
4398ad45 VS |
13726 | } |
13727 | ||
af99ceda CK |
13728 | if (INTEL_INFO(dev)->gen >=9) |
13729 | state->scaler_id = -1; | |
13730 | ||
ea2c67bb MR |
13731 | drm_plane_helper_add(&cursor->base, &intel_plane_helper_funcs); |
13732 | ||
3d7d6510 | 13733 | return &cursor->base; |
fca0ce2a VS |
13734 | |
13735 | fail: | |
13736 | kfree(state); | |
13737 | kfree(cursor); | |
13738 | ||
13739 | return NULL; | |
3d7d6510 MR |
13740 | } |
13741 | ||
549e2bfb CK |
13742 | static void skl_init_scalers(struct drm_device *dev, struct intel_crtc *intel_crtc, |
13743 | struct intel_crtc_state *crtc_state) | |
13744 | { | |
13745 | int i; | |
13746 | struct intel_scaler *intel_scaler; | |
13747 | struct intel_crtc_scaler_state *scaler_state = &crtc_state->scaler_state; | |
13748 | ||
13749 | for (i = 0; i < intel_crtc->num_scalers; i++) { | |
13750 | intel_scaler = &scaler_state->scalers[i]; | |
13751 | intel_scaler->in_use = 0; | |
549e2bfb CK |
13752 | intel_scaler->mode = PS_SCALER_MODE_DYN; |
13753 | } | |
13754 | ||
13755 | scaler_state->scaler_id = -1; | |
13756 | } | |
13757 | ||
b358d0a6 | 13758 | static void intel_crtc_init(struct drm_device *dev, int pipe) |
79e53945 | 13759 | { |
fbee40df | 13760 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 13761 | struct intel_crtc *intel_crtc; |
f5de6e07 | 13762 | struct intel_crtc_state *crtc_state = NULL; |
3d7d6510 MR |
13763 | struct drm_plane *primary = NULL; |
13764 | struct drm_plane *cursor = NULL; | |
8563b1e8 | 13765 | int ret; |
79e53945 | 13766 | |
955382f3 | 13767 | intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL); |
79e53945 JB |
13768 | if (intel_crtc == NULL) |
13769 | return; | |
13770 | ||
f5de6e07 ACO |
13771 | crtc_state = kzalloc(sizeof(*crtc_state), GFP_KERNEL); |
13772 | if (!crtc_state) | |
13773 | goto fail; | |
550acefd ACO |
13774 | intel_crtc->config = crtc_state; |
13775 | intel_crtc->base.state = &crtc_state->base; | |
07878248 | 13776 | crtc_state->base.crtc = &intel_crtc->base; |
f5de6e07 | 13777 | |
6885843a ML |
13778 | INIT_LIST_HEAD(&intel_crtc->flip_work); |
13779 | ||
549e2bfb CK |
13780 | /* initialize shared scalers */ |
13781 | if (INTEL_INFO(dev)->gen >= 9) { | |
13782 | if (pipe == PIPE_C) | |
13783 | intel_crtc->num_scalers = 1; | |
13784 | else | |
13785 | intel_crtc->num_scalers = SKL_NUM_SCALERS; | |
13786 | ||
13787 | skl_init_scalers(dev, intel_crtc, crtc_state); | |
13788 | } | |
13789 | ||
465c120c | 13790 | primary = intel_primary_plane_create(dev, pipe); |
3d7d6510 MR |
13791 | if (!primary) |
13792 | goto fail; | |
13793 | ||
13794 | cursor = intel_cursor_plane_create(dev, pipe); | |
13795 | if (!cursor) | |
13796 | goto fail; | |
13797 | ||
465c120c | 13798 | ret = drm_crtc_init_with_planes(dev, &intel_crtc->base, primary, |
f9882876 | 13799 | cursor, &intel_crtc_funcs, NULL); |
3d7d6510 MR |
13800 | if (ret) |
13801 | goto fail; | |
79e53945 | 13802 | |
1f1c2e24 VS |
13803 | /* |
13804 | * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port | |
8c0f92e1 | 13805 | * is hooked to pipe B. Hence we want plane A feeding pipe B. |
1f1c2e24 | 13806 | */ |
80824003 JB |
13807 | intel_crtc->pipe = pipe; |
13808 | intel_crtc->plane = pipe; | |
3a77c4c4 | 13809 | if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) { |
28c97730 | 13810 | DRM_DEBUG_KMS("swapping pipes & planes for FBC\n"); |
e2e767ab | 13811 | intel_crtc->plane = !pipe; |
80824003 JB |
13812 | } |
13813 | ||
4b0e333e CW |
13814 | intel_crtc->cursor_base = ~0; |
13815 | intel_crtc->cursor_cntl = ~0; | |
dc41c154 | 13816 | intel_crtc->cursor_size = ~0; |
8d7849db | 13817 | |
852eb00d VS |
13818 | intel_crtc->wm.cxsr_allowed = true; |
13819 | ||
22fd0fab JB |
13820 | BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) || |
13821 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL); | |
13822 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base; | |
13823 | dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base; | |
13824 | ||
79e53945 | 13825 | drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs); |
87b6b101 | 13826 | |
8563b1e8 LL |
13827 | intel_color_init(&intel_crtc->base); |
13828 | ||
87b6b101 | 13829 | WARN_ON(drm_crtc_index(&intel_crtc->base) != intel_crtc->pipe); |
3d7d6510 MR |
13830 | return; |
13831 | ||
13832 | fail: | |
13833 | if (primary) | |
13834 | drm_plane_cleanup(primary); | |
13835 | if (cursor) | |
13836 | drm_plane_cleanup(cursor); | |
f5de6e07 | 13837 | kfree(crtc_state); |
3d7d6510 | 13838 | kfree(intel_crtc); |
79e53945 JB |
13839 | } |
13840 | ||
752aa88a JB |
13841 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector) |
13842 | { | |
13843 | struct drm_encoder *encoder = connector->base.encoder; | |
6e9f798d | 13844 | struct drm_device *dev = connector->base.dev; |
752aa88a | 13845 | |
51fd371b | 13846 | WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex)); |
752aa88a | 13847 | |
d3babd3f | 13848 | if (!encoder || WARN_ON(!encoder->crtc)) |
752aa88a JB |
13849 | return INVALID_PIPE; |
13850 | ||
13851 | return to_intel_crtc(encoder->crtc)->pipe; | |
13852 | } | |
13853 | ||
08d7b3d1 | 13854 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
05394f39 | 13855 | struct drm_file *file) |
08d7b3d1 | 13856 | { |
08d7b3d1 | 13857 | struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data; |
7707e653 | 13858 | struct drm_crtc *drmmode_crtc; |
c05422d5 | 13859 | struct intel_crtc *crtc; |
08d7b3d1 | 13860 | |
7707e653 | 13861 | drmmode_crtc = drm_crtc_find(dev, pipe_from_crtc_id->crtc_id); |
08d7b3d1 | 13862 | |
7707e653 | 13863 | if (!drmmode_crtc) { |
08d7b3d1 | 13864 | DRM_ERROR("no such CRTC id\n"); |
3f2c2057 | 13865 | return -ENOENT; |
08d7b3d1 CW |
13866 | } |
13867 | ||
7707e653 | 13868 | crtc = to_intel_crtc(drmmode_crtc); |
c05422d5 | 13869 | pipe_from_crtc_id->pipe = crtc->pipe; |
08d7b3d1 | 13870 | |
c05422d5 | 13871 | return 0; |
08d7b3d1 CW |
13872 | } |
13873 | ||
66a9278e | 13874 | static int intel_encoder_clones(struct intel_encoder *encoder) |
79e53945 | 13875 | { |
66a9278e DV |
13876 | struct drm_device *dev = encoder->base.dev; |
13877 | struct intel_encoder *source_encoder; | |
79e53945 | 13878 | int index_mask = 0; |
79e53945 JB |
13879 | int entry = 0; |
13880 | ||
b2784e15 | 13881 | for_each_intel_encoder(dev, source_encoder) { |
bc079e8b | 13882 | if (encoders_cloneable(encoder, source_encoder)) |
66a9278e DV |
13883 | index_mask |= (1 << entry); |
13884 | ||
79e53945 JB |
13885 | entry++; |
13886 | } | |
4ef69c7a | 13887 | |
79e53945 JB |
13888 | return index_mask; |
13889 | } | |
13890 | ||
4d302442 CW |
13891 | static bool has_edp_a(struct drm_device *dev) |
13892 | { | |
13893 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13894 | ||
13895 | if (!IS_MOBILE(dev)) | |
13896 | return false; | |
13897 | ||
13898 | if ((I915_READ(DP_A) & DP_DETECTED) == 0) | |
13899 | return false; | |
13900 | ||
e3589908 | 13901 | if (IS_GEN5(dev) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE)) |
4d302442 CW |
13902 | return false; |
13903 | ||
13904 | return true; | |
13905 | } | |
13906 | ||
84b4e042 JB |
13907 | static bool intel_crt_present(struct drm_device *dev) |
13908 | { | |
13909 | struct drm_i915_private *dev_priv = dev->dev_private; | |
13910 | ||
884497ed DL |
13911 | if (INTEL_INFO(dev)->gen >= 9) |
13912 | return false; | |
13913 | ||
cf404ce4 | 13914 | if (IS_HSW_ULT(dev) || IS_BDW_ULT(dev)) |
84b4e042 JB |
13915 | return false; |
13916 | ||
13917 | if (IS_CHERRYVIEW(dev)) | |
13918 | return false; | |
13919 | ||
65e472e4 VS |
13920 | if (HAS_PCH_LPT_H(dev) && I915_READ(SFUSE_STRAP) & SFUSE_STRAP_CRT_DISABLED) |
13921 | return false; | |
13922 | ||
70ac54d0 VS |
13923 | /* DDI E can't be used if DDI A requires 4 lanes */ |
13924 | if (HAS_DDI(dev) && I915_READ(DDI_BUF_CTL(PORT_A)) & DDI_A_4_LANES) | |
13925 | return false; | |
13926 | ||
e4abb733 | 13927 | if (!dev_priv->vbt.int_crt_support) |
84b4e042 JB |
13928 | return false; |
13929 | ||
13930 | return true; | |
13931 | } | |
13932 | ||
79e53945 JB |
13933 | static void intel_setup_outputs(struct drm_device *dev) |
13934 | { | |
725e30ad | 13935 | struct drm_i915_private *dev_priv = dev->dev_private; |
4ef69c7a | 13936 | struct intel_encoder *encoder; |
cb0953d7 | 13937 | bool dpd_is_edp = false; |
79e53945 | 13938 | |
c9093354 | 13939 | intel_lvds_init(dev); |
79e53945 | 13940 | |
84b4e042 | 13941 | if (intel_crt_present(dev)) |
79935fca | 13942 | intel_crt_init(dev); |
cb0953d7 | 13943 | |
c776eb2e VK |
13944 | if (IS_BROXTON(dev)) { |
13945 | /* | |
13946 | * FIXME: Broxton doesn't support port detection via the | |
13947 | * DDI_BUF_CTL_A or SFUSE_STRAP registers, find another way to | |
13948 | * detect the ports. | |
13949 | */ | |
13950 | intel_ddi_init(dev, PORT_A); | |
13951 | intel_ddi_init(dev, PORT_B); | |
13952 | intel_ddi_init(dev, PORT_C); | |
c6c794a2 SS |
13953 | |
13954 | intel_dsi_init(dev); | |
c776eb2e | 13955 | } else if (HAS_DDI(dev)) { |
0e72a5b5 ED |
13956 | int found; |
13957 | ||
de31facd JB |
13958 | /* |
13959 | * Haswell uses DDI functions to detect digital outputs. | |
13960 | * On SKL pre-D0 the strap isn't connected, so we assume | |
13961 | * it's there. | |
13962 | */ | |
77179400 | 13963 | found = I915_READ(DDI_BUF_CTL(PORT_A)) & DDI_INIT_DISPLAY_DETECTED; |
de31facd | 13964 | /* WaIgnoreDDIAStrap: skl */ |
ef11bdb3 | 13965 | if (found || IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) |
0e72a5b5 ED |
13966 | intel_ddi_init(dev, PORT_A); |
13967 | ||
13968 | /* DDI B, C and D detection is indicated by the SFUSE_STRAP | |
13969 | * register */ | |
13970 | found = I915_READ(SFUSE_STRAP); | |
13971 | ||
13972 | if (found & SFUSE_STRAP_DDIB_DETECTED) | |
13973 | intel_ddi_init(dev, PORT_B); | |
13974 | if (found & SFUSE_STRAP_DDIC_DETECTED) | |
13975 | intel_ddi_init(dev, PORT_C); | |
13976 | if (found & SFUSE_STRAP_DDID_DETECTED) | |
13977 | intel_ddi_init(dev, PORT_D); | |
2800e4c2 RV |
13978 | /* |
13979 | * On SKL we don't have a way to detect DDI-E so we rely on VBT. | |
13980 | */ | |
ef11bdb3 | 13981 | if ((IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) && |
2800e4c2 RV |
13982 | (dev_priv->vbt.ddi_port_info[PORT_E].supports_dp || |
13983 | dev_priv->vbt.ddi_port_info[PORT_E].supports_dvi || | |
13984 | dev_priv->vbt.ddi_port_info[PORT_E].supports_hdmi)) | |
13985 | intel_ddi_init(dev, PORT_E); | |
13986 | ||
0e72a5b5 | 13987 | } else if (HAS_PCH_SPLIT(dev)) { |
cb0953d7 | 13988 | int found; |
5d8a7752 | 13989 | dpd_is_edp = intel_dp_is_edp(dev, PORT_D); |
270b3042 DV |
13990 | |
13991 | if (has_edp_a(dev)) | |
13992 | intel_dp_init(dev, DP_A, PORT_A); | |
cb0953d7 | 13993 | |
dc0fa718 | 13994 | if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) { |
461ed3ca | 13995 | /* PCH SDVOB multiplex with HDMIB */ |
2a5c0832 | 13996 | found = intel_sdvo_init(dev, PCH_SDVOB, PORT_B); |
30ad48b7 | 13997 | if (!found) |
e2debe91 | 13998 | intel_hdmi_init(dev, PCH_HDMIB, PORT_B); |
5eb08b69 | 13999 | if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED)) |
ab9d7c30 | 14000 | intel_dp_init(dev, PCH_DP_B, PORT_B); |
30ad48b7 ZW |
14001 | } |
14002 | ||
dc0fa718 | 14003 | if (I915_READ(PCH_HDMIC) & SDVO_DETECTED) |
e2debe91 | 14004 | intel_hdmi_init(dev, PCH_HDMIC, PORT_C); |
30ad48b7 | 14005 | |
dc0fa718 | 14006 | if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED) |
e2debe91 | 14007 | intel_hdmi_init(dev, PCH_HDMID, PORT_D); |
30ad48b7 | 14008 | |
5eb08b69 | 14009 | if (I915_READ(PCH_DP_C) & DP_DETECTED) |
ab9d7c30 | 14010 | intel_dp_init(dev, PCH_DP_C, PORT_C); |
5eb08b69 | 14011 | |
270b3042 | 14012 | if (I915_READ(PCH_DP_D) & DP_DETECTED) |
ab9d7c30 | 14013 | intel_dp_init(dev, PCH_DP_D, PORT_D); |
666a4537 | 14014 | } else if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) { |
e17ac6db VS |
14015 | /* |
14016 | * The DP_DETECTED bit is the latched state of the DDC | |
14017 | * SDA pin at boot. However since eDP doesn't require DDC | |
14018 | * (no way to plug in a DP->HDMI dongle) the DDC pins for | |
14019 | * eDP ports may have been muxed to an alternate function. | |
14020 | * Thus we can't rely on the DP_DETECTED bit alone to detect | |
14021 | * eDP ports. Consult the VBT as well as DP_DETECTED to | |
14022 | * detect eDP ports. | |
14023 | */ | |
e66eb81d | 14024 | if (I915_READ(VLV_HDMIB) & SDVO_DETECTED && |
d2182a66 | 14025 | !intel_dp_is_edp(dev, PORT_B)) |
e66eb81d VS |
14026 | intel_hdmi_init(dev, VLV_HDMIB, PORT_B); |
14027 | if (I915_READ(VLV_DP_B) & DP_DETECTED || | |
e17ac6db | 14028 | intel_dp_is_edp(dev, PORT_B)) |
e66eb81d | 14029 | intel_dp_init(dev, VLV_DP_B, PORT_B); |
585a94b8 | 14030 | |
e66eb81d | 14031 | if (I915_READ(VLV_HDMIC) & SDVO_DETECTED && |
d2182a66 | 14032 | !intel_dp_is_edp(dev, PORT_C)) |
e66eb81d VS |
14033 | intel_hdmi_init(dev, VLV_HDMIC, PORT_C); |
14034 | if (I915_READ(VLV_DP_C) & DP_DETECTED || | |
e17ac6db | 14035 | intel_dp_is_edp(dev, PORT_C)) |
e66eb81d | 14036 | intel_dp_init(dev, VLV_DP_C, PORT_C); |
19c03924 | 14037 | |
9418c1f1 | 14038 | if (IS_CHERRYVIEW(dev)) { |
e17ac6db | 14039 | /* eDP not supported on port D, so don't check VBT */ |
e66eb81d VS |
14040 | if (I915_READ(CHV_HDMID) & SDVO_DETECTED) |
14041 | intel_hdmi_init(dev, CHV_HDMID, PORT_D); | |
14042 | if (I915_READ(CHV_DP_D) & DP_DETECTED) | |
14043 | intel_dp_init(dev, CHV_DP_D, PORT_D); | |
9418c1f1 VS |
14044 | } |
14045 | ||
3cfca973 | 14046 | intel_dsi_init(dev); |
09da55dc | 14047 | } else if (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) { |
27185ae1 | 14048 | bool found = false; |
7d57382e | 14049 | |
e2debe91 | 14050 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 14051 | DRM_DEBUG_KMS("probing SDVOB\n"); |
2a5c0832 | 14052 | found = intel_sdvo_init(dev, GEN3_SDVOB, PORT_B); |
3fec3d2f | 14053 | if (!found && IS_G4X(dev)) { |
b01f2c3a | 14054 | DRM_DEBUG_KMS("probing HDMI on SDVOB\n"); |
e2debe91 | 14055 | intel_hdmi_init(dev, GEN4_HDMIB, PORT_B); |
b01f2c3a | 14056 | } |
27185ae1 | 14057 | |
3fec3d2f | 14058 | if (!found && IS_G4X(dev)) |
ab9d7c30 | 14059 | intel_dp_init(dev, DP_B, PORT_B); |
725e30ad | 14060 | } |
13520b05 KH |
14061 | |
14062 | /* Before G4X SDVOC doesn't have its own detect register */ | |
13520b05 | 14063 | |
e2debe91 | 14064 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 14065 | DRM_DEBUG_KMS("probing SDVOC\n"); |
2a5c0832 | 14066 | found = intel_sdvo_init(dev, GEN3_SDVOC, PORT_C); |
b01f2c3a | 14067 | } |
27185ae1 | 14068 | |
e2debe91 | 14069 | if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) { |
27185ae1 | 14070 | |
3fec3d2f | 14071 | if (IS_G4X(dev)) { |
b01f2c3a | 14072 | DRM_DEBUG_KMS("probing HDMI on SDVOC\n"); |
e2debe91 | 14073 | intel_hdmi_init(dev, GEN4_HDMIC, PORT_C); |
b01f2c3a | 14074 | } |
3fec3d2f | 14075 | if (IS_G4X(dev)) |
ab9d7c30 | 14076 | intel_dp_init(dev, DP_C, PORT_C); |
725e30ad | 14077 | } |
27185ae1 | 14078 | |
3fec3d2f | 14079 | if (IS_G4X(dev) && |
e7281eab | 14080 | (I915_READ(DP_D) & DP_DETECTED)) |
ab9d7c30 | 14081 | intel_dp_init(dev, DP_D, PORT_D); |
bad720ff | 14082 | } else if (IS_GEN2(dev)) |
79e53945 JB |
14083 | intel_dvo_init(dev); |
14084 | ||
103a196f | 14085 | if (SUPPORTS_TV(dev)) |
79e53945 JB |
14086 | intel_tv_init(dev); |
14087 | ||
0bc12bcb | 14088 | intel_psr_init(dev); |
7c8f8a70 | 14089 | |
b2784e15 | 14090 | for_each_intel_encoder(dev, encoder) { |
4ef69c7a CW |
14091 | encoder->base.possible_crtcs = encoder->crtc_mask; |
14092 | encoder->base.possible_clones = | |
66a9278e | 14093 | intel_encoder_clones(encoder); |
79e53945 | 14094 | } |
47356eb6 | 14095 | |
dde86e2d | 14096 | intel_init_pch_refclk(dev); |
270b3042 DV |
14097 | |
14098 | drm_helper_move_panel_connectors_to_head(dev); | |
79e53945 JB |
14099 | } |
14100 | ||
14101 | static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb) | |
14102 | { | |
60a5ca01 | 14103 | struct drm_device *dev = fb->dev; |
79e53945 | 14104 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); |
79e53945 | 14105 | |
ef2d633e | 14106 | drm_framebuffer_cleanup(fb); |
60a5ca01 | 14107 | mutex_lock(&dev->struct_mutex); |
ef2d633e | 14108 | WARN_ON(!intel_fb->obj->framebuffer_references--); |
60a5ca01 VS |
14109 | drm_gem_object_unreference(&intel_fb->obj->base); |
14110 | mutex_unlock(&dev->struct_mutex); | |
79e53945 JB |
14111 | kfree(intel_fb); |
14112 | } | |
14113 | ||
14114 | static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb, | |
05394f39 | 14115 | struct drm_file *file, |
79e53945 JB |
14116 | unsigned int *handle) |
14117 | { | |
14118 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
05394f39 | 14119 | struct drm_i915_gem_object *obj = intel_fb->obj; |
79e53945 | 14120 | |
cc917ab4 CW |
14121 | if (obj->userptr.mm) { |
14122 | DRM_DEBUG("attempting to use a userptr for a framebuffer, denied\n"); | |
14123 | return -EINVAL; | |
14124 | } | |
14125 | ||
05394f39 | 14126 | return drm_gem_handle_create(file, &obj->base, handle); |
79e53945 JB |
14127 | } |
14128 | ||
86c98588 RV |
14129 | static int intel_user_framebuffer_dirty(struct drm_framebuffer *fb, |
14130 | struct drm_file *file, | |
14131 | unsigned flags, unsigned color, | |
14132 | struct drm_clip_rect *clips, | |
14133 | unsigned num_clips) | |
14134 | { | |
14135 | struct drm_device *dev = fb->dev; | |
14136 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
14137 | struct drm_i915_gem_object *obj = intel_fb->obj; | |
14138 | ||
14139 | mutex_lock(&dev->struct_mutex); | |
74b4ea1e | 14140 | intel_fb_obj_flush(obj, false, ORIGIN_DIRTYFB); |
86c98588 RV |
14141 | mutex_unlock(&dev->struct_mutex); |
14142 | ||
14143 | return 0; | |
14144 | } | |
14145 | ||
79e53945 JB |
14146 | static const struct drm_framebuffer_funcs intel_fb_funcs = { |
14147 | .destroy = intel_user_framebuffer_destroy, | |
14148 | .create_handle = intel_user_framebuffer_create_handle, | |
86c98588 | 14149 | .dirty = intel_user_framebuffer_dirty, |
79e53945 JB |
14150 | }; |
14151 | ||
b321803d DL |
14152 | static |
14153 | u32 intel_fb_pitch_limit(struct drm_device *dev, uint64_t fb_modifier, | |
14154 | uint32_t pixel_format) | |
14155 | { | |
14156 | u32 gen = INTEL_INFO(dev)->gen; | |
14157 | ||
14158 | if (gen >= 9) { | |
ac484963 VS |
14159 | int cpp = drm_format_plane_cpp(pixel_format, 0); |
14160 | ||
b321803d DL |
14161 | /* "The stride in bytes must not exceed the of the size of 8K |
14162 | * pixels and 32K bytes." | |
14163 | */ | |
ac484963 | 14164 | return min(8192 * cpp, 32768); |
666a4537 | 14165 | } else if (gen >= 5 && !IS_VALLEYVIEW(dev) && !IS_CHERRYVIEW(dev)) { |
b321803d DL |
14166 | return 32*1024; |
14167 | } else if (gen >= 4) { | |
14168 | if (fb_modifier == I915_FORMAT_MOD_X_TILED) | |
14169 | return 16*1024; | |
14170 | else | |
14171 | return 32*1024; | |
14172 | } else if (gen >= 3) { | |
14173 | if (fb_modifier == I915_FORMAT_MOD_X_TILED) | |
14174 | return 8*1024; | |
14175 | else | |
14176 | return 16*1024; | |
14177 | } else { | |
14178 | /* XXX DSPC is limited to 4k tiled */ | |
14179 | return 8*1024; | |
14180 | } | |
14181 | } | |
14182 | ||
b5ea642a DV |
14183 | static int intel_framebuffer_init(struct drm_device *dev, |
14184 | struct intel_framebuffer *intel_fb, | |
14185 | struct drm_mode_fb_cmd2 *mode_cmd, | |
14186 | struct drm_i915_gem_object *obj) | |
79e53945 | 14187 | { |
7b49f948 | 14188 | struct drm_i915_private *dev_priv = to_i915(dev); |
6761dd31 | 14189 | unsigned int aligned_height; |
79e53945 | 14190 | int ret; |
b321803d | 14191 | u32 pitch_limit, stride_alignment; |
79e53945 | 14192 | |
dd4916c5 DV |
14193 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
14194 | ||
2a80eada DV |
14195 | if (mode_cmd->flags & DRM_MODE_FB_MODIFIERS) { |
14196 | /* Enforce that fb modifier and tiling mode match, but only for | |
14197 | * X-tiled. This is needed for FBC. */ | |
14198 | if (!!(obj->tiling_mode == I915_TILING_X) != | |
14199 | !!(mode_cmd->modifier[0] == I915_FORMAT_MOD_X_TILED)) { | |
14200 | DRM_DEBUG("tiling_mode doesn't match fb modifier\n"); | |
14201 | return -EINVAL; | |
14202 | } | |
14203 | } else { | |
14204 | if (obj->tiling_mode == I915_TILING_X) | |
14205 | mode_cmd->modifier[0] = I915_FORMAT_MOD_X_TILED; | |
14206 | else if (obj->tiling_mode == I915_TILING_Y) { | |
14207 | DRM_DEBUG("No Y tiling for legacy addfb\n"); | |
14208 | return -EINVAL; | |
14209 | } | |
14210 | } | |
14211 | ||
9a8f0a12 TU |
14212 | /* Passed in modifier sanity checking. */ |
14213 | switch (mode_cmd->modifier[0]) { | |
14214 | case I915_FORMAT_MOD_Y_TILED: | |
14215 | case I915_FORMAT_MOD_Yf_TILED: | |
14216 | if (INTEL_INFO(dev)->gen < 9) { | |
14217 | DRM_DEBUG("Unsupported tiling 0x%llx!\n", | |
14218 | mode_cmd->modifier[0]); | |
14219 | return -EINVAL; | |
14220 | } | |
14221 | case DRM_FORMAT_MOD_NONE: | |
14222 | case I915_FORMAT_MOD_X_TILED: | |
14223 | break; | |
14224 | default: | |
c0f40428 JB |
14225 | DRM_DEBUG("Unsupported fb modifier 0x%llx!\n", |
14226 | mode_cmd->modifier[0]); | |
57cd6508 | 14227 | return -EINVAL; |
c16ed4be | 14228 | } |
57cd6508 | 14229 | |
7b49f948 VS |
14230 | stride_alignment = intel_fb_stride_alignment(dev_priv, |
14231 | mode_cmd->modifier[0], | |
b321803d DL |
14232 | mode_cmd->pixel_format); |
14233 | if (mode_cmd->pitches[0] & (stride_alignment - 1)) { | |
14234 | DRM_DEBUG("pitch (%d) must be at least %u byte aligned\n", | |
14235 | mode_cmd->pitches[0], stride_alignment); | |
57cd6508 | 14236 | return -EINVAL; |
c16ed4be | 14237 | } |
57cd6508 | 14238 | |
b321803d DL |
14239 | pitch_limit = intel_fb_pitch_limit(dev, mode_cmd->modifier[0], |
14240 | mode_cmd->pixel_format); | |
a35cdaa0 | 14241 | if (mode_cmd->pitches[0] > pitch_limit) { |
b321803d DL |
14242 | DRM_DEBUG("%s pitch (%u) must be at less than %d\n", |
14243 | mode_cmd->modifier[0] != DRM_FORMAT_MOD_NONE ? | |
2a80eada | 14244 | "tiled" : "linear", |
a35cdaa0 | 14245 | mode_cmd->pitches[0], pitch_limit); |
5d7bd705 | 14246 | return -EINVAL; |
c16ed4be | 14247 | } |
5d7bd705 | 14248 | |
2a80eada | 14249 | if (mode_cmd->modifier[0] == I915_FORMAT_MOD_X_TILED && |
c16ed4be CW |
14250 | mode_cmd->pitches[0] != obj->stride) { |
14251 | DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n", | |
14252 | mode_cmd->pitches[0], obj->stride); | |
5d7bd705 | 14253 | return -EINVAL; |
c16ed4be | 14254 | } |
5d7bd705 | 14255 | |
57779d06 | 14256 | /* Reject formats not supported by any plane early. */ |
308e5bcb | 14257 | switch (mode_cmd->pixel_format) { |
57779d06 | 14258 | case DRM_FORMAT_C8: |
04b3924d VS |
14259 | case DRM_FORMAT_RGB565: |
14260 | case DRM_FORMAT_XRGB8888: | |
14261 | case DRM_FORMAT_ARGB8888: | |
57779d06 VS |
14262 | break; |
14263 | case DRM_FORMAT_XRGB1555: | |
c16ed4be | 14264 | if (INTEL_INFO(dev)->gen > 3) { |
4ee62c76 VS |
14265 | DRM_DEBUG("unsupported pixel format: %s\n", |
14266 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 14267 | return -EINVAL; |
c16ed4be | 14268 | } |
57779d06 | 14269 | break; |
57779d06 | 14270 | case DRM_FORMAT_ABGR8888: |
666a4537 WB |
14271 | if (!IS_VALLEYVIEW(dev) && !IS_CHERRYVIEW(dev) && |
14272 | INTEL_INFO(dev)->gen < 9) { | |
6c0fd451 DL |
14273 | DRM_DEBUG("unsupported pixel format: %s\n", |
14274 | drm_get_format_name(mode_cmd->pixel_format)); | |
14275 | return -EINVAL; | |
14276 | } | |
14277 | break; | |
14278 | case DRM_FORMAT_XBGR8888: | |
04b3924d | 14279 | case DRM_FORMAT_XRGB2101010: |
57779d06 | 14280 | case DRM_FORMAT_XBGR2101010: |
c16ed4be | 14281 | if (INTEL_INFO(dev)->gen < 4) { |
4ee62c76 VS |
14282 | DRM_DEBUG("unsupported pixel format: %s\n", |
14283 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 14284 | return -EINVAL; |
c16ed4be | 14285 | } |
b5626747 | 14286 | break; |
7531208b | 14287 | case DRM_FORMAT_ABGR2101010: |
666a4537 | 14288 | if (!IS_VALLEYVIEW(dev) && !IS_CHERRYVIEW(dev)) { |
7531208b DL |
14289 | DRM_DEBUG("unsupported pixel format: %s\n", |
14290 | drm_get_format_name(mode_cmd->pixel_format)); | |
14291 | return -EINVAL; | |
14292 | } | |
14293 | break; | |
04b3924d VS |
14294 | case DRM_FORMAT_YUYV: |
14295 | case DRM_FORMAT_UYVY: | |
14296 | case DRM_FORMAT_YVYU: | |
14297 | case DRM_FORMAT_VYUY: | |
c16ed4be | 14298 | if (INTEL_INFO(dev)->gen < 5) { |
4ee62c76 VS |
14299 | DRM_DEBUG("unsupported pixel format: %s\n", |
14300 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 14301 | return -EINVAL; |
c16ed4be | 14302 | } |
57cd6508 CW |
14303 | break; |
14304 | default: | |
4ee62c76 VS |
14305 | DRM_DEBUG("unsupported pixel format: %s\n", |
14306 | drm_get_format_name(mode_cmd->pixel_format)); | |
57cd6508 CW |
14307 | return -EINVAL; |
14308 | } | |
14309 | ||
90f9a336 VS |
14310 | /* FIXME need to adjust LINOFF/TILEOFF accordingly. */ |
14311 | if (mode_cmd->offsets[0] != 0) | |
14312 | return -EINVAL; | |
14313 | ||
ec2c981e | 14314 | aligned_height = intel_fb_align_height(dev, mode_cmd->height, |
091df6cb DV |
14315 | mode_cmd->pixel_format, |
14316 | mode_cmd->modifier[0]); | |
53155c0a DV |
14317 | /* FIXME drm helper for size checks (especially planar formats)? */ |
14318 | if (obj->base.size < aligned_height * mode_cmd->pitches[0]) | |
14319 | return -EINVAL; | |
14320 | ||
c7d73f6a DV |
14321 | drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd); |
14322 | intel_fb->obj = obj; | |
14323 | ||
2d7a215f VS |
14324 | intel_fill_fb_info(dev_priv, &intel_fb->base); |
14325 | ||
79e53945 JB |
14326 | ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs); |
14327 | if (ret) { | |
14328 | DRM_ERROR("framebuffer init failed %d\n", ret); | |
14329 | return ret; | |
14330 | } | |
14331 | ||
0b05e1e0 VS |
14332 | intel_fb->obj->framebuffer_references++; |
14333 | ||
79e53945 JB |
14334 | return 0; |
14335 | } | |
14336 | ||
79e53945 JB |
14337 | static struct drm_framebuffer * |
14338 | intel_user_framebuffer_create(struct drm_device *dev, | |
14339 | struct drm_file *filp, | |
1eb83451 | 14340 | const struct drm_mode_fb_cmd2 *user_mode_cmd) |
79e53945 | 14341 | { |
dcb1394e | 14342 | struct drm_framebuffer *fb; |
05394f39 | 14343 | struct drm_i915_gem_object *obj; |
76dc3769 | 14344 | struct drm_mode_fb_cmd2 mode_cmd = *user_mode_cmd; |
79e53945 | 14345 | |
308e5bcb | 14346 | obj = to_intel_bo(drm_gem_object_lookup(dev, filp, |
76dc3769 | 14347 | mode_cmd.handles[0])); |
c8725226 | 14348 | if (&obj->base == NULL) |
cce13ff7 | 14349 | return ERR_PTR(-ENOENT); |
79e53945 | 14350 | |
92907cbb | 14351 | fb = intel_framebuffer_create(dev, &mode_cmd, obj); |
dcb1394e LW |
14352 | if (IS_ERR(fb)) |
14353 | drm_gem_object_unreference_unlocked(&obj->base); | |
14354 | ||
14355 | return fb; | |
79e53945 JB |
14356 | } |
14357 | ||
0695726e | 14358 | #ifndef CONFIG_DRM_FBDEV_EMULATION |
0632fef6 | 14359 | static inline void intel_fbdev_output_poll_changed(struct drm_device *dev) |
4520f53a DV |
14360 | { |
14361 | } | |
14362 | #endif | |
14363 | ||
79e53945 | 14364 | static const struct drm_mode_config_funcs intel_mode_funcs = { |
79e53945 | 14365 | .fb_create = intel_user_framebuffer_create, |
0632fef6 | 14366 | .output_poll_changed = intel_fbdev_output_poll_changed, |
5ee67f1c MR |
14367 | .atomic_check = intel_atomic_check, |
14368 | .atomic_commit = intel_atomic_commit, | |
de419ab6 ML |
14369 | .atomic_state_alloc = intel_atomic_state_alloc, |
14370 | .atomic_state_clear = intel_atomic_state_clear, | |
79e53945 JB |
14371 | }; |
14372 | ||
88212941 ID |
14373 | /** |
14374 | * intel_init_display_hooks - initialize the display modesetting hooks | |
14375 | * @dev_priv: device private | |
14376 | */ | |
14377 | void intel_init_display_hooks(struct drm_i915_private *dev_priv) | |
e70236a8 | 14378 | { |
88212941 | 14379 | if (INTEL_INFO(dev_priv)->gen >= 9) { |
bc8d7dff | 14380 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; |
5724dbd1 DL |
14381 | dev_priv->display.get_initial_plane_config = |
14382 | skylake_get_initial_plane_config; | |
bc8d7dff DL |
14383 | dev_priv->display.crtc_compute_clock = |
14384 | haswell_crtc_compute_clock; | |
14385 | dev_priv->display.crtc_enable = haswell_crtc_enable; | |
14386 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
88212941 | 14387 | } else if (HAS_DDI(dev_priv)) { |
0e8ffe1b | 14388 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; |
5724dbd1 DL |
14389 | dev_priv->display.get_initial_plane_config = |
14390 | ironlake_get_initial_plane_config; | |
797d0259 ACO |
14391 | dev_priv->display.crtc_compute_clock = |
14392 | haswell_crtc_compute_clock; | |
4f771f10 PZ |
14393 | dev_priv->display.crtc_enable = haswell_crtc_enable; |
14394 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
88212941 | 14395 | } else if (HAS_PCH_SPLIT(dev_priv)) { |
0e8ffe1b | 14396 | dev_priv->display.get_pipe_config = ironlake_get_pipe_config; |
5724dbd1 DL |
14397 | dev_priv->display.get_initial_plane_config = |
14398 | ironlake_get_initial_plane_config; | |
3fb37703 ACO |
14399 | dev_priv->display.crtc_compute_clock = |
14400 | ironlake_crtc_compute_clock; | |
76e5a89c DV |
14401 | dev_priv->display.crtc_enable = ironlake_crtc_enable; |
14402 | dev_priv->display.crtc_disable = ironlake_crtc_disable; | |
65b3d6a9 | 14403 | } else if (IS_CHERRYVIEW(dev_priv)) { |
89b667f8 | 14404 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; |
5724dbd1 DL |
14405 | dev_priv->display.get_initial_plane_config = |
14406 | i9xx_get_initial_plane_config; | |
65b3d6a9 ACO |
14407 | dev_priv->display.crtc_compute_clock = chv_crtc_compute_clock; |
14408 | dev_priv->display.crtc_enable = valleyview_crtc_enable; | |
14409 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
14410 | } else if (IS_VALLEYVIEW(dev_priv)) { | |
14411 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
14412 | dev_priv->display.get_initial_plane_config = | |
14413 | i9xx_get_initial_plane_config; | |
14414 | dev_priv->display.crtc_compute_clock = vlv_crtc_compute_clock; | |
89b667f8 JB |
14415 | dev_priv->display.crtc_enable = valleyview_crtc_enable; |
14416 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
19ec6693 ACO |
14417 | } else if (IS_G4X(dev_priv)) { |
14418 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
14419 | dev_priv->display.get_initial_plane_config = | |
14420 | i9xx_get_initial_plane_config; | |
14421 | dev_priv->display.crtc_compute_clock = g4x_crtc_compute_clock; | |
14422 | dev_priv->display.crtc_enable = i9xx_crtc_enable; | |
14423 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
70e8aa21 ACO |
14424 | } else if (IS_PINEVIEW(dev_priv)) { |
14425 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
14426 | dev_priv->display.get_initial_plane_config = | |
14427 | i9xx_get_initial_plane_config; | |
14428 | dev_priv->display.crtc_compute_clock = pnv_crtc_compute_clock; | |
14429 | dev_priv->display.crtc_enable = i9xx_crtc_enable; | |
14430 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
81c97f52 | 14431 | } else if (!IS_GEN2(dev_priv)) { |
0e8ffe1b | 14432 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; |
5724dbd1 DL |
14433 | dev_priv->display.get_initial_plane_config = |
14434 | i9xx_get_initial_plane_config; | |
d6dfee7a | 14435 | dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock; |
76e5a89c DV |
14436 | dev_priv->display.crtc_enable = i9xx_crtc_enable; |
14437 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
81c97f52 ACO |
14438 | } else { |
14439 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
14440 | dev_priv->display.get_initial_plane_config = | |
14441 | i9xx_get_initial_plane_config; | |
14442 | dev_priv->display.crtc_compute_clock = i8xx_crtc_compute_clock; | |
14443 | dev_priv->display.crtc_enable = i9xx_crtc_enable; | |
14444 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
f564048e | 14445 | } |
e70236a8 | 14446 | |
e70236a8 | 14447 | /* Returns the core display clock speed */ |
88212941 | 14448 | if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) |
1652d19e VS |
14449 | dev_priv->display.get_display_clock_speed = |
14450 | skylake_get_display_clock_speed; | |
88212941 | 14451 | else if (IS_BROXTON(dev_priv)) |
acd3f3d3 BP |
14452 | dev_priv->display.get_display_clock_speed = |
14453 | broxton_get_display_clock_speed; | |
88212941 | 14454 | else if (IS_BROADWELL(dev_priv)) |
1652d19e VS |
14455 | dev_priv->display.get_display_clock_speed = |
14456 | broadwell_get_display_clock_speed; | |
88212941 | 14457 | else if (IS_HASWELL(dev_priv)) |
1652d19e VS |
14458 | dev_priv->display.get_display_clock_speed = |
14459 | haswell_get_display_clock_speed; | |
88212941 | 14460 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
25eb05fc JB |
14461 | dev_priv->display.get_display_clock_speed = |
14462 | valleyview_get_display_clock_speed; | |
88212941 | 14463 | else if (IS_GEN5(dev_priv)) |
b37a6434 VS |
14464 | dev_priv->display.get_display_clock_speed = |
14465 | ilk_get_display_clock_speed; | |
88212941 ID |
14466 | else if (IS_I945G(dev_priv) || IS_BROADWATER(dev_priv) || |
14467 | IS_GEN6(dev_priv) || IS_IVYBRIDGE(dev_priv)) | |
e70236a8 JB |
14468 | dev_priv->display.get_display_clock_speed = |
14469 | i945_get_display_clock_speed; | |
88212941 | 14470 | else if (IS_GM45(dev_priv)) |
34edce2f VS |
14471 | dev_priv->display.get_display_clock_speed = |
14472 | gm45_get_display_clock_speed; | |
88212941 | 14473 | else if (IS_CRESTLINE(dev_priv)) |
34edce2f VS |
14474 | dev_priv->display.get_display_clock_speed = |
14475 | i965gm_get_display_clock_speed; | |
88212941 | 14476 | else if (IS_PINEVIEW(dev_priv)) |
34edce2f VS |
14477 | dev_priv->display.get_display_clock_speed = |
14478 | pnv_get_display_clock_speed; | |
88212941 | 14479 | else if (IS_G33(dev_priv) || IS_G4X(dev_priv)) |
34edce2f VS |
14480 | dev_priv->display.get_display_clock_speed = |
14481 | g33_get_display_clock_speed; | |
88212941 | 14482 | else if (IS_I915G(dev_priv)) |
e70236a8 JB |
14483 | dev_priv->display.get_display_clock_speed = |
14484 | i915_get_display_clock_speed; | |
88212941 | 14485 | else if (IS_I945GM(dev_priv) || IS_845G(dev_priv)) |
e70236a8 JB |
14486 | dev_priv->display.get_display_clock_speed = |
14487 | i9xx_misc_get_display_clock_speed; | |
88212941 | 14488 | else if (IS_I915GM(dev_priv)) |
e70236a8 JB |
14489 | dev_priv->display.get_display_clock_speed = |
14490 | i915gm_get_display_clock_speed; | |
88212941 | 14491 | else if (IS_I865G(dev_priv)) |
e70236a8 JB |
14492 | dev_priv->display.get_display_clock_speed = |
14493 | i865_get_display_clock_speed; | |
88212941 | 14494 | else if (IS_I85X(dev_priv)) |
e70236a8 | 14495 | dev_priv->display.get_display_clock_speed = |
1b1d2716 | 14496 | i85x_get_display_clock_speed; |
623e01e5 | 14497 | else { /* 830 */ |
88212941 | 14498 | WARN(!IS_I830(dev_priv), "Unknown platform. Assuming 133 MHz CDCLK\n"); |
e70236a8 JB |
14499 | dev_priv->display.get_display_clock_speed = |
14500 | i830_get_display_clock_speed; | |
623e01e5 | 14501 | } |
e70236a8 | 14502 | |
88212941 | 14503 | if (IS_GEN5(dev_priv)) { |
3bb11b53 | 14504 | dev_priv->display.fdi_link_train = ironlake_fdi_link_train; |
88212941 | 14505 | } else if (IS_GEN6(dev_priv)) { |
3bb11b53 | 14506 | dev_priv->display.fdi_link_train = gen6_fdi_link_train; |
88212941 | 14507 | } else if (IS_IVYBRIDGE(dev_priv)) { |
3bb11b53 SJ |
14508 | /* FIXME: detect B0+ stepping and use auto training */ |
14509 | dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train; | |
88212941 | 14510 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
3bb11b53 | 14511 | dev_priv->display.fdi_link_train = hsw_fdi_link_train; |
445e780b VS |
14512 | } |
14513 | ||
14514 | if (IS_BROADWELL(dev_priv)) { | |
14515 | dev_priv->display.modeset_commit_cdclk = | |
14516 | broadwell_modeset_commit_cdclk; | |
14517 | dev_priv->display.modeset_calc_cdclk = | |
14518 | broadwell_modeset_calc_cdclk; | |
88212941 | 14519 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { |
27c329ed ML |
14520 | dev_priv->display.modeset_commit_cdclk = |
14521 | valleyview_modeset_commit_cdclk; | |
14522 | dev_priv->display.modeset_calc_cdclk = | |
14523 | valleyview_modeset_calc_cdclk; | |
88212941 | 14524 | } else if (IS_BROXTON(dev_priv)) { |
27c329ed ML |
14525 | dev_priv->display.modeset_commit_cdclk = |
14526 | broxton_modeset_commit_cdclk; | |
14527 | dev_priv->display.modeset_calc_cdclk = | |
14528 | broxton_modeset_calc_cdclk; | |
c89e39f3 CT |
14529 | } else if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) { |
14530 | dev_priv->display.modeset_commit_cdclk = | |
14531 | skl_modeset_commit_cdclk; | |
14532 | dev_priv->display.modeset_calc_cdclk = | |
14533 | skl_modeset_calc_cdclk; | |
e70236a8 JB |
14534 | } |
14535 | } | |
14536 | ||
b690e96c JB |
14537 | /* |
14538 | * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend, | |
14539 | * resume, or other times. This quirk makes sure that's the case for | |
14540 | * affected systems. | |
14541 | */ | |
0206e353 | 14542 | static void quirk_pipea_force(struct drm_device *dev) |
b690e96c JB |
14543 | { |
14544 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14545 | ||
14546 | dev_priv->quirks |= QUIRK_PIPEA_FORCE; | |
bc0daf48 | 14547 | DRM_INFO("applying pipe a force quirk\n"); |
b690e96c JB |
14548 | } |
14549 | ||
b6b5d049 VS |
14550 | static void quirk_pipeb_force(struct drm_device *dev) |
14551 | { | |
14552 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14553 | ||
14554 | dev_priv->quirks |= QUIRK_PIPEB_FORCE; | |
14555 | DRM_INFO("applying pipe b force quirk\n"); | |
14556 | } | |
14557 | ||
435793df KP |
14558 | /* |
14559 | * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason | |
14560 | */ | |
14561 | static void quirk_ssc_force_disable(struct drm_device *dev) | |
14562 | { | |
14563 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14564 | dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE; | |
bc0daf48 | 14565 | DRM_INFO("applying lvds SSC disable quirk\n"); |
435793df KP |
14566 | } |
14567 | ||
4dca20ef | 14568 | /* |
5a15ab5b CE |
14569 | * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight |
14570 | * brightness value | |
4dca20ef CE |
14571 | */ |
14572 | static void quirk_invert_brightness(struct drm_device *dev) | |
14573 | { | |
14574 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14575 | dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS; | |
bc0daf48 | 14576 | DRM_INFO("applying inverted panel brightness quirk\n"); |
435793df KP |
14577 | } |
14578 | ||
9c72cc6f SD |
14579 | /* Some VBT's incorrectly indicate no backlight is present */ |
14580 | static void quirk_backlight_present(struct drm_device *dev) | |
14581 | { | |
14582 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14583 | dev_priv->quirks |= QUIRK_BACKLIGHT_PRESENT; | |
14584 | DRM_INFO("applying backlight present quirk\n"); | |
14585 | } | |
14586 | ||
b690e96c JB |
14587 | struct intel_quirk { |
14588 | int device; | |
14589 | int subsystem_vendor; | |
14590 | int subsystem_device; | |
14591 | void (*hook)(struct drm_device *dev); | |
14592 | }; | |
14593 | ||
5f85f176 EE |
14594 | /* For systems that don't have a meaningful PCI subdevice/subvendor ID */ |
14595 | struct intel_dmi_quirk { | |
14596 | void (*hook)(struct drm_device *dev); | |
14597 | const struct dmi_system_id (*dmi_id_list)[]; | |
14598 | }; | |
14599 | ||
14600 | static int intel_dmi_reverse_brightness(const struct dmi_system_id *id) | |
14601 | { | |
14602 | DRM_INFO("Backlight polarity reversed on %s\n", id->ident); | |
14603 | return 1; | |
14604 | } | |
14605 | ||
14606 | static const struct intel_dmi_quirk intel_dmi_quirks[] = { | |
14607 | { | |
14608 | .dmi_id_list = &(const struct dmi_system_id[]) { | |
14609 | { | |
14610 | .callback = intel_dmi_reverse_brightness, | |
14611 | .ident = "NCR Corporation", | |
14612 | .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"), | |
14613 | DMI_MATCH(DMI_PRODUCT_NAME, ""), | |
14614 | }, | |
14615 | }, | |
14616 | { } /* terminating entry */ | |
14617 | }, | |
14618 | .hook = quirk_invert_brightness, | |
14619 | }, | |
14620 | }; | |
14621 | ||
c43b5634 | 14622 | static struct intel_quirk intel_quirks[] = { |
b690e96c JB |
14623 | /* Toshiba Protege R-205, S-209 needs pipe A force quirk */ |
14624 | { 0x2592, 0x1179, 0x0001, quirk_pipea_force }, | |
14625 | ||
b690e96c JB |
14626 | /* ThinkPad T60 needs pipe A force quirk (bug #16494) */ |
14627 | { 0x2782, 0x17aa, 0x201a, quirk_pipea_force }, | |
14628 | ||
5f080c0f VS |
14629 | /* 830 needs to leave pipe A & dpll A up */ |
14630 | { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force }, | |
14631 | ||
b6b5d049 VS |
14632 | /* 830 needs to leave pipe B & dpll B up */ |
14633 | { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipeb_force }, | |
14634 | ||
435793df KP |
14635 | /* Lenovo U160 cannot use SSC on LVDS */ |
14636 | { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable }, | |
070d329a MAS |
14637 | |
14638 | /* Sony Vaio Y cannot use SSC on LVDS */ | |
14639 | { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable }, | |
5a15ab5b | 14640 | |
be505f64 AH |
14641 | /* Acer Aspire 5734Z must invert backlight brightness */ |
14642 | { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness }, | |
14643 | ||
14644 | /* Acer/eMachines G725 */ | |
14645 | { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness }, | |
14646 | ||
14647 | /* Acer/eMachines e725 */ | |
14648 | { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness }, | |
14649 | ||
14650 | /* Acer/Packard Bell NCL20 */ | |
14651 | { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness }, | |
14652 | ||
14653 | /* Acer Aspire 4736Z */ | |
14654 | { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness }, | |
0f540c3a JN |
14655 | |
14656 | /* Acer Aspire 5336 */ | |
14657 | { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness }, | |
2e93a1aa SD |
14658 | |
14659 | /* Acer C720 and C720P Chromebooks (Celeron 2955U) have backlights */ | |
14660 | { 0x0a06, 0x1025, 0x0a11, quirk_backlight_present }, | |
d4967d8c | 14661 | |
dfb3d47b SD |
14662 | /* Acer C720 Chromebook (Core i3 4005U) */ |
14663 | { 0x0a16, 0x1025, 0x0a11, quirk_backlight_present }, | |
14664 | ||
b2a9601c | 14665 | /* Apple Macbook 2,1 (Core 2 T7400) */ |
14666 | { 0x27a2, 0x8086, 0x7270, quirk_backlight_present }, | |
14667 | ||
1b9448b0 JN |
14668 | /* Apple Macbook 4,1 */ |
14669 | { 0x2a02, 0x106b, 0x00a1, quirk_backlight_present }, | |
14670 | ||
d4967d8c SD |
14671 | /* Toshiba CB35 Chromebook (Celeron 2955U) */ |
14672 | { 0x0a06, 0x1179, 0x0a88, quirk_backlight_present }, | |
724cb06f SD |
14673 | |
14674 | /* HP Chromebook 14 (Celeron 2955U) */ | |
14675 | { 0x0a06, 0x103c, 0x21ed, quirk_backlight_present }, | |
cf6f0af9 JN |
14676 | |
14677 | /* Dell Chromebook 11 */ | |
14678 | { 0x0a06, 0x1028, 0x0a35, quirk_backlight_present }, | |
9be64eee JN |
14679 | |
14680 | /* Dell Chromebook 11 (2015 version) */ | |
14681 | { 0x0a16, 0x1028, 0x0a35, quirk_backlight_present }, | |
b690e96c JB |
14682 | }; |
14683 | ||
14684 | static void intel_init_quirks(struct drm_device *dev) | |
14685 | { | |
14686 | struct pci_dev *d = dev->pdev; | |
14687 | int i; | |
14688 | ||
14689 | for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) { | |
14690 | struct intel_quirk *q = &intel_quirks[i]; | |
14691 | ||
14692 | if (d->device == q->device && | |
14693 | (d->subsystem_vendor == q->subsystem_vendor || | |
14694 | q->subsystem_vendor == PCI_ANY_ID) && | |
14695 | (d->subsystem_device == q->subsystem_device || | |
14696 | q->subsystem_device == PCI_ANY_ID)) | |
14697 | q->hook(dev); | |
14698 | } | |
5f85f176 EE |
14699 | for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) { |
14700 | if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0) | |
14701 | intel_dmi_quirks[i].hook(dev); | |
14702 | } | |
b690e96c JB |
14703 | } |
14704 | ||
9cce37f4 JB |
14705 | /* Disable the VGA plane that we never use */ |
14706 | static void i915_disable_vga(struct drm_device *dev) | |
14707 | { | |
14708 | struct drm_i915_private *dev_priv = dev->dev_private; | |
14709 | u8 sr1; | |
f0f59a00 | 14710 | i915_reg_t vga_reg = i915_vgacntrl_reg(dev); |
9cce37f4 | 14711 | |
2b37c616 | 14712 | /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */ |
9cce37f4 | 14713 | vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO); |
3fdcf431 | 14714 | outb(SR01, VGA_SR_INDEX); |
9cce37f4 JB |
14715 | sr1 = inb(VGA_SR_DATA); |
14716 | outb(sr1 | 1<<5, VGA_SR_DATA); | |
14717 | vga_put(dev->pdev, VGA_RSRC_LEGACY_IO); | |
14718 | udelay(300); | |
14719 | ||
01f5a626 | 14720 | I915_WRITE(vga_reg, VGA_DISP_DISABLE); |
9cce37f4 JB |
14721 | POSTING_READ(vga_reg); |
14722 | } | |
14723 | ||
f817586c DV |
14724 | void intel_modeset_init_hw(struct drm_device *dev) |
14725 | { | |
1a617b77 ML |
14726 | struct drm_i915_private *dev_priv = dev->dev_private; |
14727 | ||
b6283055 | 14728 | intel_update_cdclk(dev); |
1a617b77 ML |
14729 | |
14730 | dev_priv->atomic_cdclk_freq = dev_priv->cdclk_freq; | |
14731 | ||
f817586c | 14732 | intel_init_clock_gating(dev); |
dc97997a | 14733 | intel_enable_gt_powersave(dev_priv); |
f817586c DV |
14734 | } |
14735 | ||
d93c0372 MR |
14736 | /* |
14737 | * Calculate what we think the watermarks should be for the state we've read | |
14738 | * out of the hardware and then immediately program those watermarks so that | |
14739 | * we ensure the hardware settings match our internal state. | |
14740 | * | |
14741 | * We can calculate what we think WM's should be by creating a duplicate of the | |
14742 | * current state (which was constructed during hardware readout) and running it | |
14743 | * through the atomic check code to calculate new watermark values in the | |
14744 | * state object. | |
14745 | */ | |
14746 | static void sanitize_watermarks(struct drm_device *dev) | |
14747 | { | |
14748 | struct drm_i915_private *dev_priv = to_i915(dev); | |
14749 | struct drm_atomic_state *state; | |
14750 | struct drm_crtc *crtc; | |
14751 | struct drm_crtc_state *cstate; | |
14752 | struct drm_modeset_acquire_ctx ctx; | |
14753 | int ret; | |
14754 | int i; | |
14755 | ||
14756 | /* Only supported on platforms that use atomic watermark design */ | |
ed4a6a7c | 14757 | if (!dev_priv->display.optimize_watermarks) |
d93c0372 MR |
14758 | return; |
14759 | ||
14760 | /* | |
14761 | * We need to hold connection_mutex before calling duplicate_state so | |
14762 | * that the connector loop is protected. | |
14763 | */ | |
14764 | drm_modeset_acquire_init(&ctx, 0); | |
14765 | retry: | |
0cd1262d | 14766 | ret = drm_modeset_lock_all_ctx(dev, &ctx); |
d93c0372 MR |
14767 | if (ret == -EDEADLK) { |
14768 | drm_modeset_backoff(&ctx); | |
14769 | goto retry; | |
14770 | } else if (WARN_ON(ret)) { | |
0cd1262d | 14771 | goto fail; |
d93c0372 MR |
14772 | } |
14773 | ||
14774 | state = drm_atomic_helper_duplicate_state(dev, &ctx); | |
14775 | if (WARN_ON(IS_ERR(state))) | |
0cd1262d | 14776 | goto fail; |
d93c0372 | 14777 | |
ed4a6a7c MR |
14778 | /* |
14779 | * Hardware readout is the only time we don't want to calculate | |
14780 | * intermediate watermarks (since we don't trust the current | |
14781 | * watermarks). | |
14782 | */ | |
14783 | to_intel_atomic_state(state)->skip_intermediate_wm = true; | |
14784 | ||
d93c0372 MR |
14785 | ret = intel_atomic_check(dev, state); |
14786 | if (ret) { | |
14787 | /* | |
14788 | * If we fail here, it means that the hardware appears to be | |
14789 | * programmed in a way that shouldn't be possible, given our | |
14790 | * understanding of watermark requirements. This might mean a | |
14791 | * mistake in the hardware readout code or a mistake in the | |
14792 | * watermark calculations for a given platform. Raise a WARN | |
14793 | * so that this is noticeable. | |
14794 | * | |
14795 | * If this actually happens, we'll have to just leave the | |
14796 | * BIOS-programmed watermarks untouched and hope for the best. | |
14797 | */ | |
14798 | WARN(true, "Could not determine valid watermarks for inherited state\n"); | |
0cd1262d | 14799 | goto fail; |
d93c0372 MR |
14800 | } |
14801 | ||
14802 | /* Write calculated watermark values back */ | |
d93c0372 MR |
14803 | for_each_crtc_in_state(state, crtc, cstate, i) { |
14804 | struct intel_crtc_state *cs = to_intel_crtc_state(cstate); | |
14805 | ||
ed4a6a7c MR |
14806 | cs->wm.need_postvbl_update = true; |
14807 | dev_priv->display.optimize_watermarks(cs); | |
d93c0372 MR |
14808 | } |
14809 | ||
14810 | drm_atomic_state_free(state); | |
0cd1262d | 14811 | fail: |
d93c0372 MR |
14812 | drm_modeset_drop_locks(&ctx); |
14813 | drm_modeset_acquire_fini(&ctx); | |
14814 | } | |
14815 | ||
79e53945 JB |
14816 | void intel_modeset_init(struct drm_device *dev) |
14817 | { | |
72e96d64 JL |
14818 | struct drm_i915_private *dev_priv = to_i915(dev); |
14819 | struct i915_ggtt *ggtt = &dev_priv->ggtt; | |
1fe47785 | 14820 | int sprite, ret; |
8cc87b75 | 14821 | enum pipe pipe; |
46f297fb | 14822 | struct intel_crtc *crtc; |
79e53945 JB |
14823 | |
14824 | drm_mode_config_init(dev); | |
14825 | ||
14826 | dev->mode_config.min_width = 0; | |
14827 | dev->mode_config.min_height = 0; | |
14828 | ||
019d96cb DA |
14829 | dev->mode_config.preferred_depth = 24; |
14830 | dev->mode_config.prefer_shadow = 1; | |
14831 | ||
25bab385 TU |
14832 | dev->mode_config.allow_fb_modifiers = true; |
14833 | ||
e6ecefaa | 14834 | dev->mode_config.funcs = &intel_mode_funcs; |
79e53945 | 14835 | |
b690e96c JB |
14836 | intel_init_quirks(dev); |
14837 | ||
1fa61106 ED |
14838 | intel_init_pm(dev); |
14839 | ||
e3c74757 BW |
14840 | if (INTEL_INFO(dev)->num_pipes == 0) |
14841 | return; | |
14842 | ||
69f92f67 LW |
14843 | /* |
14844 | * There may be no VBT; and if the BIOS enabled SSC we can | |
14845 | * just keep using it to avoid unnecessary flicker. Whereas if the | |
14846 | * BIOS isn't using it, don't assume it will work even if the VBT | |
14847 | * indicates as much. | |
14848 | */ | |
14849 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) { | |
14850 | bool bios_lvds_use_ssc = !!(I915_READ(PCH_DREF_CONTROL) & | |
14851 | DREF_SSC1_ENABLE); | |
14852 | ||
14853 | if (dev_priv->vbt.lvds_use_ssc != bios_lvds_use_ssc) { | |
14854 | DRM_DEBUG_KMS("SSC %sabled by BIOS, overriding VBT which says %sabled\n", | |
14855 | bios_lvds_use_ssc ? "en" : "dis", | |
14856 | dev_priv->vbt.lvds_use_ssc ? "en" : "dis"); | |
14857 | dev_priv->vbt.lvds_use_ssc = bios_lvds_use_ssc; | |
14858 | } | |
14859 | } | |
14860 | ||
a6c45cf0 CW |
14861 | if (IS_GEN2(dev)) { |
14862 | dev->mode_config.max_width = 2048; | |
14863 | dev->mode_config.max_height = 2048; | |
14864 | } else if (IS_GEN3(dev)) { | |
5e4d6fa7 KP |
14865 | dev->mode_config.max_width = 4096; |
14866 | dev->mode_config.max_height = 4096; | |
79e53945 | 14867 | } else { |
a6c45cf0 CW |
14868 | dev->mode_config.max_width = 8192; |
14869 | dev->mode_config.max_height = 8192; | |
79e53945 | 14870 | } |
068be561 | 14871 | |
dc41c154 VS |
14872 | if (IS_845G(dev) || IS_I865G(dev)) { |
14873 | dev->mode_config.cursor_width = IS_845G(dev) ? 64 : 512; | |
14874 | dev->mode_config.cursor_height = 1023; | |
14875 | } else if (IS_GEN2(dev)) { | |
068be561 DL |
14876 | dev->mode_config.cursor_width = GEN2_CURSOR_WIDTH; |
14877 | dev->mode_config.cursor_height = GEN2_CURSOR_HEIGHT; | |
14878 | } else { | |
14879 | dev->mode_config.cursor_width = MAX_CURSOR_WIDTH; | |
14880 | dev->mode_config.cursor_height = MAX_CURSOR_HEIGHT; | |
14881 | } | |
14882 | ||
72e96d64 | 14883 | dev->mode_config.fb_base = ggtt->mappable_base; |
79e53945 | 14884 | |
28c97730 | 14885 | DRM_DEBUG_KMS("%d display pipe%s available.\n", |
7eb552ae BW |
14886 | INTEL_INFO(dev)->num_pipes, |
14887 | INTEL_INFO(dev)->num_pipes > 1 ? "s" : ""); | |
79e53945 | 14888 | |
055e393f | 14889 | for_each_pipe(dev_priv, pipe) { |
8cc87b75 | 14890 | intel_crtc_init(dev, pipe); |
3bdcfc0c | 14891 | for_each_sprite(dev_priv, pipe, sprite) { |
1fe47785 | 14892 | ret = intel_plane_init(dev, pipe, sprite); |
7f1f3851 | 14893 | if (ret) |
06da8da2 | 14894 | DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n", |
1fe47785 | 14895 | pipe_name(pipe), sprite_name(pipe, sprite), ret); |
7f1f3851 | 14896 | } |
79e53945 JB |
14897 | } |
14898 | ||
bfa7df01 VS |
14899 | intel_update_czclk(dev_priv); |
14900 | intel_update_cdclk(dev); | |
14901 | ||
e72f9fbf | 14902 | intel_shared_dpll_init(dev); |
ee7b9f93 | 14903 | |
9cce37f4 JB |
14904 | /* Just disable it once at startup */ |
14905 | i915_disable_vga(dev); | |
79e53945 | 14906 | intel_setup_outputs(dev); |
11be49eb | 14907 | |
6e9f798d | 14908 | drm_modeset_lock_all(dev); |
043e9bda | 14909 | intel_modeset_setup_hw_state(dev); |
6e9f798d | 14910 | drm_modeset_unlock_all(dev); |
46f297fb | 14911 | |
d3fcc808 | 14912 | for_each_intel_crtc(dev, crtc) { |
eeebeac5 ML |
14913 | struct intel_initial_plane_config plane_config = {}; |
14914 | ||
46f297fb JB |
14915 | if (!crtc->active) |
14916 | continue; | |
14917 | ||
46f297fb | 14918 | /* |
46f297fb JB |
14919 | * Note that reserving the BIOS fb up front prevents us |
14920 | * from stuffing other stolen allocations like the ring | |
14921 | * on top. This prevents some ugliness at boot time, and | |
14922 | * can even allow for smooth boot transitions if the BIOS | |
14923 | * fb is large enough for the active pipe configuration. | |
14924 | */ | |
eeebeac5 ML |
14925 | dev_priv->display.get_initial_plane_config(crtc, |
14926 | &plane_config); | |
14927 | ||
14928 | /* | |
14929 | * If the fb is shared between multiple heads, we'll | |
14930 | * just get the first one. | |
14931 | */ | |
14932 | intel_find_initial_plane_obj(crtc, &plane_config); | |
46f297fb | 14933 | } |
d93c0372 MR |
14934 | |
14935 | /* | |
14936 | * Make sure hardware watermarks really match the state we read out. | |
14937 | * Note that we need to do this after reconstructing the BIOS fb's | |
14938 | * since the watermark calculation done here will use pstate->fb. | |
14939 | */ | |
14940 | sanitize_watermarks(dev); | |
2c7111db CW |
14941 | } |
14942 | ||
7fad798e DV |
14943 | static void intel_enable_pipe_a(struct drm_device *dev) |
14944 | { | |
14945 | struct intel_connector *connector; | |
14946 | struct drm_connector *crt = NULL; | |
14947 | struct intel_load_detect_pipe load_detect_temp; | |
208bf9fd | 14948 | struct drm_modeset_acquire_ctx *ctx = dev->mode_config.acquire_ctx; |
7fad798e DV |
14949 | |
14950 | /* We can't just switch on the pipe A, we need to set things up with a | |
14951 | * proper mode and output configuration. As a gross hack, enable pipe A | |
14952 | * by enabling the load detect pipe once. */ | |
3a3371ff | 14953 | for_each_intel_connector(dev, connector) { |
7fad798e DV |
14954 | if (connector->encoder->type == INTEL_OUTPUT_ANALOG) { |
14955 | crt = &connector->base; | |
14956 | break; | |
14957 | } | |
14958 | } | |
14959 | ||
14960 | if (!crt) | |
14961 | return; | |
14962 | ||
208bf9fd | 14963 | if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp, ctx)) |
49172fee | 14964 | intel_release_load_detect_pipe(crt, &load_detect_temp, ctx); |
7fad798e DV |
14965 | } |
14966 | ||
fa555837 DV |
14967 | static bool |
14968 | intel_check_plane_mapping(struct intel_crtc *crtc) | |
14969 | { | |
7eb552ae BW |
14970 | struct drm_device *dev = crtc->base.dev; |
14971 | struct drm_i915_private *dev_priv = dev->dev_private; | |
649636ef | 14972 | u32 val; |
fa555837 | 14973 | |
7eb552ae | 14974 | if (INTEL_INFO(dev)->num_pipes == 1) |
fa555837 DV |
14975 | return true; |
14976 | ||
649636ef | 14977 | val = I915_READ(DSPCNTR(!crtc->plane)); |
fa555837 DV |
14978 | |
14979 | if ((val & DISPLAY_PLANE_ENABLE) && | |
14980 | (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe)) | |
14981 | return false; | |
14982 | ||
14983 | return true; | |
14984 | } | |
14985 | ||
02e93c35 VS |
14986 | static bool intel_crtc_has_encoders(struct intel_crtc *crtc) |
14987 | { | |
14988 | struct drm_device *dev = crtc->base.dev; | |
14989 | struct intel_encoder *encoder; | |
14990 | ||
14991 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) | |
14992 | return true; | |
14993 | ||
14994 | return false; | |
14995 | } | |
14996 | ||
dd756198 VS |
14997 | static bool intel_encoder_has_connectors(struct intel_encoder *encoder) |
14998 | { | |
14999 | struct drm_device *dev = encoder->base.dev; | |
15000 | struct intel_connector *connector; | |
15001 | ||
15002 | for_each_connector_on_encoder(dev, &encoder->base, connector) | |
15003 | return true; | |
15004 | ||
15005 | return false; | |
15006 | } | |
15007 | ||
24929352 DV |
15008 | static void intel_sanitize_crtc(struct intel_crtc *crtc) |
15009 | { | |
15010 | struct drm_device *dev = crtc->base.dev; | |
15011 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4d1de975 | 15012 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
24929352 | 15013 | |
24929352 | 15014 | /* Clear any frame start delays used for debugging left by the BIOS */ |
4d1de975 JN |
15015 | if (!transcoder_is_dsi(cpu_transcoder)) { |
15016 | i915_reg_t reg = PIPECONF(cpu_transcoder); | |
15017 | ||
15018 | I915_WRITE(reg, | |
15019 | I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK); | |
15020 | } | |
24929352 | 15021 | |
d3eaf884 | 15022 | /* restore vblank interrupts to correct state */ |
9625604c | 15023 | drm_crtc_vblank_reset(&crtc->base); |
d297e103 | 15024 | if (crtc->active) { |
f9cd7b88 VS |
15025 | struct intel_plane *plane; |
15026 | ||
9625604c | 15027 | drm_crtc_vblank_on(&crtc->base); |
f9cd7b88 VS |
15028 | |
15029 | /* Disable everything but the primary plane */ | |
15030 | for_each_intel_plane_on_crtc(dev, crtc, plane) { | |
15031 | if (plane->base.type == DRM_PLANE_TYPE_PRIMARY) | |
15032 | continue; | |
15033 | ||
15034 | plane->disable_plane(&plane->base, &crtc->base); | |
15035 | } | |
9625604c | 15036 | } |
d3eaf884 | 15037 | |
24929352 | 15038 | /* We need to sanitize the plane -> pipe mapping first because this will |
fa555837 DV |
15039 | * disable the crtc (and hence change the state) if it is wrong. Note |
15040 | * that gen4+ has a fixed plane -> pipe mapping. */ | |
15041 | if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) { | |
24929352 DV |
15042 | bool plane; |
15043 | ||
24929352 DV |
15044 | DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n", |
15045 | crtc->base.base.id); | |
15046 | ||
15047 | /* Pipe has the wrong plane attached and the plane is active. | |
15048 | * Temporarily change the plane mapping and disable everything | |
15049 | * ... */ | |
15050 | plane = crtc->plane; | |
b70709a6 | 15051 | to_intel_plane_state(crtc->base.primary->state)->visible = true; |
24929352 | 15052 | crtc->plane = !plane; |
b17d48e2 | 15053 | intel_crtc_disable_noatomic(&crtc->base); |
24929352 | 15054 | crtc->plane = plane; |
24929352 | 15055 | } |
24929352 | 15056 | |
7fad798e DV |
15057 | if (dev_priv->quirks & QUIRK_PIPEA_FORCE && |
15058 | crtc->pipe == PIPE_A && !crtc->active) { | |
15059 | /* BIOS forgot to enable pipe A, this mostly happens after | |
15060 | * resume. Force-enable the pipe to fix this, the update_dpms | |
15061 | * call below we restore the pipe to the right state, but leave | |
15062 | * the required bits on. */ | |
15063 | intel_enable_pipe_a(dev); | |
15064 | } | |
15065 | ||
24929352 DV |
15066 | /* Adjust the state of the output pipe according to whether we |
15067 | * have active connectors/encoders. */ | |
842e0307 | 15068 | if (crtc->active && !intel_crtc_has_encoders(crtc)) |
b17d48e2 | 15069 | intel_crtc_disable_noatomic(&crtc->base); |
24929352 | 15070 | |
a3ed6aad | 15071 | if (crtc->active || HAS_GMCH_DISPLAY(dev)) { |
4cc31489 DV |
15072 | /* |
15073 | * We start out with underrun reporting disabled to avoid races. | |
15074 | * For correct bookkeeping mark this on active crtcs. | |
15075 | * | |
c5ab3bc0 DV |
15076 | * Also on gmch platforms we dont have any hardware bits to |
15077 | * disable the underrun reporting. Which means we need to start | |
15078 | * out with underrun reporting disabled also on inactive pipes, | |
15079 | * since otherwise we'll complain about the garbage we read when | |
15080 | * e.g. coming up after runtime pm. | |
15081 | * | |
4cc31489 DV |
15082 | * No protection against concurrent access is required - at |
15083 | * worst a fifo underrun happens which also sets this to false. | |
15084 | */ | |
15085 | crtc->cpu_fifo_underrun_disabled = true; | |
15086 | crtc->pch_fifo_underrun_disabled = true; | |
15087 | } | |
24929352 DV |
15088 | } |
15089 | ||
15090 | static void intel_sanitize_encoder(struct intel_encoder *encoder) | |
15091 | { | |
15092 | struct intel_connector *connector; | |
15093 | struct drm_device *dev = encoder->base.dev; | |
15094 | ||
15095 | /* We need to check both for a crtc link (meaning that the | |
15096 | * encoder is active and trying to read from a pipe) and the | |
15097 | * pipe itself being active. */ | |
15098 | bool has_active_crtc = encoder->base.crtc && | |
15099 | to_intel_crtc(encoder->base.crtc)->active; | |
15100 | ||
dd756198 | 15101 | if (intel_encoder_has_connectors(encoder) && !has_active_crtc) { |
24929352 DV |
15102 | DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n", |
15103 | encoder->base.base.id, | |
8e329a03 | 15104 | encoder->base.name); |
24929352 DV |
15105 | |
15106 | /* Connector is active, but has no active pipe. This is | |
15107 | * fallout from our resume register restoring. Disable | |
15108 | * the encoder manually again. */ | |
15109 | if (encoder->base.crtc) { | |
15110 | DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n", | |
15111 | encoder->base.base.id, | |
8e329a03 | 15112 | encoder->base.name); |
24929352 | 15113 | encoder->disable(encoder); |
a62d1497 VS |
15114 | if (encoder->post_disable) |
15115 | encoder->post_disable(encoder); | |
24929352 | 15116 | } |
7f1950fb | 15117 | encoder->base.crtc = NULL; |
24929352 DV |
15118 | |
15119 | /* Inconsistent output/port/pipe state happens presumably due to | |
15120 | * a bug in one of the get_hw_state functions. Or someplace else | |
15121 | * in our code, like the register restore mess on resume. Clamp | |
15122 | * things to off as a safer default. */ | |
3a3371ff | 15123 | for_each_intel_connector(dev, connector) { |
24929352 DV |
15124 | if (connector->encoder != encoder) |
15125 | continue; | |
7f1950fb EE |
15126 | connector->base.dpms = DRM_MODE_DPMS_OFF; |
15127 | connector->base.encoder = NULL; | |
24929352 DV |
15128 | } |
15129 | } | |
15130 | /* Enabled encoders without active connectors will be fixed in | |
15131 | * the crtc fixup. */ | |
15132 | } | |
15133 | ||
04098753 | 15134 | void i915_redisable_vga_power_on(struct drm_device *dev) |
0fde901f KM |
15135 | { |
15136 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f0f59a00 | 15137 | i915_reg_t vga_reg = i915_vgacntrl_reg(dev); |
0fde901f | 15138 | |
04098753 ID |
15139 | if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) { |
15140 | DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n"); | |
15141 | i915_disable_vga(dev); | |
15142 | } | |
15143 | } | |
15144 | ||
15145 | void i915_redisable_vga(struct drm_device *dev) | |
15146 | { | |
15147 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15148 | ||
8dc8a27c PZ |
15149 | /* This function can be called both from intel_modeset_setup_hw_state or |
15150 | * at a very early point in our resume sequence, where the power well | |
15151 | * structures are not yet restored. Since this function is at a very | |
15152 | * paranoid "someone might have enabled VGA while we were not looking" | |
15153 | * level, just check if the power well is enabled instead of trying to | |
15154 | * follow the "don't touch the power well if we don't need it" policy | |
15155 | * the rest of the driver uses. */ | |
6392f847 | 15156 | if (!intel_display_power_get_if_enabled(dev_priv, POWER_DOMAIN_VGA)) |
8dc8a27c PZ |
15157 | return; |
15158 | ||
04098753 | 15159 | i915_redisable_vga_power_on(dev); |
6392f847 ID |
15160 | |
15161 | intel_display_power_put(dev_priv, POWER_DOMAIN_VGA); | |
0fde901f KM |
15162 | } |
15163 | ||
f9cd7b88 | 15164 | static bool primary_get_hw_state(struct intel_plane *plane) |
98ec7739 | 15165 | { |
f9cd7b88 | 15166 | struct drm_i915_private *dev_priv = to_i915(plane->base.dev); |
98ec7739 | 15167 | |
f9cd7b88 | 15168 | return I915_READ(DSPCNTR(plane->plane)) & DISPLAY_PLANE_ENABLE; |
d032ffa0 ML |
15169 | } |
15170 | ||
f9cd7b88 VS |
15171 | /* FIXME read out full plane state for all planes */ |
15172 | static void readout_plane_state(struct intel_crtc *crtc) | |
d032ffa0 | 15173 | { |
b26d3ea3 | 15174 | struct drm_plane *primary = crtc->base.primary; |
f9cd7b88 | 15175 | struct intel_plane_state *plane_state = |
b26d3ea3 | 15176 | to_intel_plane_state(primary->state); |
d032ffa0 | 15177 | |
19b8d387 | 15178 | plane_state->visible = crtc->active && |
b26d3ea3 ML |
15179 | primary_get_hw_state(to_intel_plane(primary)); |
15180 | ||
15181 | if (plane_state->visible) | |
15182 | crtc->base.state->plane_mask |= 1 << drm_plane_index(primary); | |
98ec7739 VS |
15183 | } |
15184 | ||
30e984df | 15185 | static void intel_modeset_readout_hw_state(struct drm_device *dev) |
24929352 DV |
15186 | { |
15187 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15188 | enum pipe pipe; | |
24929352 DV |
15189 | struct intel_crtc *crtc; |
15190 | struct intel_encoder *encoder; | |
15191 | struct intel_connector *connector; | |
5358901f | 15192 | int i; |
24929352 | 15193 | |
565602d7 ML |
15194 | dev_priv->active_crtcs = 0; |
15195 | ||
d3fcc808 | 15196 | for_each_intel_crtc(dev, crtc) { |
565602d7 ML |
15197 | struct intel_crtc_state *crtc_state = crtc->config; |
15198 | int pixclk = 0; | |
3b117c8f | 15199 | |
565602d7 ML |
15200 | __drm_atomic_helper_crtc_destroy_state(&crtc->base, &crtc_state->base); |
15201 | memset(crtc_state, 0, sizeof(*crtc_state)); | |
15202 | crtc_state->base.crtc = &crtc->base; | |
24929352 | 15203 | |
565602d7 ML |
15204 | crtc_state->base.active = crtc_state->base.enable = |
15205 | dev_priv->display.get_pipe_config(crtc, crtc_state); | |
15206 | ||
15207 | crtc->base.enabled = crtc_state->base.enable; | |
15208 | crtc->active = crtc_state->base.active; | |
15209 | ||
15210 | if (crtc_state->base.active) { | |
15211 | dev_priv->active_crtcs |= 1 << crtc->pipe; | |
15212 | ||
c89e39f3 | 15213 | if (INTEL_GEN(dev_priv) >= 9 || IS_BROADWELL(dev_priv)) |
565602d7 | 15214 | pixclk = ilk_pipe_pixel_rate(crtc_state); |
9558d15d | 15215 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
565602d7 ML |
15216 | pixclk = crtc_state->base.adjusted_mode.crtc_clock; |
15217 | else | |
15218 | WARN_ON(dev_priv->display.modeset_calc_cdclk); | |
9558d15d VS |
15219 | |
15220 | /* pixel rate mustn't exceed 95% of cdclk with IPS on BDW */ | |
15221 | if (IS_BROADWELL(dev_priv) && crtc_state->ips_enabled) | |
15222 | pixclk = DIV_ROUND_UP(pixclk * 100, 95); | |
565602d7 ML |
15223 | } |
15224 | ||
15225 | dev_priv->min_pixclk[crtc->pipe] = pixclk; | |
b70709a6 | 15226 | |
f9cd7b88 | 15227 | readout_plane_state(crtc); |
24929352 DV |
15228 | |
15229 | DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n", | |
15230 | crtc->base.base.id, | |
15231 | crtc->active ? "enabled" : "disabled"); | |
15232 | } | |
15233 | ||
5358901f DV |
15234 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
15235 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
15236 | ||
2edd6443 ACO |
15237 | pll->on = pll->funcs.get_hw_state(dev_priv, pll, |
15238 | &pll->config.hw_state); | |
3e369b76 | 15239 | pll->config.crtc_mask = 0; |
d3fcc808 | 15240 | for_each_intel_crtc(dev, crtc) { |
2dd66ebd | 15241 | if (crtc->active && crtc->config->shared_dpll == pll) |
3e369b76 | 15242 | pll->config.crtc_mask |= 1 << crtc->pipe; |
5358901f | 15243 | } |
2dd66ebd | 15244 | pll->active_mask = pll->config.crtc_mask; |
5358901f | 15245 | |
1e6f2ddc | 15246 | DRM_DEBUG_KMS("%s hw state readout: crtc_mask 0x%08x, on %i\n", |
3e369b76 | 15247 | pll->name, pll->config.crtc_mask, pll->on); |
5358901f DV |
15248 | } |
15249 | ||
b2784e15 | 15250 | for_each_intel_encoder(dev, encoder) { |
24929352 DV |
15251 | pipe = 0; |
15252 | ||
15253 | if (encoder->get_hw_state(encoder, &pipe)) { | |
045ac3b5 JB |
15254 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); |
15255 | encoder->base.crtc = &crtc->base; | |
6e3c9717 | 15256 | encoder->get_config(encoder, crtc->config); |
24929352 DV |
15257 | } else { |
15258 | encoder->base.crtc = NULL; | |
15259 | } | |
15260 | ||
6f2bcceb | 15261 | DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n", |
24929352 | 15262 | encoder->base.base.id, |
8e329a03 | 15263 | encoder->base.name, |
24929352 | 15264 | encoder->base.crtc ? "enabled" : "disabled", |
6f2bcceb | 15265 | pipe_name(pipe)); |
24929352 DV |
15266 | } |
15267 | ||
3a3371ff | 15268 | for_each_intel_connector(dev, connector) { |
24929352 DV |
15269 | if (connector->get_hw_state(connector)) { |
15270 | connector->base.dpms = DRM_MODE_DPMS_ON; | |
2aa974c9 ML |
15271 | |
15272 | encoder = connector->encoder; | |
15273 | connector->base.encoder = &encoder->base; | |
15274 | ||
15275 | if (encoder->base.crtc && | |
15276 | encoder->base.crtc->state->active) { | |
15277 | /* | |
15278 | * This has to be done during hardware readout | |
15279 | * because anything calling .crtc_disable may | |
15280 | * rely on the connector_mask being accurate. | |
15281 | */ | |
15282 | encoder->base.crtc->state->connector_mask |= | |
15283 | 1 << drm_connector_index(&connector->base); | |
e87a52b3 ML |
15284 | encoder->base.crtc->state->encoder_mask |= |
15285 | 1 << drm_encoder_index(&encoder->base); | |
2aa974c9 ML |
15286 | } |
15287 | ||
24929352 DV |
15288 | } else { |
15289 | connector->base.dpms = DRM_MODE_DPMS_OFF; | |
15290 | connector->base.encoder = NULL; | |
15291 | } | |
15292 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n", | |
15293 | connector->base.base.id, | |
c23cc417 | 15294 | connector->base.name, |
24929352 DV |
15295 | connector->base.encoder ? "enabled" : "disabled"); |
15296 | } | |
7f4c6284 VS |
15297 | |
15298 | for_each_intel_crtc(dev, crtc) { | |
15299 | crtc->base.hwmode = crtc->config->base.adjusted_mode; | |
15300 | ||
15301 | memset(&crtc->base.mode, 0, sizeof(crtc->base.mode)); | |
15302 | if (crtc->base.state->active) { | |
15303 | intel_mode_from_pipe_config(&crtc->base.mode, crtc->config); | |
15304 | intel_mode_from_pipe_config(&crtc->base.state->adjusted_mode, crtc->config); | |
15305 | WARN_ON(drm_atomic_set_mode_for_crtc(crtc->base.state, &crtc->base.mode)); | |
15306 | ||
15307 | /* | |
15308 | * The initial mode needs to be set in order to keep | |
15309 | * the atomic core happy. It wants a valid mode if the | |
15310 | * crtc's enabled, so we do the above call. | |
15311 | * | |
15312 | * At this point some state updated by the connectors | |
15313 | * in their ->detect() callback has not run yet, so | |
15314 | * no recalculation can be done yet. | |
15315 | * | |
15316 | * Even if we could do a recalculation and modeset | |
15317 | * right now it would cause a double modeset if | |
15318 | * fbdev or userspace chooses a different initial mode. | |
15319 | * | |
15320 | * If that happens, someone indicated they wanted a | |
15321 | * mode change, which means it's safe to do a full | |
15322 | * recalculation. | |
15323 | */ | |
15324 | crtc->base.state->mode.private_flags = I915_MODE_FLAG_INHERITED; | |
9eca6832 VS |
15325 | |
15326 | drm_calc_timestamping_constants(&crtc->base, &crtc->base.hwmode); | |
15327 | update_scanline_offset(crtc); | |
7f4c6284 | 15328 | } |
e3b247da VS |
15329 | |
15330 | intel_pipe_config_sanity_check(dev_priv, crtc->config); | |
7f4c6284 | 15331 | } |
30e984df DV |
15332 | } |
15333 | ||
043e9bda ML |
15334 | /* Scan out the current hw modeset state, |
15335 | * and sanitizes it to the current state | |
15336 | */ | |
15337 | static void | |
15338 | intel_modeset_setup_hw_state(struct drm_device *dev) | |
30e984df DV |
15339 | { |
15340 | struct drm_i915_private *dev_priv = dev->dev_private; | |
15341 | enum pipe pipe; | |
30e984df DV |
15342 | struct intel_crtc *crtc; |
15343 | struct intel_encoder *encoder; | |
35c95375 | 15344 | int i; |
30e984df DV |
15345 | |
15346 | intel_modeset_readout_hw_state(dev); | |
24929352 DV |
15347 | |
15348 | /* HW state is read out, now we need to sanitize this mess. */ | |
b2784e15 | 15349 | for_each_intel_encoder(dev, encoder) { |
24929352 DV |
15350 | intel_sanitize_encoder(encoder); |
15351 | } | |
15352 | ||
055e393f | 15353 | for_each_pipe(dev_priv, pipe) { |
24929352 DV |
15354 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); |
15355 | intel_sanitize_crtc(crtc); | |
6e3c9717 ACO |
15356 | intel_dump_pipe_config(crtc, crtc->config, |
15357 | "[setup_hw_state]"); | |
24929352 | 15358 | } |
9a935856 | 15359 | |
d29b2f9d ACO |
15360 | intel_modeset_update_connector_atomic_state(dev); |
15361 | ||
35c95375 DV |
15362 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
15363 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
15364 | ||
2dd66ebd | 15365 | if (!pll->on || pll->active_mask) |
35c95375 DV |
15366 | continue; |
15367 | ||
15368 | DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name); | |
15369 | ||
2edd6443 | 15370 | pll->funcs.disable(dev_priv, pll); |
35c95375 DV |
15371 | pll->on = false; |
15372 | } | |
15373 | ||
666a4537 | 15374 | if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) |
6eb1a681 VS |
15375 | vlv_wm_get_hw_state(dev); |
15376 | else if (IS_GEN9(dev)) | |
3078999f PB |
15377 | skl_wm_get_hw_state(dev); |
15378 | else if (HAS_PCH_SPLIT(dev)) | |
243e6a44 | 15379 | ilk_wm_get_hw_state(dev); |
292b990e ML |
15380 | |
15381 | for_each_intel_crtc(dev, crtc) { | |
15382 | unsigned long put_domains; | |
15383 | ||
74bff5f9 | 15384 | put_domains = modeset_get_crtc_power_domains(&crtc->base, crtc->config); |
292b990e ML |
15385 | if (WARN_ON(put_domains)) |
15386 | modeset_put_power_domains(dev_priv, put_domains); | |
15387 | } | |
15388 | intel_display_set_init_power(dev_priv, false); | |
010cf73d PZ |
15389 | |
15390 | intel_fbc_init_pipe_state(dev_priv); | |
043e9bda | 15391 | } |
7d0bc1ea | 15392 | |
043e9bda ML |
15393 | void intel_display_resume(struct drm_device *dev) |
15394 | { | |
e2c8b870 ML |
15395 | struct drm_i915_private *dev_priv = to_i915(dev); |
15396 | struct drm_atomic_state *state = dev_priv->modeset_restore_state; | |
15397 | struct drm_modeset_acquire_ctx ctx; | |
043e9bda | 15398 | int ret; |
e2c8b870 | 15399 | bool setup = false; |
f30da187 | 15400 | |
e2c8b870 | 15401 | dev_priv->modeset_restore_state = NULL; |
043e9bda | 15402 | |
ea49c9ac ML |
15403 | /* |
15404 | * This is a cludge because with real atomic modeset mode_config.mutex | |
15405 | * won't be taken. Unfortunately some probed state like | |
15406 | * audio_codec_enable is still protected by mode_config.mutex, so lock | |
15407 | * it here for now. | |
15408 | */ | |
15409 | mutex_lock(&dev->mode_config.mutex); | |
e2c8b870 | 15410 | drm_modeset_acquire_init(&ctx, 0); |
043e9bda | 15411 | |
e2c8b870 ML |
15412 | retry: |
15413 | ret = drm_modeset_lock_all_ctx(dev, &ctx); | |
043e9bda | 15414 | |
e2c8b870 ML |
15415 | if (ret == 0 && !setup) { |
15416 | setup = true; | |
043e9bda | 15417 | |
e2c8b870 ML |
15418 | intel_modeset_setup_hw_state(dev); |
15419 | i915_redisable_vga(dev); | |
45e2b5f6 | 15420 | } |
8af6cf88 | 15421 | |
e2c8b870 ML |
15422 | if (ret == 0 && state) { |
15423 | struct drm_crtc_state *crtc_state; | |
15424 | struct drm_crtc *crtc; | |
15425 | int i; | |
043e9bda | 15426 | |
e2c8b870 ML |
15427 | state->acquire_ctx = &ctx; |
15428 | ||
e3d5457c VS |
15429 | /* ignore any reset values/BIOS leftovers in the WM registers */ |
15430 | to_intel_atomic_state(state)->skip_intermediate_wm = true; | |
15431 | ||
e2c8b870 ML |
15432 | for_each_crtc_in_state(state, crtc, crtc_state, i) { |
15433 | /* | |
15434 | * Force recalculation even if we restore | |
15435 | * current state. With fast modeset this may not result | |
15436 | * in a modeset when the state is compatible. | |
15437 | */ | |
15438 | crtc_state->mode_changed = true; | |
15439 | } | |
15440 | ||
15441 | ret = drm_atomic_commit(state); | |
043e9bda ML |
15442 | } |
15443 | ||
e2c8b870 ML |
15444 | if (ret == -EDEADLK) { |
15445 | drm_modeset_backoff(&ctx); | |
15446 | goto retry; | |
15447 | } | |
043e9bda | 15448 | |
e2c8b870 ML |
15449 | drm_modeset_drop_locks(&ctx); |
15450 | drm_modeset_acquire_fini(&ctx); | |
ea49c9ac | 15451 | mutex_unlock(&dev->mode_config.mutex); |
043e9bda | 15452 | |
e2c8b870 ML |
15453 | if (ret) { |
15454 | DRM_ERROR("Restoring old state failed with %i\n", ret); | |
15455 | drm_atomic_state_free(state); | |
15456 | } | |
2c7111db CW |
15457 | } |
15458 | ||
15459 | void intel_modeset_gem_init(struct drm_device *dev) | |
15460 | { | |
dc97997a | 15461 | struct drm_i915_private *dev_priv = to_i915(dev); |
484b41dd | 15462 | struct drm_crtc *c; |
2ff8fde1 | 15463 | struct drm_i915_gem_object *obj; |
e0d6149b | 15464 | int ret; |
484b41dd | 15465 | |
dc97997a | 15466 | intel_init_gt_powersave(dev_priv); |
ae48434c | 15467 | |
1833b134 | 15468 | intel_modeset_init_hw(dev); |
02e792fb | 15469 | |
1ee8da6d | 15470 | intel_setup_overlay(dev_priv); |
484b41dd JB |
15471 | |
15472 | /* | |
15473 | * Make sure any fbs we allocated at startup are properly | |
15474 | * pinned & fenced. When we do the allocation it's too early | |
15475 | * for this. | |
15476 | */ | |
70e1e0ec | 15477 | for_each_crtc(dev, c) { |
2ff8fde1 MR |
15478 | obj = intel_fb_obj(c->primary->fb); |
15479 | if (obj == NULL) | |
484b41dd JB |
15480 | continue; |
15481 | ||
e0d6149b | 15482 | mutex_lock(&dev->struct_mutex); |
3465c580 VS |
15483 | ret = intel_pin_and_fence_fb_obj(c->primary->fb, |
15484 | c->primary->state->rotation); | |
e0d6149b TU |
15485 | mutex_unlock(&dev->struct_mutex); |
15486 | if (ret) { | |
484b41dd JB |
15487 | DRM_ERROR("failed to pin boot fb on pipe %d\n", |
15488 | to_intel_crtc(c)->pipe); | |
66e514c1 | 15489 | drm_framebuffer_unreference(c->primary->fb); |
143f73b3 ML |
15490 | drm_framebuffer_unreference(c->primary->state->fb); |
15491 | c->primary->fb = c->primary->state->fb = NULL; | |
36750f28 | 15492 | c->primary->crtc = c->primary->state->crtc = NULL; |
36750f28 | 15493 | c->state->plane_mask &= ~(1 << drm_plane_index(c->primary)); |
484b41dd JB |
15494 | } |
15495 | } | |
0962c3c9 VS |
15496 | |
15497 | intel_backlight_register(dev); | |
79e53945 JB |
15498 | } |
15499 | ||
4932e2c3 ID |
15500 | void intel_connector_unregister(struct intel_connector *intel_connector) |
15501 | { | |
15502 | struct drm_connector *connector = &intel_connector->base; | |
15503 | ||
15504 | intel_panel_destroy_backlight(connector); | |
34ea3d38 | 15505 | drm_connector_unregister(connector); |
4932e2c3 ID |
15506 | } |
15507 | ||
79e53945 JB |
15508 | void intel_modeset_cleanup(struct drm_device *dev) |
15509 | { | |
652c393a | 15510 | struct drm_i915_private *dev_priv = dev->dev_private; |
19c8054c | 15511 | struct intel_connector *connector; |
652c393a | 15512 | |
dc97997a | 15513 | intel_disable_gt_powersave(dev_priv); |
2eb5252e | 15514 | |
0962c3c9 VS |
15515 | intel_backlight_unregister(dev); |
15516 | ||
fd0c0642 DV |
15517 | /* |
15518 | * Interrupts and polling as the first thing to avoid creating havoc. | |
2eb5252e | 15519 | * Too much stuff here (turning of connectors, ...) would |
fd0c0642 DV |
15520 | * experience fancy races otherwise. |
15521 | */ | |
2aeb7d3a | 15522 | intel_irq_uninstall(dev_priv); |
eb21b92b | 15523 | |
fd0c0642 DV |
15524 | /* |
15525 | * Due to the hpd irq storm handling the hotplug work can re-arm the | |
15526 | * poll handlers. Hence disable polling after hpd handling is shut down. | |
15527 | */ | |
f87ea761 | 15528 | drm_kms_helper_poll_fini(dev); |
fd0c0642 | 15529 | |
723bfd70 JB |
15530 | intel_unregister_dsm_handler(); |
15531 | ||
c937ab3e | 15532 | intel_fbc_global_disable(dev_priv); |
69341a5e | 15533 | |
1630fe75 CW |
15534 | /* flush any delayed tasks or pending work */ |
15535 | flush_scheduled_work(); | |
15536 | ||
db31af1d | 15537 | /* destroy the backlight and sysfs files before encoders/connectors */ |
19c8054c JN |
15538 | for_each_intel_connector(dev, connector) |
15539 | connector->unregister(connector); | |
d9255d57 | 15540 | |
79e53945 | 15541 | drm_mode_config_cleanup(dev); |
4d7bb011 | 15542 | |
1ee8da6d | 15543 | intel_cleanup_overlay(dev_priv); |
ae48434c | 15544 | |
dc97997a | 15545 | intel_cleanup_gt_powersave(dev_priv); |
f5949141 DV |
15546 | |
15547 | intel_teardown_gmbus(dev); | |
79e53945 JB |
15548 | } |
15549 | ||
f1c79df3 ZW |
15550 | /* |
15551 | * Return which encoder is currently attached for connector. | |
15552 | */ | |
df0e9248 | 15553 | struct drm_encoder *intel_best_encoder(struct drm_connector *connector) |
79e53945 | 15554 | { |
df0e9248 CW |
15555 | return &intel_attached_encoder(connector)->base; |
15556 | } | |
f1c79df3 | 15557 | |
df0e9248 CW |
15558 | void intel_connector_attach_encoder(struct intel_connector *connector, |
15559 | struct intel_encoder *encoder) | |
15560 | { | |
15561 | connector->encoder = encoder; | |
15562 | drm_mode_connector_attach_encoder(&connector->base, | |
15563 | &encoder->base); | |
79e53945 | 15564 | } |
28d52043 DA |
15565 | |
15566 | /* | |
15567 | * set vga decode state - true == enable VGA decode | |
15568 | */ | |
15569 | int intel_modeset_vga_set_state(struct drm_device *dev, bool state) | |
15570 | { | |
15571 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a885b3cc | 15572 | unsigned reg = INTEL_INFO(dev)->gen >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL; |
28d52043 DA |
15573 | u16 gmch_ctrl; |
15574 | ||
75fa041d CW |
15575 | if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) { |
15576 | DRM_ERROR("failed to read control word\n"); | |
15577 | return -EIO; | |
15578 | } | |
15579 | ||
c0cc8a55 CW |
15580 | if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state) |
15581 | return 0; | |
15582 | ||
28d52043 DA |
15583 | if (state) |
15584 | gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE; | |
15585 | else | |
15586 | gmch_ctrl |= INTEL_GMCH_VGA_DISABLE; | |
75fa041d CW |
15587 | |
15588 | if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) { | |
15589 | DRM_ERROR("failed to write control word\n"); | |
15590 | return -EIO; | |
15591 | } | |
15592 | ||
28d52043 DA |
15593 | return 0; |
15594 | } | |
c4a1d9e4 | 15595 | |
c4a1d9e4 | 15596 | struct intel_display_error_state { |
ff57f1b0 PZ |
15597 | |
15598 | u32 power_well_driver; | |
15599 | ||
63b66e5b CW |
15600 | int num_transcoders; |
15601 | ||
c4a1d9e4 CW |
15602 | struct intel_cursor_error_state { |
15603 | u32 control; | |
15604 | u32 position; | |
15605 | u32 base; | |
15606 | u32 size; | |
52331309 | 15607 | } cursor[I915_MAX_PIPES]; |
c4a1d9e4 CW |
15608 | |
15609 | struct intel_pipe_error_state { | |
ddf9c536 | 15610 | bool power_domain_on; |
c4a1d9e4 | 15611 | u32 source; |
f301b1e1 | 15612 | u32 stat; |
52331309 | 15613 | } pipe[I915_MAX_PIPES]; |
c4a1d9e4 CW |
15614 | |
15615 | struct intel_plane_error_state { | |
15616 | u32 control; | |
15617 | u32 stride; | |
15618 | u32 size; | |
15619 | u32 pos; | |
15620 | u32 addr; | |
15621 | u32 surface; | |
15622 | u32 tile_offset; | |
52331309 | 15623 | } plane[I915_MAX_PIPES]; |
63b66e5b CW |
15624 | |
15625 | struct intel_transcoder_error_state { | |
ddf9c536 | 15626 | bool power_domain_on; |
63b66e5b CW |
15627 | enum transcoder cpu_transcoder; |
15628 | ||
15629 | u32 conf; | |
15630 | ||
15631 | u32 htotal; | |
15632 | u32 hblank; | |
15633 | u32 hsync; | |
15634 | u32 vtotal; | |
15635 | u32 vblank; | |
15636 | u32 vsync; | |
15637 | } transcoder[4]; | |
c4a1d9e4 CW |
15638 | }; |
15639 | ||
15640 | struct intel_display_error_state * | |
c033666a | 15641 | intel_display_capture_error_state(struct drm_i915_private *dev_priv) |
c4a1d9e4 | 15642 | { |
c4a1d9e4 | 15643 | struct intel_display_error_state *error; |
63b66e5b CW |
15644 | int transcoders[] = { |
15645 | TRANSCODER_A, | |
15646 | TRANSCODER_B, | |
15647 | TRANSCODER_C, | |
15648 | TRANSCODER_EDP, | |
15649 | }; | |
c4a1d9e4 CW |
15650 | int i; |
15651 | ||
c033666a | 15652 | if (INTEL_INFO(dev_priv)->num_pipes == 0) |
63b66e5b CW |
15653 | return NULL; |
15654 | ||
9d1cb914 | 15655 | error = kzalloc(sizeof(*error), GFP_ATOMIC); |
c4a1d9e4 CW |
15656 | if (error == NULL) |
15657 | return NULL; | |
15658 | ||
c033666a | 15659 | if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) |
ff57f1b0 PZ |
15660 | error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER); |
15661 | ||
055e393f | 15662 | for_each_pipe(dev_priv, i) { |
ddf9c536 | 15663 | error->pipe[i].power_domain_on = |
f458ebbc DV |
15664 | __intel_display_power_is_enabled(dev_priv, |
15665 | POWER_DOMAIN_PIPE(i)); | |
ddf9c536 | 15666 | if (!error->pipe[i].power_domain_on) |
9d1cb914 PZ |
15667 | continue; |
15668 | ||
5efb3e28 VS |
15669 | error->cursor[i].control = I915_READ(CURCNTR(i)); |
15670 | error->cursor[i].position = I915_READ(CURPOS(i)); | |
15671 | error->cursor[i].base = I915_READ(CURBASE(i)); | |
c4a1d9e4 CW |
15672 | |
15673 | error->plane[i].control = I915_READ(DSPCNTR(i)); | |
15674 | error->plane[i].stride = I915_READ(DSPSTRIDE(i)); | |
c033666a | 15675 | if (INTEL_GEN(dev_priv) <= 3) { |
51889b35 | 15676 | error->plane[i].size = I915_READ(DSPSIZE(i)); |
80ca378b PZ |
15677 | error->plane[i].pos = I915_READ(DSPPOS(i)); |
15678 | } | |
c033666a | 15679 | if (INTEL_GEN(dev_priv) <= 7 && !IS_HASWELL(dev_priv)) |
ca291363 | 15680 | error->plane[i].addr = I915_READ(DSPADDR(i)); |
c033666a | 15681 | if (INTEL_GEN(dev_priv) >= 4) { |
c4a1d9e4 CW |
15682 | error->plane[i].surface = I915_READ(DSPSURF(i)); |
15683 | error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i)); | |
15684 | } | |
15685 | ||
c4a1d9e4 | 15686 | error->pipe[i].source = I915_READ(PIPESRC(i)); |
f301b1e1 | 15687 | |
c033666a | 15688 | if (HAS_GMCH_DISPLAY(dev_priv)) |
f301b1e1 | 15689 | error->pipe[i].stat = I915_READ(PIPESTAT(i)); |
63b66e5b CW |
15690 | } |
15691 | ||
4d1de975 | 15692 | /* Note: this does not include DSI transcoders. */ |
c033666a | 15693 | error->num_transcoders = INTEL_INFO(dev_priv)->num_pipes; |
2d1fe073 | 15694 | if (HAS_DDI(dev_priv)) |
63b66e5b CW |
15695 | error->num_transcoders++; /* Account for eDP. */ |
15696 | ||
15697 | for (i = 0; i < error->num_transcoders; i++) { | |
15698 | enum transcoder cpu_transcoder = transcoders[i]; | |
15699 | ||
ddf9c536 | 15700 | error->transcoder[i].power_domain_on = |
f458ebbc | 15701 | __intel_display_power_is_enabled(dev_priv, |
38cc1daf | 15702 | POWER_DOMAIN_TRANSCODER(cpu_transcoder)); |
ddf9c536 | 15703 | if (!error->transcoder[i].power_domain_on) |
9d1cb914 PZ |
15704 | continue; |
15705 | ||
63b66e5b CW |
15706 | error->transcoder[i].cpu_transcoder = cpu_transcoder; |
15707 | ||
15708 | error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder)); | |
15709 | error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder)); | |
15710 | error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder)); | |
15711 | error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder)); | |
15712 | error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder)); | |
15713 | error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder)); | |
15714 | error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder)); | |
c4a1d9e4 CW |
15715 | } |
15716 | ||
15717 | return error; | |
15718 | } | |
15719 | ||
edc3d884 MK |
15720 | #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__) |
15721 | ||
c4a1d9e4 | 15722 | void |
edc3d884 | 15723 | intel_display_print_error_state(struct drm_i915_error_state_buf *m, |
c4a1d9e4 CW |
15724 | struct drm_device *dev, |
15725 | struct intel_display_error_state *error) | |
15726 | { | |
055e393f | 15727 | struct drm_i915_private *dev_priv = dev->dev_private; |
c4a1d9e4 CW |
15728 | int i; |
15729 | ||
63b66e5b CW |
15730 | if (!error) |
15731 | return; | |
15732 | ||
edc3d884 | 15733 | err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes); |
190be112 | 15734 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
edc3d884 | 15735 | err_printf(m, "PWR_WELL_CTL2: %08x\n", |
ff57f1b0 | 15736 | error->power_well_driver); |
055e393f | 15737 | for_each_pipe(dev_priv, i) { |
edc3d884 | 15738 | err_printf(m, "Pipe [%d]:\n", i); |
ddf9c536 | 15739 | err_printf(m, " Power: %s\n", |
87ad3212 | 15740 | onoff(error->pipe[i].power_domain_on)); |
edc3d884 | 15741 | err_printf(m, " SRC: %08x\n", error->pipe[i].source); |
f301b1e1 | 15742 | err_printf(m, " STAT: %08x\n", error->pipe[i].stat); |
edc3d884 MK |
15743 | |
15744 | err_printf(m, "Plane [%d]:\n", i); | |
15745 | err_printf(m, " CNTR: %08x\n", error->plane[i].control); | |
15746 | err_printf(m, " STRIDE: %08x\n", error->plane[i].stride); | |
80ca378b | 15747 | if (INTEL_INFO(dev)->gen <= 3) { |
edc3d884 MK |
15748 | err_printf(m, " SIZE: %08x\n", error->plane[i].size); |
15749 | err_printf(m, " POS: %08x\n", error->plane[i].pos); | |
80ca378b | 15750 | } |
4b71a570 | 15751 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
edc3d884 | 15752 | err_printf(m, " ADDR: %08x\n", error->plane[i].addr); |
c4a1d9e4 | 15753 | if (INTEL_INFO(dev)->gen >= 4) { |
edc3d884 MK |
15754 | err_printf(m, " SURF: %08x\n", error->plane[i].surface); |
15755 | err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset); | |
c4a1d9e4 CW |
15756 | } |
15757 | ||
edc3d884 MK |
15758 | err_printf(m, "Cursor [%d]:\n", i); |
15759 | err_printf(m, " CNTR: %08x\n", error->cursor[i].control); | |
15760 | err_printf(m, " POS: %08x\n", error->cursor[i].position); | |
15761 | err_printf(m, " BASE: %08x\n", error->cursor[i].base); | |
c4a1d9e4 | 15762 | } |
63b66e5b CW |
15763 | |
15764 | for (i = 0; i < error->num_transcoders; i++) { | |
da205630 | 15765 | err_printf(m, "CPU transcoder: %s\n", |
63b66e5b | 15766 | transcoder_name(error->transcoder[i].cpu_transcoder)); |
ddf9c536 | 15767 | err_printf(m, " Power: %s\n", |
87ad3212 | 15768 | onoff(error->transcoder[i].power_domain_on)); |
63b66e5b CW |
15769 | err_printf(m, " CONF: %08x\n", error->transcoder[i].conf); |
15770 | err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal); | |
15771 | err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank); | |
15772 | err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync); | |
15773 | err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal); | |
15774 | err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank); | |
15775 | err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync); | |
15776 | } | |
c4a1d9e4 | 15777 | } |