]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | */ | |
26 | ||
618563e3 | 27 | #include <linux/dmi.h> |
c1c7af60 JB |
28 | #include <linux/module.h> |
29 | #include <linux/input.h> | |
79e53945 | 30 | #include <linux/i2c.h> |
7662c8bd | 31 | #include <linux/kernel.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
9cce37f4 | 33 | #include <linux/vgaarb.h> |
e0dac65e | 34 | #include <drm/drm_edid.h> |
760285e7 | 35 | #include <drm/drmP.h> |
79e53945 | 36 | #include "intel_drv.h" |
5d723d7a | 37 | #include "intel_frontbuffer.h" |
760285e7 | 38 | #include <drm/i915_drm.h> |
79e53945 | 39 | #include "i915_drv.h" |
57822dc6 | 40 | #include "i915_gem_clflush.h" |
db18b6a6 | 41 | #include "intel_dsi.h" |
e5510fac | 42 | #include "i915_trace.h" |
319c1d42 | 43 | #include <drm/drm_atomic.h> |
c196e1d6 | 44 | #include <drm/drm_atomic_helper.h> |
760285e7 DH |
45 | #include <drm/drm_dp_helper.h> |
46 | #include <drm/drm_crtc_helper.h> | |
465c120c MR |
47 | #include <drm/drm_plane_helper.h> |
48 | #include <drm/drm_rect.h> | |
c0f372b3 | 49 | #include <linux/dma_remapping.h> |
fd8e058a | 50 | #include <linux/reservation.h> |
79e53945 | 51 | |
465c120c | 52 | /* Primary plane formats for gen <= 3 */ |
568db4f2 | 53 | static const uint32_t i8xx_primary_formats[] = { |
67fe7dc5 DL |
54 | DRM_FORMAT_C8, |
55 | DRM_FORMAT_RGB565, | |
465c120c | 56 | DRM_FORMAT_XRGB1555, |
67fe7dc5 | 57 | DRM_FORMAT_XRGB8888, |
465c120c MR |
58 | }; |
59 | ||
60 | /* Primary plane formats for gen >= 4 */ | |
568db4f2 | 61 | static const uint32_t i965_primary_formats[] = { |
6c0fd451 DL |
62 | DRM_FORMAT_C8, |
63 | DRM_FORMAT_RGB565, | |
64 | DRM_FORMAT_XRGB8888, | |
65 | DRM_FORMAT_XBGR8888, | |
66 | DRM_FORMAT_XRGB2101010, | |
67 | DRM_FORMAT_XBGR2101010, | |
68 | }; | |
69 | ||
714244e2 BW |
70 | static const uint64_t i9xx_format_modifiers[] = { |
71 | I915_FORMAT_MOD_X_TILED, | |
72 | DRM_FORMAT_MOD_LINEAR, | |
73 | DRM_FORMAT_MOD_INVALID | |
74 | }; | |
75 | ||
6c0fd451 | 76 | static const uint32_t skl_primary_formats[] = { |
67fe7dc5 DL |
77 | DRM_FORMAT_C8, |
78 | DRM_FORMAT_RGB565, | |
79 | DRM_FORMAT_XRGB8888, | |
465c120c | 80 | DRM_FORMAT_XBGR8888, |
67fe7dc5 | 81 | DRM_FORMAT_ARGB8888, |
465c120c MR |
82 | DRM_FORMAT_ABGR8888, |
83 | DRM_FORMAT_XRGB2101010, | |
465c120c | 84 | DRM_FORMAT_XBGR2101010, |
ea916ea0 KM |
85 | DRM_FORMAT_YUYV, |
86 | DRM_FORMAT_YVYU, | |
87 | DRM_FORMAT_UYVY, | |
88 | DRM_FORMAT_VYUY, | |
465c120c MR |
89 | }; |
90 | ||
714244e2 BW |
91 | static const uint64_t skl_format_modifiers_noccs[] = { |
92 | I915_FORMAT_MOD_Yf_TILED, | |
93 | I915_FORMAT_MOD_Y_TILED, | |
94 | I915_FORMAT_MOD_X_TILED, | |
95 | DRM_FORMAT_MOD_LINEAR, | |
96 | DRM_FORMAT_MOD_INVALID | |
97 | }; | |
98 | ||
99 | static const uint64_t skl_format_modifiers_ccs[] = { | |
100 | I915_FORMAT_MOD_Yf_TILED_CCS, | |
101 | I915_FORMAT_MOD_Y_TILED_CCS, | |
102 | I915_FORMAT_MOD_Yf_TILED, | |
103 | I915_FORMAT_MOD_Y_TILED, | |
104 | I915_FORMAT_MOD_X_TILED, | |
105 | DRM_FORMAT_MOD_LINEAR, | |
106 | DRM_FORMAT_MOD_INVALID | |
107 | }; | |
108 | ||
3d7d6510 MR |
109 | /* Cursor formats */ |
110 | static const uint32_t intel_cursor_formats[] = { | |
111 | DRM_FORMAT_ARGB8888, | |
112 | }; | |
113 | ||
714244e2 BW |
114 | static const uint64_t cursor_format_modifiers[] = { |
115 | DRM_FORMAT_MOD_LINEAR, | |
116 | DRM_FORMAT_MOD_INVALID | |
117 | }; | |
118 | ||
f1f644dc | 119 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 120 | struct intel_crtc_state *pipe_config); |
18442d08 | 121 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
5cec258b | 122 | struct intel_crtc_state *pipe_config); |
f1f644dc | 123 | |
24dbf51a CW |
124 | static int intel_framebuffer_init(struct intel_framebuffer *ifb, |
125 | struct drm_i915_gem_object *obj, | |
126 | struct drm_mode_fb_cmd2 *mode_cmd); | |
5b18e57c DV |
127 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc); |
128 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc); | |
bc58be60 | 129 | static void intel_set_pipe_src_size(struct intel_crtc *intel_crtc); |
29407aab | 130 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, |
f769cd24 VK |
131 | struct intel_link_m_n *m_n, |
132 | struct intel_link_m_n *m2_n2); | |
29407aab | 133 | static void ironlake_set_pipeconf(struct drm_crtc *crtc); |
229fca97 | 134 | static void haswell_set_pipeconf(struct drm_crtc *crtc); |
391bf048 | 135 | static void haswell_set_pipemisc(struct drm_crtc *crtc); |
d288f65f | 136 | static void vlv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 137 | const struct intel_crtc_state *pipe_config); |
d288f65f | 138 | static void chv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 139 | const struct intel_crtc_state *pipe_config); |
5a21b665 DV |
140 | static void intel_begin_crtc_commit(struct drm_crtc *, struct drm_crtc_state *); |
141 | static void intel_finish_crtc_commit(struct drm_crtc *, struct drm_crtc_state *); | |
1c74eeaf NM |
142 | static void intel_crtc_init_scalers(struct intel_crtc *crtc, |
143 | struct intel_crtc_state *crtc_state); | |
bfd16b2a ML |
144 | static void skylake_pfit_enable(struct intel_crtc *crtc); |
145 | static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force); | |
146 | static void ironlake_pfit_enable(struct intel_crtc *crtc); | |
aecd36b8 VS |
147 | static void intel_modeset_setup_hw_state(struct drm_device *dev, |
148 | struct drm_modeset_acquire_ctx *ctx); | |
2622a081 | 149 | static void intel_pre_disable_primary_noatomic(struct drm_crtc *crtc); |
e7457a9a | 150 | |
d4906093 | 151 | struct intel_limit { |
4c5def93 ACO |
152 | struct { |
153 | int min, max; | |
154 | } dot, vco, n, m, m1, m2, p, p1; | |
155 | ||
156 | struct { | |
157 | int dot_limit; | |
158 | int p2_slow, p2_fast; | |
159 | } p2; | |
d4906093 | 160 | }; |
79e53945 | 161 | |
bfa7df01 | 162 | /* returns HPLL frequency in kHz */ |
49cd97a3 | 163 | int vlv_get_hpll_vco(struct drm_i915_private *dev_priv) |
bfa7df01 VS |
164 | { |
165 | int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 }; | |
166 | ||
167 | /* Obtain SKU information */ | |
168 | mutex_lock(&dev_priv->sb_lock); | |
169 | hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) & | |
170 | CCK_FUSE_HPLL_FREQ_MASK; | |
171 | mutex_unlock(&dev_priv->sb_lock); | |
172 | ||
173 | return vco_freq[hpll_freq] * 1000; | |
174 | } | |
175 | ||
c30fec65 VS |
176 | int vlv_get_cck_clock(struct drm_i915_private *dev_priv, |
177 | const char *name, u32 reg, int ref_freq) | |
bfa7df01 VS |
178 | { |
179 | u32 val; | |
180 | int divider; | |
181 | ||
bfa7df01 VS |
182 | mutex_lock(&dev_priv->sb_lock); |
183 | val = vlv_cck_read(dev_priv, reg); | |
184 | mutex_unlock(&dev_priv->sb_lock); | |
185 | ||
186 | divider = val & CCK_FREQUENCY_VALUES; | |
187 | ||
188 | WARN((val & CCK_FREQUENCY_STATUS) != | |
189 | (divider << CCK_FREQUENCY_STATUS_SHIFT), | |
190 | "%s change in progress\n", name); | |
191 | ||
c30fec65 VS |
192 | return DIV_ROUND_CLOSEST(ref_freq << 1, divider + 1); |
193 | } | |
194 | ||
7ff89ca2 VS |
195 | int vlv_get_cck_clock_hpll(struct drm_i915_private *dev_priv, |
196 | const char *name, u32 reg) | |
c30fec65 VS |
197 | { |
198 | if (dev_priv->hpll_freq == 0) | |
49cd97a3 | 199 | dev_priv->hpll_freq = vlv_get_hpll_vco(dev_priv); |
c30fec65 VS |
200 | |
201 | return vlv_get_cck_clock(dev_priv, name, reg, | |
202 | dev_priv->hpll_freq); | |
bfa7df01 VS |
203 | } |
204 | ||
bfa7df01 VS |
205 | static void intel_update_czclk(struct drm_i915_private *dev_priv) |
206 | { | |
666a4537 | 207 | if (!(IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))) |
bfa7df01 VS |
208 | return; |
209 | ||
210 | dev_priv->czclk_freq = vlv_get_cck_clock_hpll(dev_priv, "czclk", | |
211 | CCK_CZ_CLOCK_CONTROL); | |
212 | ||
213 | DRM_DEBUG_DRIVER("CZ clock rate: %d kHz\n", dev_priv->czclk_freq); | |
214 | } | |
215 | ||
021357ac | 216 | static inline u32 /* units of 100MHz */ |
21a727b3 VS |
217 | intel_fdi_link_freq(struct drm_i915_private *dev_priv, |
218 | const struct intel_crtc_state *pipe_config) | |
021357ac | 219 | { |
21a727b3 VS |
220 | if (HAS_DDI(dev_priv)) |
221 | return pipe_config->port_clock; /* SPLL */ | |
222 | else if (IS_GEN5(dev_priv)) | |
223 | return ((I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2) * 10000; | |
e3b247da | 224 | else |
21a727b3 | 225 | return 270000; |
021357ac CW |
226 | } |
227 | ||
1b6f4958 | 228 | static const struct intel_limit intel_limits_i8xx_dac = { |
0206e353 | 229 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 230 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 231 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
232 | .m = { .min = 96, .max = 140 }, |
233 | .m1 = { .min = 18, .max = 26 }, | |
234 | .m2 = { .min = 6, .max = 16 }, | |
235 | .p = { .min = 4, .max = 128 }, | |
236 | .p1 = { .min = 2, .max = 33 }, | |
273e27ca EA |
237 | .p2 = { .dot_limit = 165000, |
238 | .p2_slow = 4, .p2_fast = 2 }, | |
e4b36699 KP |
239 | }; |
240 | ||
1b6f4958 | 241 | static const struct intel_limit intel_limits_i8xx_dvo = { |
5d536e28 | 242 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 243 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 244 | .n = { .min = 2, .max = 16 }, |
5d536e28 DV |
245 | .m = { .min = 96, .max = 140 }, |
246 | .m1 = { .min = 18, .max = 26 }, | |
247 | .m2 = { .min = 6, .max = 16 }, | |
248 | .p = { .min = 4, .max = 128 }, | |
249 | .p1 = { .min = 2, .max = 33 }, | |
250 | .p2 = { .dot_limit = 165000, | |
251 | .p2_slow = 4, .p2_fast = 4 }, | |
252 | }; | |
253 | ||
1b6f4958 | 254 | static const struct intel_limit intel_limits_i8xx_lvds = { |
0206e353 | 255 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 256 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 257 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
258 | .m = { .min = 96, .max = 140 }, |
259 | .m1 = { .min = 18, .max = 26 }, | |
260 | .m2 = { .min = 6, .max = 16 }, | |
261 | .p = { .min = 4, .max = 128 }, | |
262 | .p1 = { .min = 1, .max = 6 }, | |
273e27ca EA |
263 | .p2 = { .dot_limit = 165000, |
264 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 | 265 | }; |
273e27ca | 266 | |
1b6f4958 | 267 | static const struct intel_limit intel_limits_i9xx_sdvo = { |
0206e353 AJ |
268 | .dot = { .min = 20000, .max = 400000 }, |
269 | .vco = { .min = 1400000, .max = 2800000 }, | |
270 | .n = { .min = 1, .max = 6 }, | |
271 | .m = { .min = 70, .max = 120 }, | |
4f7dfb67 PJ |
272 | .m1 = { .min = 8, .max = 18 }, |
273 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
274 | .p = { .min = 5, .max = 80 }, |
275 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
276 | .p2 = { .dot_limit = 200000, |
277 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
278 | }; |
279 | ||
1b6f4958 | 280 | static const struct intel_limit intel_limits_i9xx_lvds = { |
0206e353 AJ |
281 | .dot = { .min = 20000, .max = 400000 }, |
282 | .vco = { .min = 1400000, .max = 2800000 }, | |
283 | .n = { .min = 1, .max = 6 }, | |
284 | .m = { .min = 70, .max = 120 }, | |
53a7d2d1 PJ |
285 | .m1 = { .min = 8, .max = 18 }, |
286 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
287 | .p = { .min = 7, .max = 98 }, |
288 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
289 | .p2 = { .dot_limit = 112000, |
290 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 KP |
291 | }; |
292 | ||
273e27ca | 293 | |
1b6f4958 | 294 | static const struct intel_limit intel_limits_g4x_sdvo = { |
273e27ca EA |
295 | .dot = { .min = 25000, .max = 270000 }, |
296 | .vco = { .min = 1750000, .max = 3500000}, | |
297 | .n = { .min = 1, .max = 4 }, | |
298 | .m = { .min = 104, .max = 138 }, | |
299 | .m1 = { .min = 17, .max = 23 }, | |
300 | .m2 = { .min = 5, .max = 11 }, | |
301 | .p = { .min = 10, .max = 30 }, | |
302 | .p1 = { .min = 1, .max = 3}, | |
303 | .p2 = { .dot_limit = 270000, | |
304 | .p2_slow = 10, | |
305 | .p2_fast = 10 | |
044c7c41 | 306 | }, |
e4b36699 KP |
307 | }; |
308 | ||
1b6f4958 | 309 | static const struct intel_limit intel_limits_g4x_hdmi = { |
273e27ca EA |
310 | .dot = { .min = 22000, .max = 400000 }, |
311 | .vco = { .min = 1750000, .max = 3500000}, | |
312 | .n = { .min = 1, .max = 4 }, | |
313 | .m = { .min = 104, .max = 138 }, | |
314 | .m1 = { .min = 16, .max = 23 }, | |
315 | .m2 = { .min = 5, .max = 11 }, | |
316 | .p = { .min = 5, .max = 80 }, | |
317 | .p1 = { .min = 1, .max = 8}, | |
318 | .p2 = { .dot_limit = 165000, | |
319 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
320 | }; |
321 | ||
1b6f4958 | 322 | static const struct intel_limit intel_limits_g4x_single_channel_lvds = { |
273e27ca EA |
323 | .dot = { .min = 20000, .max = 115000 }, |
324 | .vco = { .min = 1750000, .max = 3500000 }, | |
325 | .n = { .min = 1, .max = 3 }, | |
326 | .m = { .min = 104, .max = 138 }, | |
327 | .m1 = { .min = 17, .max = 23 }, | |
328 | .m2 = { .min = 5, .max = 11 }, | |
329 | .p = { .min = 28, .max = 112 }, | |
330 | .p1 = { .min = 2, .max = 8 }, | |
331 | .p2 = { .dot_limit = 0, | |
332 | .p2_slow = 14, .p2_fast = 14 | |
044c7c41 | 333 | }, |
e4b36699 KP |
334 | }; |
335 | ||
1b6f4958 | 336 | static const struct intel_limit intel_limits_g4x_dual_channel_lvds = { |
273e27ca EA |
337 | .dot = { .min = 80000, .max = 224000 }, |
338 | .vco = { .min = 1750000, .max = 3500000 }, | |
339 | .n = { .min = 1, .max = 3 }, | |
340 | .m = { .min = 104, .max = 138 }, | |
341 | .m1 = { .min = 17, .max = 23 }, | |
342 | .m2 = { .min = 5, .max = 11 }, | |
343 | .p = { .min = 14, .max = 42 }, | |
344 | .p1 = { .min = 2, .max = 6 }, | |
345 | .p2 = { .dot_limit = 0, | |
346 | .p2_slow = 7, .p2_fast = 7 | |
044c7c41 | 347 | }, |
e4b36699 KP |
348 | }; |
349 | ||
1b6f4958 | 350 | static const struct intel_limit intel_limits_pineview_sdvo = { |
0206e353 AJ |
351 | .dot = { .min = 20000, .max = 400000}, |
352 | .vco = { .min = 1700000, .max = 3500000 }, | |
273e27ca | 353 | /* Pineview's Ncounter is a ring counter */ |
0206e353 AJ |
354 | .n = { .min = 3, .max = 6 }, |
355 | .m = { .min = 2, .max = 256 }, | |
273e27ca | 356 | /* Pineview only has one combined m divider, which we treat as m2. */ |
0206e353 AJ |
357 | .m1 = { .min = 0, .max = 0 }, |
358 | .m2 = { .min = 0, .max = 254 }, | |
359 | .p = { .min = 5, .max = 80 }, | |
360 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
361 | .p2 = { .dot_limit = 200000, |
362 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
363 | }; |
364 | ||
1b6f4958 | 365 | static const struct intel_limit intel_limits_pineview_lvds = { |
0206e353 AJ |
366 | .dot = { .min = 20000, .max = 400000 }, |
367 | .vco = { .min = 1700000, .max = 3500000 }, | |
368 | .n = { .min = 3, .max = 6 }, | |
369 | .m = { .min = 2, .max = 256 }, | |
370 | .m1 = { .min = 0, .max = 0 }, | |
371 | .m2 = { .min = 0, .max = 254 }, | |
372 | .p = { .min = 7, .max = 112 }, | |
373 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
374 | .p2 = { .dot_limit = 112000, |
375 | .p2_slow = 14, .p2_fast = 14 }, | |
e4b36699 KP |
376 | }; |
377 | ||
273e27ca EA |
378 | /* Ironlake / Sandybridge |
379 | * | |
380 | * We calculate clock using (register_value + 2) for N/M1/M2, so here | |
381 | * the range value for them is (actual_value - 2). | |
382 | */ | |
1b6f4958 | 383 | static const struct intel_limit intel_limits_ironlake_dac = { |
273e27ca EA |
384 | .dot = { .min = 25000, .max = 350000 }, |
385 | .vco = { .min = 1760000, .max = 3510000 }, | |
386 | .n = { .min = 1, .max = 5 }, | |
387 | .m = { .min = 79, .max = 127 }, | |
388 | .m1 = { .min = 12, .max = 22 }, | |
389 | .m2 = { .min = 5, .max = 9 }, | |
390 | .p = { .min = 5, .max = 80 }, | |
391 | .p1 = { .min = 1, .max = 8 }, | |
392 | .p2 = { .dot_limit = 225000, | |
393 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
394 | }; |
395 | ||
1b6f4958 | 396 | static const struct intel_limit intel_limits_ironlake_single_lvds = { |
273e27ca EA |
397 | .dot = { .min = 25000, .max = 350000 }, |
398 | .vco = { .min = 1760000, .max = 3510000 }, | |
399 | .n = { .min = 1, .max = 3 }, | |
400 | .m = { .min = 79, .max = 118 }, | |
401 | .m1 = { .min = 12, .max = 22 }, | |
402 | .m2 = { .min = 5, .max = 9 }, | |
403 | .p = { .min = 28, .max = 112 }, | |
404 | .p1 = { .min = 2, .max = 8 }, | |
405 | .p2 = { .dot_limit = 225000, | |
406 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
407 | }; |
408 | ||
1b6f4958 | 409 | static const struct intel_limit intel_limits_ironlake_dual_lvds = { |
273e27ca EA |
410 | .dot = { .min = 25000, .max = 350000 }, |
411 | .vco = { .min = 1760000, .max = 3510000 }, | |
412 | .n = { .min = 1, .max = 3 }, | |
413 | .m = { .min = 79, .max = 127 }, | |
414 | .m1 = { .min = 12, .max = 22 }, | |
415 | .m2 = { .min = 5, .max = 9 }, | |
416 | .p = { .min = 14, .max = 56 }, | |
417 | .p1 = { .min = 2, .max = 8 }, | |
418 | .p2 = { .dot_limit = 225000, | |
419 | .p2_slow = 7, .p2_fast = 7 }, | |
b91ad0ec ZW |
420 | }; |
421 | ||
273e27ca | 422 | /* LVDS 100mhz refclk limits. */ |
1b6f4958 | 423 | static const struct intel_limit intel_limits_ironlake_single_lvds_100m = { |
273e27ca EA |
424 | .dot = { .min = 25000, .max = 350000 }, |
425 | .vco = { .min = 1760000, .max = 3510000 }, | |
426 | .n = { .min = 1, .max = 2 }, | |
427 | .m = { .min = 79, .max = 126 }, | |
428 | .m1 = { .min = 12, .max = 22 }, | |
429 | .m2 = { .min = 5, .max = 9 }, | |
430 | .p = { .min = 28, .max = 112 }, | |
0206e353 | 431 | .p1 = { .min = 2, .max = 8 }, |
273e27ca EA |
432 | .p2 = { .dot_limit = 225000, |
433 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
434 | }; |
435 | ||
1b6f4958 | 436 | static const struct intel_limit intel_limits_ironlake_dual_lvds_100m = { |
273e27ca EA |
437 | .dot = { .min = 25000, .max = 350000 }, |
438 | .vco = { .min = 1760000, .max = 3510000 }, | |
439 | .n = { .min = 1, .max = 3 }, | |
440 | .m = { .min = 79, .max = 126 }, | |
441 | .m1 = { .min = 12, .max = 22 }, | |
442 | .m2 = { .min = 5, .max = 9 }, | |
443 | .p = { .min = 14, .max = 42 }, | |
0206e353 | 444 | .p1 = { .min = 2, .max = 6 }, |
273e27ca EA |
445 | .p2 = { .dot_limit = 225000, |
446 | .p2_slow = 7, .p2_fast = 7 }, | |
4547668a ZY |
447 | }; |
448 | ||
1b6f4958 | 449 | static const struct intel_limit intel_limits_vlv = { |
f01b7962 VS |
450 | /* |
451 | * These are the data rate limits (measured in fast clocks) | |
452 | * since those are the strictest limits we have. The fast | |
453 | * clock and actual rate limits are more relaxed, so checking | |
454 | * them would make no difference. | |
455 | */ | |
456 | .dot = { .min = 25000 * 5, .max = 270000 * 5 }, | |
75e53986 | 457 | .vco = { .min = 4000000, .max = 6000000 }, |
a0c4da24 | 458 | .n = { .min = 1, .max = 7 }, |
a0c4da24 JB |
459 | .m1 = { .min = 2, .max = 3 }, |
460 | .m2 = { .min = 11, .max = 156 }, | |
b99ab663 | 461 | .p1 = { .min = 2, .max = 3 }, |
5fdc9c49 | 462 | .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */ |
a0c4da24 JB |
463 | }; |
464 | ||
1b6f4958 | 465 | static const struct intel_limit intel_limits_chv = { |
ef9348c8 CML |
466 | /* |
467 | * These are the data rate limits (measured in fast clocks) | |
468 | * since those are the strictest limits we have. The fast | |
469 | * clock and actual rate limits are more relaxed, so checking | |
470 | * them would make no difference. | |
471 | */ | |
472 | .dot = { .min = 25000 * 5, .max = 540000 * 5}, | |
17fe1021 | 473 | .vco = { .min = 4800000, .max = 6480000 }, |
ef9348c8 CML |
474 | .n = { .min = 1, .max = 1 }, |
475 | .m1 = { .min = 2, .max = 2 }, | |
476 | .m2 = { .min = 24 << 22, .max = 175 << 22 }, | |
477 | .p1 = { .min = 2, .max = 4 }, | |
478 | .p2 = { .p2_slow = 1, .p2_fast = 14 }, | |
479 | }; | |
480 | ||
1b6f4958 | 481 | static const struct intel_limit intel_limits_bxt = { |
5ab7b0b7 ID |
482 | /* FIXME: find real dot limits */ |
483 | .dot = { .min = 0, .max = INT_MAX }, | |
e6292556 | 484 | .vco = { .min = 4800000, .max = 6700000 }, |
5ab7b0b7 ID |
485 | .n = { .min = 1, .max = 1 }, |
486 | .m1 = { .min = 2, .max = 2 }, | |
487 | /* FIXME: find real m2 limits */ | |
488 | .m2 = { .min = 2 << 22, .max = 255 << 22 }, | |
489 | .p1 = { .min = 2, .max = 4 }, | |
490 | .p2 = { .p2_slow = 1, .p2_fast = 20 }, | |
491 | }; | |
492 | ||
cdba954e ACO |
493 | static bool |
494 | needs_modeset(struct drm_crtc_state *state) | |
495 | { | |
fc596660 | 496 | return drm_atomic_crtc_needs_modeset(state); |
cdba954e ACO |
497 | } |
498 | ||
dccbea3b ID |
499 | /* |
500 | * Platform specific helpers to calculate the port PLL loopback- (clock.m), | |
501 | * and post-divider (clock.p) values, pre- (clock.vco) and post-divided fast | |
502 | * (clock.dot) clock rates. This fast dot clock is fed to the port's IO logic. | |
503 | * The helpers' return value is the rate of the clock that is fed to the | |
504 | * display engine's pipe which can be the above fast dot clock rate or a | |
505 | * divided-down version of it. | |
506 | */ | |
f2b115e6 | 507 | /* m1 is reserved as 0 in Pineview, n is a ring counter */ |
9e2c8475 | 508 | static int pnv_calc_dpll_params(int refclk, struct dpll *clock) |
79e53945 | 509 | { |
2177832f SL |
510 | clock->m = clock->m2 + 2; |
511 | clock->p = clock->p1 * clock->p2; | |
ed5ca77e | 512 | if (WARN_ON(clock->n == 0 || clock->p == 0)) |
dccbea3b | 513 | return 0; |
fb03ac01 VS |
514 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
515 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
516 | |
517 | return clock->dot; | |
2177832f SL |
518 | } |
519 | ||
7429e9d4 DV |
520 | static uint32_t i9xx_dpll_compute_m(struct dpll *dpll) |
521 | { | |
522 | return 5 * (dpll->m1 + 2) + (dpll->m2 + 2); | |
523 | } | |
524 | ||
9e2c8475 | 525 | static int i9xx_calc_dpll_params(int refclk, struct dpll *clock) |
2177832f | 526 | { |
7429e9d4 | 527 | clock->m = i9xx_dpll_compute_m(clock); |
79e53945 | 528 | clock->p = clock->p1 * clock->p2; |
ed5ca77e | 529 | if (WARN_ON(clock->n + 2 == 0 || clock->p == 0)) |
dccbea3b | 530 | return 0; |
fb03ac01 VS |
531 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2); |
532 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
533 | |
534 | return clock->dot; | |
79e53945 JB |
535 | } |
536 | ||
9e2c8475 | 537 | static int vlv_calc_dpll_params(int refclk, struct dpll *clock) |
589eca67 ID |
538 | { |
539 | clock->m = clock->m1 * clock->m2; | |
540 | clock->p = clock->p1 * clock->p2; | |
541 | if (WARN_ON(clock->n == 0 || clock->p == 0)) | |
dccbea3b | 542 | return 0; |
589eca67 ID |
543 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
544 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
545 | |
546 | return clock->dot / 5; | |
589eca67 ID |
547 | } |
548 | ||
9e2c8475 | 549 | int chv_calc_dpll_params(int refclk, struct dpll *clock) |
ef9348c8 CML |
550 | { |
551 | clock->m = clock->m1 * clock->m2; | |
552 | clock->p = clock->p1 * clock->p2; | |
553 | if (WARN_ON(clock->n == 0 || clock->p == 0)) | |
dccbea3b | 554 | return 0; |
ef9348c8 CML |
555 | clock->vco = DIV_ROUND_CLOSEST_ULL((uint64_t)refclk * clock->m, |
556 | clock->n << 22); | |
557 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
dccbea3b ID |
558 | |
559 | return clock->dot / 5; | |
ef9348c8 CML |
560 | } |
561 | ||
7c04d1d9 | 562 | #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0) |
79e53945 JB |
563 | /** |
564 | * Returns whether the given set of divisors are valid for a given refclk with | |
565 | * the given connectors. | |
566 | */ | |
567 | ||
e2d214ae | 568 | static bool intel_PLL_is_valid(struct drm_i915_private *dev_priv, |
1b6f4958 | 569 | const struct intel_limit *limit, |
9e2c8475 | 570 | const struct dpll *clock) |
79e53945 | 571 | { |
f01b7962 VS |
572 | if (clock->n < limit->n.min || limit->n.max < clock->n) |
573 | INTELPllInvalid("n out of range\n"); | |
79e53945 | 574 | if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) |
0206e353 | 575 | INTELPllInvalid("p1 out of range\n"); |
79e53945 | 576 | if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) |
0206e353 | 577 | INTELPllInvalid("m2 out of range\n"); |
79e53945 | 578 | if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) |
0206e353 | 579 | INTELPllInvalid("m1 out of range\n"); |
f01b7962 | 580 | |
e2d214ae | 581 | if (!IS_PINEVIEW(dev_priv) && !IS_VALLEYVIEW(dev_priv) && |
cc3f90f0 | 582 | !IS_CHERRYVIEW(dev_priv) && !IS_GEN9_LP(dev_priv)) |
f01b7962 VS |
583 | if (clock->m1 <= clock->m2) |
584 | INTELPllInvalid("m1 <= m2\n"); | |
585 | ||
e2d214ae | 586 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv) && |
cc3f90f0 | 587 | !IS_GEN9_LP(dev_priv)) { |
f01b7962 VS |
588 | if (clock->p < limit->p.min || limit->p.max < clock->p) |
589 | INTELPllInvalid("p out of range\n"); | |
590 | if (clock->m < limit->m.min || limit->m.max < clock->m) | |
591 | INTELPllInvalid("m out of range\n"); | |
592 | } | |
593 | ||
79e53945 | 594 | if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) |
0206e353 | 595 | INTELPllInvalid("vco out of range\n"); |
79e53945 JB |
596 | /* XXX: We may need to be checking "Dot clock" depending on the multiplier, |
597 | * connector, etc., rather than just a single range. | |
598 | */ | |
599 | if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) | |
0206e353 | 600 | INTELPllInvalid("dot out of range\n"); |
79e53945 JB |
601 | |
602 | return true; | |
603 | } | |
604 | ||
3b1429d9 | 605 | static int |
1b6f4958 | 606 | i9xx_select_p2_div(const struct intel_limit *limit, |
3b1429d9 VS |
607 | const struct intel_crtc_state *crtc_state, |
608 | int target) | |
79e53945 | 609 | { |
3b1429d9 | 610 | struct drm_device *dev = crtc_state->base.crtc->dev; |
79e53945 | 611 | |
2d84d2b3 | 612 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
79e53945 | 613 | /* |
a210b028 DV |
614 | * For LVDS just rely on its current settings for dual-channel. |
615 | * We haven't figured out how to reliably set up different | |
616 | * single/dual channel state, if we even can. | |
79e53945 | 617 | */ |
1974cad0 | 618 | if (intel_is_dual_link_lvds(dev)) |
3b1429d9 | 619 | return limit->p2.p2_fast; |
79e53945 | 620 | else |
3b1429d9 | 621 | return limit->p2.p2_slow; |
79e53945 JB |
622 | } else { |
623 | if (target < limit->p2.dot_limit) | |
3b1429d9 | 624 | return limit->p2.p2_slow; |
79e53945 | 625 | else |
3b1429d9 | 626 | return limit->p2.p2_fast; |
79e53945 | 627 | } |
3b1429d9 VS |
628 | } |
629 | ||
70e8aa21 ACO |
630 | /* |
631 | * Returns a set of divisors for the desired target clock with the given | |
632 | * refclk, or FALSE. The returned values represent the clock equation: | |
633 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
634 | * | |
635 | * Target and reference clocks are specified in kHz. | |
636 | * | |
637 | * If match_clock is provided, then best_clock P divider must match the P | |
638 | * divider from @match_clock used for LVDS downclocking. | |
639 | */ | |
3b1429d9 | 640 | static bool |
1b6f4958 | 641 | i9xx_find_best_dpll(const struct intel_limit *limit, |
3b1429d9 | 642 | struct intel_crtc_state *crtc_state, |
9e2c8475 ACO |
643 | int target, int refclk, struct dpll *match_clock, |
644 | struct dpll *best_clock) | |
3b1429d9 VS |
645 | { |
646 | struct drm_device *dev = crtc_state->base.crtc->dev; | |
9e2c8475 | 647 | struct dpll clock; |
3b1429d9 | 648 | int err = target; |
79e53945 | 649 | |
0206e353 | 650 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 651 | |
3b1429d9 VS |
652 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); |
653 | ||
42158660 ZY |
654 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
655 | clock.m1++) { | |
656 | for (clock.m2 = limit->m2.min; | |
657 | clock.m2 <= limit->m2.max; clock.m2++) { | |
c0efc387 | 658 | if (clock.m2 >= clock.m1) |
42158660 ZY |
659 | break; |
660 | for (clock.n = limit->n.min; | |
661 | clock.n <= limit->n.max; clock.n++) { | |
662 | for (clock.p1 = limit->p1.min; | |
663 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
664 | int this_err; |
665 | ||
dccbea3b | 666 | i9xx_calc_dpll_params(refclk, &clock); |
e2d214ae TU |
667 | if (!intel_PLL_is_valid(to_i915(dev), |
668 | limit, | |
ac58c3f0 DV |
669 | &clock)) |
670 | continue; | |
671 | if (match_clock && | |
672 | clock.p != match_clock->p) | |
673 | continue; | |
674 | ||
675 | this_err = abs(clock.dot - target); | |
676 | if (this_err < err) { | |
677 | *best_clock = clock; | |
678 | err = this_err; | |
679 | } | |
680 | } | |
681 | } | |
682 | } | |
683 | } | |
684 | ||
685 | return (err != target); | |
686 | } | |
687 | ||
70e8aa21 ACO |
688 | /* |
689 | * Returns a set of divisors for the desired target clock with the given | |
690 | * refclk, or FALSE. The returned values represent the clock equation: | |
691 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
692 | * | |
693 | * Target and reference clocks are specified in kHz. | |
694 | * | |
695 | * If match_clock is provided, then best_clock P divider must match the P | |
696 | * divider from @match_clock used for LVDS downclocking. | |
697 | */ | |
ac58c3f0 | 698 | static bool |
1b6f4958 | 699 | pnv_find_best_dpll(const struct intel_limit *limit, |
a93e255f | 700 | struct intel_crtc_state *crtc_state, |
9e2c8475 ACO |
701 | int target, int refclk, struct dpll *match_clock, |
702 | struct dpll *best_clock) | |
79e53945 | 703 | { |
3b1429d9 | 704 | struct drm_device *dev = crtc_state->base.crtc->dev; |
9e2c8475 | 705 | struct dpll clock; |
79e53945 JB |
706 | int err = target; |
707 | ||
0206e353 | 708 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 709 | |
3b1429d9 VS |
710 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); |
711 | ||
42158660 ZY |
712 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
713 | clock.m1++) { | |
714 | for (clock.m2 = limit->m2.min; | |
715 | clock.m2 <= limit->m2.max; clock.m2++) { | |
42158660 ZY |
716 | for (clock.n = limit->n.min; |
717 | clock.n <= limit->n.max; clock.n++) { | |
718 | for (clock.p1 = limit->p1.min; | |
719 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
720 | int this_err; |
721 | ||
dccbea3b | 722 | pnv_calc_dpll_params(refclk, &clock); |
e2d214ae TU |
723 | if (!intel_PLL_is_valid(to_i915(dev), |
724 | limit, | |
1b894b59 | 725 | &clock)) |
79e53945 | 726 | continue; |
cec2f356 SP |
727 | if (match_clock && |
728 | clock.p != match_clock->p) | |
729 | continue; | |
79e53945 JB |
730 | |
731 | this_err = abs(clock.dot - target); | |
732 | if (this_err < err) { | |
733 | *best_clock = clock; | |
734 | err = this_err; | |
735 | } | |
736 | } | |
737 | } | |
738 | } | |
739 | } | |
740 | ||
741 | return (err != target); | |
742 | } | |
743 | ||
997c030c ACO |
744 | /* |
745 | * Returns a set of divisors for the desired target clock with the given | |
746 | * refclk, or FALSE. The returned values represent the clock equation: | |
747 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
70e8aa21 ACO |
748 | * |
749 | * Target and reference clocks are specified in kHz. | |
750 | * | |
751 | * If match_clock is provided, then best_clock P divider must match the P | |
752 | * divider from @match_clock used for LVDS downclocking. | |
997c030c | 753 | */ |
d4906093 | 754 | static bool |
1b6f4958 | 755 | g4x_find_best_dpll(const struct intel_limit *limit, |
a93e255f | 756 | struct intel_crtc_state *crtc_state, |
9e2c8475 ACO |
757 | int target, int refclk, struct dpll *match_clock, |
758 | struct dpll *best_clock) | |
d4906093 | 759 | { |
3b1429d9 | 760 | struct drm_device *dev = crtc_state->base.crtc->dev; |
9e2c8475 | 761 | struct dpll clock; |
d4906093 | 762 | int max_n; |
3b1429d9 | 763 | bool found = false; |
6ba770dc AJ |
764 | /* approximately equals target * 0.00585 */ |
765 | int err_most = (target >> 8) + (target >> 9); | |
d4906093 ML |
766 | |
767 | memset(best_clock, 0, sizeof(*best_clock)); | |
3b1429d9 VS |
768 | |
769 | clock.p2 = i9xx_select_p2_div(limit, crtc_state, target); | |
770 | ||
d4906093 | 771 | max_n = limit->n.max; |
f77f13e2 | 772 | /* based on hardware requirement, prefer smaller n to precision */ |
d4906093 | 773 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
f77f13e2 | 774 | /* based on hardware requirement, prefere larger m1,m2 */ |
d4906093 ML |
775 | for (clock.m1 = limit->m1.max; |
776 | clock.m1 >= limit->m1.min; clock.m1--) { | |
777 | for (clock.m2 = limit->m2.max; | |
778 | clock.m2 >= limit->m2.min; clock.m2--) { | |
779 | for (clock.p1 = limit->p1.max; | |
780 | clock.p1 >= limit->p1.min; clock.p1--) { | |
781 | int this_err; | |
782 | ||
dccbea3b | 783 | i9xx_calc_dpll_params(refclk, &clock); |
e2d214ae TU |
784 | if (!intel_PLL_is_valid(to_i915(dev), |
785 | limit, | |
1b894b59 | 786 | &clock)) |
d4906093 | 787 | continue; |
1b894b59 CW |
788 | |
789 | this_err = abs(clock.dot - target); | |
d4906093 ML |
790 | if (this_err < err_most) { |
791 | *best_clock = clock; | |
792 | err_most = this_err; | |
793 | max_n = clock.n; | |
794 | found = true; | |
795 | } | |
796 | } | |
797 | } | |
798 | } | |
799 | } | |
2c07245f ZW |
800 | return found; |
801 | } | |
802 | ||
d5dd62bd ID |
803 | /* |
804 | * Check if the calculated PLL configuration is more optimal compared to the | |
805 | * best configuration and error found so far. Return the calculated error. | |
806 | */ | |
807 | static bool vlv_PLL_is_optimal(struct drm_device *dev, int target_freq, | |
9e2c8475 ACO |
808 | const struct dpll *calculated_clock, |
809 | const struct dpll *best_clock, | |
d5dd62bd ID |
810 | unsigned int best_error_ppm, |
811 | unsigned int *error_ppm) | |
812 | { | |
9ca3ba01 ID |
813 | /* |
814 | * For CHV ignore the error and consider only the P value. | |
815 | * Prefer a bigger P value based on HW requirements. | |
816 | */ | |
920a14b2 | 817 | if (IS_CHERRYVIEW(to_i915(dev))) { |
9ca3ba01 ID |
818 | *error_ppm = 0; |
819 | ||
820 | return calculated_clock->p > best_clock->p; | |
821 | } | |
822 | ||
24be4e46 ID |
823 | if (WARN_ON_ONCE(!target_freq)) |
824 | return false; | |
825 | ||
d5dd62bd ID |
826 | *error_ppm = div_u64(1000000ULL * |
827 | abs(target_freq - calculated_clock->dot), | |
828 | target_freq); | |
829 | /* | |
830 | * Prefer a better P value over a better (smaller) error if the error | |
831 | * is small. Ensure this preference for future configurations too by | |
832 | * setting the error to 0. | |
833 | */ | |
834 | if (*error_ppm < 100 && calculated_clock->p > best_clock->p) { | |
835 | *error_ppm = 0; | |
836 | ||
837 | return true; | |
838 | } | |
839 | ||
840 | return *error_ppm + 10 < best_error_ppm; | |
841 | } | |
842 | ||
65b3d6a9 ACO |
843 | /* |
844 | * Returns a set of divisors for the desired target clock with the given | |
845 | * refclk, or FALSE. The returned values represent the clock equation: | |
846 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
847 | */ | |
a0c4da24 | 848 | static bool |
1b6f4958 | 849 | vlv_find_best_dpll(const struct intel_limit *limit, |
a93e255f | 850 | struct intel_crtc_state *crtc_state, |
9e2c8475 ACO |
851 | int target, int refclk, struct dpll *match_clock, |
852 | struct dpll *best_clock) | |
a0c4da24 | 853 | { |
a93e255f | 854 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); |
a919ff14 | 855 | struct drm_device *dev = crtc->base.dev; |
9e2c8475 | 856 | struct dpll clock; |
69e4f900 | 857 | unsigned int bestppm = 1000000; |
27e639bf VS |
858 | /* min update 19.2 MHz */ |
859 | int max_n = min(limit->n.max, refclk / 19200); | |
49e497ef | 860 | bool found = false; |
a0c4da24 | 861 | |
6b4bf1c4 VS |
862 | target *= 5; /* fast clock */ |
863 | ||
864 | memset(best_clock, 0, sizeof(*best_clock)); | |
a0c4da24 JB |
865 | |
866 | /* based on hardware requirement, prefer smaller n to precision */ | |
27e639bf | 867 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
811bbf05 | 868 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { |
889059d8 | 869 | for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow; |
c1a9ae43 | 870 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { |
6b4bf1c4 | 871 | clock.p = clock.p1 * clock.p2; |
a0c4da24 | 872 | /* based on hardware requirement, prefer bigger m1,m2 values */ |
6b4bf1c4 | 873 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) { |
d5dd62bd | 874 | unsigned int ppm; |
69e4f900 | 875 | |
6b4bf1c4 VS |
876 | clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n, |
877 | refclk * clock.m1); | |
878 | ||
dccbea3b | 879 | vlv_calc_dpll_params(refclk, &clock); |
43b0ac53 | 880 | |
e2d214ae TU |
881 | if (!intel_PLL_is_valid(to_i915(dev), |
882 | limit, | |
f01b7962 | 883 | &clock)) |
43b0ac53 VS |
884 | continue; |
885 | ||
d5dd62bd ID |
886 | if (!vlv_PLL_is_optimal(dev, target, |
887 | &clock, | |
888 | best_clock, | |
889 | bestppm, &ppm)) | |
890 | continue; | |
6b4bf1c4 | 891 | |
d5dd62bd ID |
892 | *best_clock = clock; |
893 | bestppm = ppm; | |
894 | found = true; | |
a0c4da24 JB |
895 | } |
896 | } | |
897 | } | |
898 | } | |
a0c4da24 | 899 | |
49e497ef | 900 | return found; |
a0c4da24 | 901 | } |
a4fc5ed6 | 902 | |
65b3d6a9 ACO |
903 | /* |
904 | * Returns a set of divisors for the desired target clock with the given | |
905 | * refclk, or FALSE. The returned values represent the clock equation: | |
906 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
907 | */ | |
ef9348c8 | 908 | static bool |
1b6f4958 | 909 | chv_find_best_dpll(const struct intel_limit *limit, |
a93e255f | 910 | struct intel_crtc_state *crtc_state, |
9e2c8475 ACO |
911 | int target, int refclk, struct dpll *match_clock, |
912 | struct dpll *best_clock) | |
ef9348c8 | 913 | { |
a93e255f | 914 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); |
a919ff14 | 915 | struct drm_device *dev = crtc->base.dev; |
9ca3ba01 | 916 | unsigned int best_error_ppm; |
9e2c8475 | 917 | struct dpll clock; |
ef9348c8 CML |
918 | uint64_t m2; |
919 | int found = false; | |
920 | ||
921 | memset(best_clock, 0, sizeof(*best_clock)); | |
9ca3ba01 | 922 | best_error_ppm = 1000000; |
ef9348c8 CML |
923 | |
924 | /* | |
925 | * Based on hardware doc, the n always set to 1, and m1 always | |
926 | * set to 2. If requires to support 200Mhz refclk, we need to | |
927 | * revisit this because n may not 1 anymore. | |
928 | */ | |
929 | clock.n = 1, clock.m1 = 2; | |
930 | target *= 5; /* fast clock */ | |
931 | ||
932 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { | |
933 | for (clock.p2 = limit->p2.p2_fast; | |
934 | clock.p2 >= limit->p2.p2_slow; | |
935 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { | |
9ca3ba01 | 936 | unsigned int error_ppm; |
ef9348c8 CML |
937 | |
938 | clock.p = clock.p1 * clock.p2; | |
939 | ||
940 | m2 = DIV_ROUND_CLOSEST_ULL(((uint64_t)target * clock.p * | |
941 | clock.n) << 22, refclk * clock.m1); | |
942 | ||
943 | if (m2 > INT_MAX/clock.m1) | |
944 | continue; | |
945 | ||
946 | clock.m2 = m2; | |
947 | ||
dccbea3b | 948 | chv_calc_dpll_params(refclk, &clock); |
ef9348c8 | 949 | |
e2d214ae | 950 | if (!intel_PLL_is_valid(to_i915(dev), limit, &clock)) |
ef9348c8 CML |
951 | continue; |
952 | ||
9ca3ba01 ID |
953 | if (!vlv_PLL_is_optimal(dev, target, &clock, best_clock, |
954 | best_error_ppm, &error_ppm)) | |
955 | continue; | |
956 | ||
957 | *best_clock = clock; | |
958 | best_error_ppm = error_ppm; | |
959 | found = true; | |
ef9348c8 CML |
960 | } |
961 | } | |
962 | ||
963 | return found; | |
964 | } | |
965 | ||
5ab7b0b7 | 966 | bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock, |
9e2c8475 | 967 | struct dpll *best_clock) |
5ab7b0b7 | 968 | { |
65b3d6a9 | 969 | int refclk = 100000; |
1b6f4958 | 970 | const struct intel_limit *limit = &intel_limits_bxt; |
5ab7b0b7 | 971 | |
65b3d6a9 | 972 | return chv_find_best_dpll(limit, crtc_state, |
5ab7b0b7 ID |
973 | target_clock, refclk, NULL, best_clock); |
974 | } | |
975 | ||
525b9311 | 976 | bool intel_crtc_active(struct intel_crtc *crtc) |
20ddf665 | 977 | { |
20ddf665 VS |
978 | /* Be paranoid as we can arrive here with only partial |
979 | * state retrieved from the hardware during setup. | |
980 | * | |
241bfc38 | 981 | * We can ditch the adjusted_mode.crtc_clock check as soon |
20ddf665 VS |
982 | * as Haswell has gained clock readout/fastboot support. |
983 | * | |
66e514c1 | 984 | * We can ditch the crtc->primary->fb check as soon as we can |
20ddf665 | 985 | * properly reconstruct framebuffers. |
c3d1f436 MR |
986 | * |
987 | * FIXME: The intel_crtc->active here should be switched to | |
988 | * crtc->state->active once we have proper CRTC states wired up | |
989 | * for atomic. | |
20ddf665 | 990 | */ |
525b9311 VS |
991 | return crtc->active && crtc->base.primary->state->fb && |
992 | crtc->config->base.adjusted_mode.crtc_clock; | |
20ddf665 VS |
993 | } |
994 | ||
a5c961d1 PZ |
995 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
996 | enum pipe pipe) | |
997 | { | |
98187836 | 998 | struct intel_crtc *crtc = intel_get_crtc_for_pipe(dev_priv, pipe); |
a5c961d1 | 999 | |
e2af48c6 | 1000 | return crtc->config->cpu_transcoder; |
a5c961d1 PZ |
1001 | } |
1002 | ||
6315b5d3 | 1003 | static bool pipe_dsl_stopped(struct drm_i915_private *dev_priv, enum pipe pipe) |
fbf49ea2 | 1004 | { |
f0f59a00 | 1005 | i915_reg_t reg = PIPEDSL(pipe); |
fbf49ea2 VS |
1006 | u32 line1, line2; |
1007 | u32 line_mask; | |
1008 | ||
5db94019 | 1009 | if (IS_GEN2(dev_priv)) |
fbf49ea2 VS |
1010 | line_mask = DSL_LINEMASK_GEN2; |
1011 | else | |
1012 | line_mask = DSL_LINEMASK_GEN3; | |
1013 | ||
1014 | line1 = I915_READ(reg) & line_mask; | |
6adfb1ef | 1015 | msleep(5); |
fbf49ea2 VS |
1016 | line2 = I915_READ(reg) & line_mask; |
1017 | ||
1018 | return line1 == line2; | |
1019 | } | |
1020 | ||
ab7ad7f6 KP |
1021 | /* |
1022 | * intel_wait_for_pipe_off - wait for pipe to turn off | |
575f7ab7 | 1023 | * @crtc: crtc whose pipe to wait for |
9d0498a2 JB |
1024 | * |
1025 | * After disabling a pipe, we can't wait for vblank in the usual way, | |
1026 | * spinning on the vblank interrupt status bit, since we won't actually | |
1027 | * see an interrupt when the pipe is disabled. | |
1028 | * | |
ab7ad7f6 KP |
1029 | * On Gen4 and above: |
1030 | * wait for the pipe register state bit to turn off | |
1031 | * | |
1032 | * Otherwise: | |
1033 | * wait for the display line value to settle (it usually | |
1034 | * ends up stopping at the start of the next frame). | |
58e10eb9 | 1035 | * |
9d0498a2 | 1036 | */ |
575f7ab7 | 1037 | static void intel_wait_for_pipe_off(struct intel_crtc *crtc) |
9d0498a2 | 1038 | { |
6315b5d3 | 1039 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
6e3c9717 | 1040 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
575f7ab7 | 1041 | enum pipe pipe = crtc->pipe; |
ab7ad7f6 | 1042 | |
6315b5d3 | 1043 | if (INTEL_GEN(dev_priv) >= 4) { |
f0f59a00 | 1044 | i915_reg_t reg = PIPECONF(cpu_transcoder); |
ab7ad7f6 KP |
1045 | |
1046 | /* Wait for the Pipe State to go off */ | |
b8511f53 CW |
1047 | if (intel_wait_for_register(dev_priv, |
1048 | reg, I965_PIPECONF_ACTIVE, 0, | |
1049 | 100)) | |
284637d9 | 1050 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 1051 | } else { |
ab7ad7f6 | 1052 | /* Wait for the display line to settle */ |
6315b5d3 | 1053 | if (wait_for(pipe_dsl_stopped(dev_priv, pipe), 100)) |
284637d9 | 1054 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 1055 | } |
79e53945 JB |
1056 | } |
1057 | ||
b24e7179 | 1058 | /* Only for pre-ILK configs */ |
55607e8a DV |
1059 | void assert_pll(struct drm_i915_private *dev_priv, |
1060 | enum pipe pipe, bool state) | |
b24e7179 | 1061 | { |
b24e7179 JB |
1062 | u32 val; |
1063 | bool cur_state; | |
1064 | ||
649636ef | 1065 | val = I915_READ(DPLL(pipe)); |
b24e7179 | 1066 | cur_state = !!(val & DPLL_VCO_ENABLE); |
e2c719b7 | 1067 | I915_STATE_WARN(cur_state != state, |
b24e7179 | 1068 | "PLL state assertion failure (expected %s, current %s)\n", |
87ad3212 | 1069 | onoff(state), onoff(cur_state)); |
b24e7179 | 1070 | } |
b24e7179 | 1071 | |
23538ef1 | 1072 | /* XXX: the dsi pll is shared between MIPI DSI ports */ |
8563b1e8 | 1073 | void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state) |
23538ef1 JN |
1074 | { |
1075 | u32 val; | |
1076 | bool cur_state; | |
1077 | ||
a580516d | 1078 | mutex_lock(&dev_priv->sb_lock); |
23538ef1 | 1079 | val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL); |
a580516d | 1080 | mutex_unlock(&dev_priv->sb_lock); |
23538ef1 JN |
1081 | |
1082 | cur_state = val & DSI_PLL_VCO_EN; | |
e2c719b7 | 1083 | I915_STATE_WARN(cur_state != state, |
23538ef1 | 1084 | "DSI PLL state assertion failure (expected %s, current %s)\n", |
87ad3212 | 1085 | onoff(state), onoff(cur_state)); |
23538ef1 | 1086 | } |
23538ef1 | 1087 | |
040484af JB |
1088 | static void assert_fdi_tx(struct drm_i915_private *dev_priv, |
1089 | enum pipe pipe, bool state) | |
1090 | { | |
040484af | 1091 | bool cur_state; |
ad80a810 PZ |
1092 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1093 | pipe); | |
040484af | 1094 | |
2d1fe073 | 1095 | if (HAS_DDI(dev_priv)) { |
affa9354 | 1096 | /* DDI does not have a specific FDI_TX register */ |
649636ef | 1097 | u32 val = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder)); |
ad80a810 | 1098 | cur_state = !!(val & TRANS_DDI_FUNC_ENABLE); |
bf507ef7 | 1099 | } else { |
649636ef | 1100 | u32 val = I915_READ(FDI_TX_CTL(pipe)); |
bf507ef7 ED |
1101 | cur_state = !!(val & FDI_TX_ENABLE); |
1102 | } | |
e2c719b7 | 1103 | I915_STATE_WARN(cur_state != state, |
040484af | 1104 | "FDI TX state assertion failure (expected %s, current %s)\n", |
87ad3212 | 1105 | onoff(state), onoff(cur_state)); |
040484af JB |
1106 | } |
1107 | #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true) | |
1108 | #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false) | |
1109 | ||
1110 | static void assert_fdi_rx(struct drm_i915_private *dev_priv, | |
1111 | enum pipe pipe, bool state) | |
1112 | { | |
040484af JB |
1113 | u32 val; |
1114 | bool cur_state; | |
1115 | ||
649636ef | 1116 | val = I915_READ(FDI_RX_CTL(pipe)); |
d63fa0dc | 1117 | cur_state = !!(val & FDI_RX_ENABLE); |
e2c719b7 | 1118 | I915_STATE_WARN(cur_state != state, |
040484af | 1119 | "FDI RX state assertion failure (expected %s, current %s)\n", |
87ad3212 | 1120 | onoff(state), onoff(cur_state)); |
040484af JB |
1121 | } |
1122 | #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true) | |
1123 | #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false) | |
1124 | ||
1125 | static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv, | |
1126 | enum pipe pipe) | |
1127 | { | |
040484af JB |
1128 | u32 val; |
1129 | ||
1130 | /* ILK FDI PLL is always enabled */ | |
7e22dbbb | 1131 | if (IS_GEN5(dev_priv)) |
040484af JB |
1132 | return; |
1133 | ||
bf507ef7 | 1134 | /* On Haswell, DDI ports are responsible for the FDI PLL setup */ |
2d1fe073 | 1135 | if (HAS_DDI(dev_priv)) |
bf507ef7 ED |
1136 | return; |
1137 | ||
649636ef | 1138 | val = I915_READ(FDI_TX_CTL(pipe)); |
e2c719b7 | 1139 | I915_STATE_WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n"); |
040484af JB |
1140 | } |
1141 | ||
55607e8a DV |
1142 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1143 | enum pipe pipe, bool state) | |
040484af | 1144 | { |
040484af | 1145 | u32 val; |
55607e8a | 1146 | bool cur_state; |
040484af | 1147 | |
649636ef | 1148 | val = I915_READ(FDI_RX_CTL(pipe)); |
55607e8a | 1149 | cur_state = !!(val & FDI_RX_PLL_ENABLE); |
e2c719b7 | 1150 | I915_STATE_WARN(cur_state != state, |
55607e8a | 1151 | "FDI RX PLL assertion failure (expected %s, current %s)\n", |
87ad3212 | 1152 | onoff(state), onoff(cur_state)); |
040484af JB |
1153 | } |
1154 | ||
4f8036a2 | 1155 | void assert_panel_unlocked(struct drm_i915_private *dev_priv, enum pipe pipe) |
ea0760cf | 1156 | { |
f0f59a00 | 1157 | i915_reg_t pp_reg; |
ea0760cf JB |
1158 | u32 val; |
1159 | enum pipe panel_pipe = PIPE_A; | |
0de3b485 | 1160 | bool locked = true; |
ea0760cf | 1161 | |
4f8036a2 | 1162 | if (WARN_ON(HAS_DDI(dev_priv))) |
bedd4dba JN |
1163 | return; |
1164 | ||
4f8036a2 | 1165 | if (HAS_PCH_SPLIT(dev_priv)) { |
bedd4dba JN |
1166 | u32 port_sel; |
1167 | ||
44cb734c ID |
1168 | pp_reg = PP_CONTROL(0); |
1169 | port_sel = I915_READ(PP_ON_DELAYS(0)) & PANEL_PORT_SELECT_MASK; | |
bedd4dba JN |
1170 | |
1171 | if (port_sel == PANEL_PORT_SELECT_LVDS && | |
1172 | I915_READ(PCH_LVDS) & LVDS_PIPEB_SELECT) | |
1173 | panel_pipe = PIPE_B; | |
1174 | /* XXX: else fix for eDP */ | |
4f8036a2 | 1175 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { |
bedd4dba | 1176 | /* presumably write lock depends on pipe, not port select */ |
44cb734c | 1177 | pp_reg = PP_CONTROL(pipe); |
bedd4dba | 1178 | panel_pipe = pipe; |
ea0760cf | 1179 | } else { |
44cb734c | 1180 | pp_reg = PP_CONTROL(0); |
bedd4dba JN |
1181 | if (I915_READ(LVDS) & LVDS_PIPEB_SELECT) |
1182 | panel_pipe = PIPE_B; | |
ea0760cf JB |
1183 | } |
1184 | ||
1185 | val = I915_READ(pp_reg); | |
1186 | if (!(val & PANEL_POWER_ON) || | |
ec49ba2d | 1187 | ((val & PANEL_UNLOCK_MASK) == PANEL_UNLOCK_REGS)) |
ea0760cf JB |
1188 | locked = false; |
1189 | ||
e2c719b7 | 1190 | I915_STATE_WARN(panel_pipe == pipe && locked, |
ea0760cf | 1191 | "panel assertion failure, pipe %c regs locked\n", |
9db4a9c7 | 1192 | pipe_name(pipe)); |
ea0760cf JB |
1193 | } |
1194 | ||
93ce0ba6 JN |
1195 | static void assert_cursor(struct drm_i915_private *dev_priv, |
1196 | enum pipe pipe, bool state) | |
1197 | { | |
93ce0ba6 JN |
1198 | bool cur_state; |
1199 | ||
2a307c2e | 1200 | if (IS_I845G(dev_priv) || IS_I865G(dev_priv)) |
0b87c24e | 1201 | cur_state = I915_READ(CURCNTR(PIPE_A)) & CURSOR_ENABLE; |
d9d82081 | 1202 | else |
5efb3e28 | 1203 | cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE; |
93ce0ba6 | 1204 | |
e2c719b7 | 1205 | I915_STATE_WARN(cur_state != state, |
93ce0ba6 | 1206 | "cursor on pipe %c assertion failure (expected %s, current %s)\n", |
87ad3212 | 1207 | pipe_name(pipe), onoff(state), onoff(cur_state)); |
93ce0ba6 JN |
1208 | } |
1209 | #define assert_cursor_enabled(d, p) assert_cursor(d, p, true) | |
1210 | #define assert_cursor_disabled(d, p) assert_cursor(d, p, false) | |
1211 | ||
b840d907 JB |
1212 | void assert_pipe(struct drm_i915_private *dev_priv, |
1213 | enum pipe pipe, bool state) | |
b24e7179 | 1214 | { |
63d7bbe9 | 1215 | bool cur_state; |
702e7a56 PZ |
1216 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1217 | pipe); | |
4feed0eb | 1218 | enum intel_display_power_domain power_domain; |
b24e7179 | 1219 | |
e56134bc VS |
1220 | /* we keep both pipes enabled on 830 */ |
1221 | if (IS_I830(dev_priv)) | |
8e636784 DV |
1222 | state = true; |
1223 | ||
4feed0eb ID |
1224 | power_domain = POWER_DOMAIN_TRANSCODER(cpu_transcoder); |
1225 | if (intel_display_power_get_if_enabled(dev_priv, power_domain)) { | |
649636ef | 1226 | u32 val = I915_READ(PIPECONF(cpu_transcoder)); |
69310161 | 1227 | cur_state = !!(val & PIPECONF_ENABLE); |
4feed0eb ID |
1228 | |
1229 | intel_display_power_put(dev_priv, power_domain); | |
1230 | } else { | |
1231 | cur_state = false; | |
69310161 PZ |
1232 | } |
1233 | ||
e2c719b7 | 1234 | I915_STATE_WARN(cur_state != state, |
63d7bbe9 | 1235 | "pipe %c assertion failure (expected %s, current %s)\n", |
87ad3212 | 1236 | pipe_name(pipe), onoff(state), onoff(cur_state)); |
b24e7179 JB |
1237 | } |
1238 | ||
931872fc CW |
1239 | static void assert_plane(struct drm_i915_private *dev_priv, |
1240 | enum plane plane, bool state) | |
b24e7179 | 1241 | { |
b24e7179 | 1242 | u32 val; |
931872fc | 1243 | bool cur_state; |
b24e7179 | 1244 | |
649636ef | 1245 | val = I915_READ(DSPCNTR(plane)); |
931872fc | 1246 | cur_state = !!(val & DISPLAY_PLANE_ENABLE); |
e2c719b7 | 1247 | I915_STATE_WARN(cur_state != state, |
931872fc | 1248 | "plane %c assertion failure (expected %s, current %s)\n", |
87ad3212 | 1249 | plane_name(plane), onoff(state), onoff(cur_state)); |
b24e7179 JB |
1250 | } |
1251 | ||
931872fc CW |
1252 | #define assert_plane_enabled(d, p) assert_plane(d, p, true) |
1253 | #define assert_plane_disabled(d, p) assert_plane(d, p, false) | |
1254 | ||
b24e7179 JB |
1255 | static void assert_planes_disabled(struct drm_i915_private *dev_priv, |
1256 | enum pipe pipe) | |
1257 | { | |
649636ef | 1258 | int i; |
b24e7179 | 1259 | |
653e1026 | 1260 | /* Primary planes are fixed to pipes on gen4+ */ |
6315b5d3 | 1261 | if (INTEL_GEN(dev_priv) >= 4) { |
649636ef | 1262 | u32 val = I915_READ(DSPCNTR(pipe)); |
e2c719b7 | 1263 | I915_STATE_WARN(val & DISPLAY_PLANE_ENABLE, |
28c05794 AJ |
1264 | "plane %c assertion failure, should be disabled but not\n", |
1265 | plane_name(pipe)); | |
19ec1358 | 1266 | return; |
28c05794 | 1267 | } |
19ec1358 | 1268 | |
b24e7179 | 1269 | /* Need to check both planes against the pipe */ |
055e393f | 1270 | for_each_pipe(dev_priv, i) { |
649636ef VS |
1271 | u32 val = I915_READ(DSPCNTR(i)); |
1272 | enum pipe cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >> | |
b24e7179 | 1273 | DISPPLANE_SEL_PIPE_SHIFT; |
e2c719b7 | 1274 | I915_STATE_WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe, |
9db4a9c7 JB |
1275 | "plane %c assertion failure, should be off on pipe %c but is still active\n", |
1276 | plane_name(i), pipe_name(pipe)); | |
b24e7179 JB |
1277 | } |
1278 | } | |
1279 | ||
19332d7a JB |
1280 | static void assert_sprites_disabled(struct drm_i915_private *dev_priv, |
1281 | enum pipe pipe) | |
1282 | { | |
649636ef | 1283 | int sprite; |
19332d7a | 1284 | |
6315b5d3 | 1285 | if (INTEL_GEN(dev_priv) >= 9) { |
3bdcfc0c | 1286 | for_each_sprite(dev_priv, pipe, sprite) { |
649636ef | 1287 | u32 val = I915_READ(PLANE_CTL(pipe, sprite)); |
e2c719b7 | 1288 | I915_STATE_WARN(val & PLANE_CTL_ENABLE, |
7feb8b88 DL |
1289 | "plane %d assertion failure, should be off on pipe %c but is still active\n", |
1290 | sprite, pipe_name(pipe)); | |
1291 | } | |
920a14b2 | 1292 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { |
3bdcfc0c | 1293 | for_each_sprite(dev_priv, pipe, sprite) { |
83c04a62 | 1294 | u32 val = I915_READ(SPCNTR(pipe, PLANE_SPRITE0 + sprite)); |
e2c719b7 | 1295 | I915_STATE_WARN(val & SP_ENABLE, |
20674eef | 1296 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
1fe47785 | 1297 | sprite_name(pipe, sprite), pipe_name(pipe)); |
20674eef | 1298 | } |
6315b5d3 | 1299 | } else if (INTEL_GEN(dev_priv) >= 7) { |
649636ef | 1300 | u32 val = I915_READ(SPRCTL(pipe)); |
e2c719b7 | 1301 | I915_STATE_WARN(val & SPRITE_ENABLE, |
06da8da2 | 1302 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef | 1303 | plane_name(pipe), pipe_name(pipe)); |
ab33081a | 1304 | } else if (INTEL_GEN(dev_priv) >= 5 || IS_G4X(dev_priv)) { |
649636ef | 1305 | u32 val = I915_READ(DVSCNTR(pipe)); |
e2c719b7 | 1306 | I915_STATE_WARN(val & DVS_ENABLE, |
06da8da2 | 1307 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef | 1308 | plane_name(pipe), pipe_name(pipe)); |
19332d7a JB |
1309 | } |
1310 | } | |
1311 | ||
08c71e5e VS |
1312 | static void assert_vblank_disabled(struct drm_crtc *crtc) |
1313 | { | |
e2c719b7 | 1314 | if (I915_STATE_WARN_ON(drm_crtc_vblank_get(crtc) == 0)) |
08c71e5e VS |
1315 | drm_crtc_vblank_put(crtc); |
1316 | } | |
1317 | ||
7abd4b35 ACO |
1318 | void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1319 | enum pipe pipe) | |
92f2584a | 1320 | { |
92f2584a JB |
1321 | u32 val; |
1322 | bool enabled; | |
1323 | ||
649636ef | 1324 | val = I915_READ(PCH_TRANSCONF(pipe)); |
92f2584a | 1325 | enabled = !!(val & TRANS_ENABLE); |
e2c719b7 | 1326 | I915_STATE_WARN(enabled, |
9db4a9c7 JB |
1327 | "transcoder assertion failed, should be off on pipe %c but is still active\n", |
1328 | pipe_name(pipe)); | |
92f2584a JB |
1329 | } |
1330 | ||
4e634389 KP |
1331 | static bool dp_pipe_enabled(struct drm_i915_private *dev_priv, |
1332 | enum pipe pipe, u32 port_sel, u32 val) | |
f0575e92 KP |
1333 | { |
1334 | if ((val & DP_PORT_EN) == 0) | |
1335 | return false; | |
1336 | ||
2d1fe073 | 1337 | if (HAS_PCH_CPT(dev_priv)) { |
f0f59a00 | 1338 | u32 trans_dp_ctl = I915_READ(TRANS_DP_CTL(pipe)); |
f0575e92 KP |
1339 | if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel) |
1340 | return false; | |
2d1fe073 | 1341 | } else if (IS_CHERRYVIEW(dev_priv)) { |
44f37d1f CML |
1342 | if ((val & DP_PIPE_MASK_CHV) != DP_PIPE_SELECT_CHV(pipe)) |
1343 | return false; | |
f0575e92 KP |
1344 | } else { |
1345 | if ((val & DP_PIPE_MASK) != (pipe << 30)) | |
1346 | return false; | |
1347 | } | |
1348 | return true; | |
1349 | } | |
1350 | ||
1519b995 KP |
1351 | static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv, |
1352 | enum pipe pipe, u32 val) | |
1353 | { | |
dc0fa718 | 1354 | if ((val & SDVO_ENABLE) == 0) |
1519b995 KP |
1355 | return false; |
1356 | ||
2d1fe073 | 1357 | if (HAS_PCH_CPT(dev_priv)) { |
dc0fa718 | 1358 | if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe)) |
1519b995 | 1359 | return false; |
2d1fe073 | 1360 | } else if (IS_CHERRYVIEW(dev_priv)) { |
44f37d1f CML |
1361 | if ((val & SDVO_PIPE_SEL_MASK_CHV) != SDVO_PIPE_SEL_CHV(pipe)) |
1362 | return false; | |
1519b995 | 1363 | } else { |
dc0fa718 | 1364 | if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe)) |
1519b995 KP |
1365 | return false; |
1366 | } | |
1367 | return true; | |
1368 | } | |
1369 | ||
1370 | static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv, | |
1371 | enum pipe pipe, u32 val) | |
1372 | { | |
1373 | if ((val & LVDS_PORT_EN) == 0) | |
1374 | return false; | |
1375 | ||
2d1fe073 | 1376 | if (HAS_PCH_CPT(dev_priv)) { |
1519b995 KP |
1377 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) |
1378 | return false; | |
1379 | } else { | |
1380 | if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe)) | |
1381 | return false; | |
1382 | } | |
1383 | return true; | |
1384 | } | |
1385 | ||
1386 | static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv, | |
1387 | enum pipe pipe, u32 val) | |
1388 | { | |
1389 | if ((val & ADPA_DAC_ENABLE) == 0) | |
1390 | return false; | |
2d1fe073 | 1391 | if (HAS_PCH_CPT(dev_priv)) { |
1519b995 KP |
1392 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) |
1393 | return false; | |
1394 | } else { | |
1395 | if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe)) | |
1396 | return false; | |
1397 | } | |
1398 | return true; | |
1399 | } | |
1400 | ||
291906f1 | 1401 | static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv, |
f0f59a00 VS |
1402 | enum pipe pipe, i915_reg_t reg, |
1403 | u32 port_sel) | |
291906f1 | 1404 | { |
47a05eca | 1405 | u32 val = I915_READ(reg); |
e2c719b7 | 1406 | I915_STATE_WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val), |
291906f1 | 1407 | "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n", |
f0f59a00 | 1408 | i915_mmio_reg_offset(reg), pipe_name(pipe)); |
de9a35ab | 1409 | |
2d1fe073 | 1410 | I915_STATE_WARN(HAS_PCH_IBX(dev_priv) && (val & DP_PORT_EN) == 0 |
75c5da27 | 1411 | && (val & DP_PIPEB_SELECT), |
de9a35ab | 1412 | "IBX PCH dp port still using transcoder B\n"); |
291906f1 JB |
1413 | } |
1414 | ||
1415 | static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv, | |
f0f59a00 | 1416 | enum pipe pipe, i915_reg_t reg) |
291906f1 | 1417 | { |
47a05eca | 1418 | u32 val = I915_READ(reg); |
e2c719b7 | 1419 | I915_STATE_WARN(hdmi_pipe_enabled(dev_priv, pipe, val), |
23c99e77 | 1420 | "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n", |
f0f59a00 | 1421 | i915_mmio_reg_offset(reg), pipe_name(pipe)); |
de9a35ab | 1422 | |
2d1fe073 | 1423 | I915_STATE_WARN(HAS_PCH_IBX(dev_priv) && (val & SDVO_ENABLE) == 0 |
75c5da27 | 1424 | && (val & SDVO_PIPE_B_SELECT), |
de9a35ab | 1425 | "IBX PCH hdmi port still using transcoder B\n"); |
291906f1 JB |
1426 | } |
1427 | ||
1428 | static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv, | |
1429 | enum pipe pipe) | |
1430 | { | |
291906f1 | 1431 | u32 val; |
291906f1 | 1432 | |
f0575e92 KP |
1433 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B); |
1434 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C); | |
1435 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D); | |
291906f1 | 1436 | |
649636ef | 1437 | val = I915_READ(PCH_ADPA); |
e2c719b7 | 1438 | I915_STATE_WARN(adpa_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1439 | "PCH VGA enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1440 | pipe_name(pipe)); |
291906f1 | 1441 | |
649636ef | 1442 | val = I915_READ(PCH_LVDS); |
e2c719b7 | 1443 | I915_STATE_WARN(lvds_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1444 | "PCH LVDS enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1445 | pipe_name(pipe)); |
291906f1 | 1446 | |
e2debe91 PZ |
1447 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB); |
1448 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC); | |
1449 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID); | |
291906f1 JB |
1450 | } |
1451 | ||
cd2d34d9 VS |
1452 | static void _vlv_enable_pll(struct intel_crtc *crtc, |
1453 | const struct intel_crtc_state *pipe_config) | |
1454 | { | |
1455 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); | |
1456 | enum pipe pipe = crtc->pipe; | |
1457 | ||
1458 | I915_WRITE(DPLL(pipe), pipe_config->dpll_hw_state.dpll); | |
1459 | POSTING_READ(DPLL(pipe)); | |
1460 | udelay(150); | |
1461 | ||
2c30b43b CW |
1462 | if (intel_wait_for_register(dev_priv, |
1463 | DPLL(pipe), | |
1464 | DPLL_LOCK_VLV, | |
1465 | DPLL_LOCK_VLV, | |
1466 | 1)) | |
cd2d34d9 VS |
1467 | DRM_ERROR("DPLL %d failed to lock\n", pipe); |
1468 | } | |
1469 | ||
d288f65f | 1470 | static void vlv_enable_pll(struct intel_crtc *crtc, |
5cec258b | 1471 | const struct intel_crtc_state *pipe_config) |
87442f73 | 1472 | { |
cd2d34d9 | 1473 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
8bd3f301 | 1474 | enum pipe pipe = crtc->pipe; |
87442f73 | 1475 | |
8bd3f301 | 1476 | assert_pipe_disabled(dev_priv, pipe); |
87442f73 | 1477 | |
87442f73 | 1478 | /* PLL is protected by panel, make sure we can write it */ |
7d1a83cb | 1479 | assert_panel_unlocked(dev_priv, pipe); |
87442f73 | 1480 | |
cd2d34d9 VS |
1481 | if (pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) |
1482 | _vlv_enable_pll(crtc, pipe_config); | |
426115cf | 1483 | |
8bd3f301 VS |
1484 | I915_WRITE(DPLL_MD(pipe), pipe_config->dpll_hw_state.dpll_md); |
1485 | POSTING_READ(DPLL_MD(pipe)); | |
87442f73 DV |
1486 | } |
1487 | ||
cd2d34d9 VS |
1488 | |
1489 | static void _chv_enable_pll(struct intel_crtc *crtc, | |
1490 | const struct intel_crtc_state *pipe_config) | |
9d556c99 | 1491 | { |
cd2d34d9 | 1492 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
8bd3f301 | 1493 | enum pipe pipe = crtc->pipe; |
9d556c99 | 1494 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
9d556c99 CML |
1495 | u32 tmp; |
1496 | ||
a580516d | 1497 | mutex_lock(&dev_priv->sb_lock); |
9d556c99 CML |
1498 | |
1499 | /* Enable back the 10bit clock to display controller */ | |
1500 | tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)); | |
1501 | tmp |= DPIO_DCLKP_EN; | |
1502 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), tmp); | |
1503 | ||
54433e91 VS |
1504 | mutex_unlock(&dev_priv->sb_lock); |
1505 | ||
9d556c99 CML |
1506 | /* |
1507 | * Need to wait > 100ns between dclkp clock enable bit and PLL enable. | |
1508 | */ | |
1509 | udelay(1); | |
1510 | ||
1511 | /* Enable PLL */ | |
d288f65f | 1512 | I915_WRITE(DPLL(pipe), pipe_config->dpll_hw_state.dpll); |
9d556c99 CML |
1513 | |
1514 | /* Check PLL is locked */ | |
6b18826a CW |
1515 | if (intel_wait_for_register(dev_priv, |
1516 | DPLL(pipe), DPLL_LOCK_VLV, DPLL_LOCK_VLV, | |
1517 | 1)) | |
9d556c99 | 1518 | DRM_ERROR("PLL %d failed to lock\n", pipe); |
cd2d34d9 VS |
1519 | } |
1520 | ||
1521 | static void chv_enable_pll(struct intel_crtc *crtc, | |
1522 | const struct intel_crtc_state *pipe_config) | |
1523 | { | |
1524 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); | |
1525 | enum pipe pipe = crtc->pipe; | |
1526 | ||
1527 | assert_pipe_disabled(dev_priv, pipe); | |
1528 | ||
1529 | /* PLL is protected by panel, make sure we can write it */ | |
1530 | assert_panel_unlocked(dev_priv, pipe); | |
1531 | ||
1532 | if (pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) | |
1533 | _chv_enable_pll(crtc, pipe_config); | |
9d556c99 | 1534 | |
c231775c VS |
1535 | if (pipe != PIPE_A) { |
1536 | /* | |
1537 | * WaPixelRepeatModeFixForC0:chv | |
1538 | * | |
1539 | * DPLLCMD is AWOL. Use chicken bits to propagate | |
1540 | * the value from DPLLBMD to either pipe B or C. | |
1541 | */ | |
1542 | I915_WRITE(CBR4_VLV, pipe == PIPE_B ? CBR_DPLLBMD_PIPE_B : CBR_DPLLBMD_PIPE_C); | |
1543 | I915_WRITE(DPLL_MD(PIPE_B), pipe_config->dpll_hw_state.dpll_md); | |
1544 | I915_WRITE(CBR4_VLV, 0); | |
1545 | dev_priv->chv_dpll_md[pipe] = pipe_config->dpll_hw_state.dpll_md; | |
1546 | ||
1547 | /* | |
1548 | * DPLLB VGA mode also seems to cause problems. | |
1549 | * We should always have it disabled. | |
1550 | */ | |
1551 | WARN_ON((I915_READ(DPLL(PIPE_B)) & DPLL_VGA_MODE_DIS) == 0); | |
1552 | } else { | |
1553 | I915_WRITE(DPLL_MD(pipe), pipe_config->dpll_hw_state.dpll_md); | |
1554 | POSTING_READ(DPLL_MD(pipe)); | |
1555 | } | |
9d556c99 CML |
1556 | } |
1557 | ||
6315b5d3 | 1558 | static int intel_num_dvo_pipes(struct drm_i915_private *dev_priv) |
1c4e0274 VS |
1559 | { |
1560 | struct intel_crtc *crtc; | |
1561 | int count = 0; | |
1562 | ||
6315b5d3 | 1563 | for_each_intel_crtc(&dev_priv->drm, crtc) { |
3538b9df | 1564 | count += crtc->base.state->active && |
2d84d2b3 VS |
1565 | intel_crtc_has_type(crtc->config, INTEL_OUTPUT_DVO); |
1566 | } | |
1c4e0274 VS |
1567 | |
1568 | return count; | |
1569 | } | |
1570 | ||
66e3d5c0 | 1571 | static void i9xx_enable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1572 | { |
6315b5d3 | 1573 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
f0f59a00 | 1574 | i915_reg_t reg = DPLL(crtc->pipe); |
6e3c9717 | 1575 | u32 dpll = crtc->config->dpll_hw_state.dpll; |
bb408dd2 | 1576 | int i; |
63d7bbe9 | 1577 | |
66e3d5c0 | 1578 | assert_pipe_disabled(dev_priv, crtc->pipe); |
58c6eaa2 | 1579 | |
63d7bbe9 | 1580 | /* PLL is protected by panel, make sure we can write it */ |
50a0bc90 | 1581 | if (IS_MOBILE(dev_priv) && !IS_I830(dev_priv)) |
66e3d5c0 | 1582 | assert_panel_unlocked(dev_priv, crtc->pipe); |
63d7bbe9 | 1583 | |
1c4e0274 | 1584 | /* Enable DVO 2x clock on both PLLs if necessary */ |
6315b5d3 | 1585 | if (IS_I830(dev_priv) && intel_num_dvo_pipes(dev_priv) > 0) { |
1c4e0274 VS |
1586 | /* |
1587 | * It appears to be important that we don't enable this | |
1588 | * for the current pipe before otherwise configuring the | |
1589 | * PLL. No idea how this should be handled if multiple | |
1590 | * DVO outputs are enabled simultaneosly. | |
1591 | */ | |
1592 | dpll |= DPLL_DVO_2X_MODE; | |
1593 | I915_WRITE(DPLL(!crtc->pipe), | |
1594 | I915_READ(DPLL(!crtc->pipe)) | DPLL_DVO_2X_MODE); | |
1595 | } | |
66e3d5c0 | 1596 | |
c2b63374 VS |
1597 | /* |
1598 | * Apparently we need to have VGA mode enabled prior to changing | |
1599 | * the P1/P2 dividers. Otherwise the DPLL will keep using the old | |
1600 | * dividers, even though the register value does change. | |
1601 | */ | |
1602 | I915_WRITE(reg, 0); | |
1603 | ||
8e7a65aa VS |
1604 | I915_WRITE(reg, dpll); |
1605 | ||
66e3d5c0 DV |
1606 | /* Wait for the clocks to stabilize. */ |
1607 | POSTING_READ(reg); | |
1608 | udelay(150); | |
1609 | ||
6315b5d3 | 1610 | if (INTEL_GEN(dev_priv) >= 4) { |
66e3d5c0 | 1611 | I915_WRITE(DPLL_MD(crtc->pipe), |
6e3c9717 | 1612 | crtc->config->dpll_hw_state.dpll_md); |
66e3d5c0 DV |
1613 | } else { |
1614 | /* The pixel multiplier can only be updated once the | |
1615 | * DPLL is enabled and the clocks are stable. | |
1616 | * | |
1617 | * So write it again. | |
1618 | */ | |
1619 | I915_WRITE(reg, dpll); | |
1620 | } | |
63d7bbe9 JB |
1621 | |
1622 | /* We do this three times for luck */ | |
bb408dd2 VS |
1623 | for (i = 0; i < 3; i++) { |
1624 | I915_WRITE(reg, dpll); | |
1625 | POSTING_READ(reg); | |
1626 | udelay(150); /* wait for warmup */ | |
1627 | } | |
63d7bbe9 JB |
1628 | } |
1629 | ||
1630 | /** | |
50b44a44 | 1631 | * i9xx_disable_pll - disable a PLL |
63d7bbe9 JB |
1632 | * @dev_priv: i915 private structure |
1633 | * @pipe: pipe PLL to disable | |
1634 | * | |
1635 | * Disable the PLL for @pipe, making sure the pipe is off first. | |
1636 | * | |
1637 | * Note! This is for pre-ILK only. | |
1638 | */ | |
1c4e0274 | 1639 | static void i9xx_disable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1640 | { |
6315b5d3 | 1641 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
1c4e0274 VS |
1642 | enum pipe pipe = crtc->pipe; |
1643 | ||
1644 | /* Disable DVO 2x clock on both PLLs if necessary */ | |
50a0bc90 | 1645 | if (IS_I830(dev_priv) && |
2d84d2b3 | 1646 | intel_crtc_has_type(crtc->config, INTEL_OUTPUT_DVO) && |
6315b5d3 | 1647 | !intel_num_dvo_pipes(dev_priv)) { |
1c4e0274 VS |
1648 | I915_WRITE(DPLL(PIPE_B), |
1649 | I915_READ(DPLL(PIPE_B)) & ~DPLL_DVO_2X_MODE); | |
1650 | I915_WRITE(DPLL(PIPE_A), | |
1651 | I915_READ(DPLL(PIPE_A)) & ~DPLL_DVO_2X_MODE); | |
1652 | } | |
1653 | ||
b6b5d049 | 1654 | /* Don't disable pipe or pipe PLLs if needed */ |
e56134bc | 1655 | if (IS_I830(dev_priv)) |
63d7bbe9 JB |
1656 | return; |
1657 | ||
1658 | /* Make sure the pipe isn't still relying on us */ | |
1659 | assert_pipe_disabled(dev_priv, pipe); | |
1660 | ||
b8afb911 | 1661 | I915_WRITE(DPLL(pipe), DPLL_VGA_MODE_DIS); |
50b44a44 | 1662 | POSTING_READ(DPLL(pipe)); |
63d7bbe9 JB |
1663 | } |
1664 | ||
f6071166 JB |
1665 | static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) |
1666 | { | |
b8afb911 | 1667 | u32 val; |
f6071166 JB |
1668 | |
1669 | /* Make sure the pipe isn't still relying on us */ | |
1670 | assert_pipe_disabled(dev_priv, pipe); | |
1671 | ||
03ed5cbf VS |
1672 | val = DPLL_INTEGRATED_REF_CLK_VLV | |
1673 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; | |
1674 | if (pipe != PIPE_A) | |
1675 | val |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
1676 | ||
f6071166 JB |
1677 | I915_WRITE(DPLL(pipe), val); |
1678 | POSTING_READ(DPLL(pipe)); | |
076ed3b2 CML |
1679 | } |
1680 | ||
1681 | static void chv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) | |
1682 | { | |
d752048d | 1683 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
076ed3b2 CML |
1684 | u32 val; |
1685 | ||
a11b0703 VS |
1686 | /* Make sure the pipe isn't still relying on us */ |
1687 | assert_pipe_disabled(dev_priv, pipe); | |
076ed3b2 | 1688 | |
60bfe44f VS |
1689 | val = DPLL_SSC_REF_CLK_CHV | |
1690 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; | |
a11b0703 VS |
1691 | if (pipe != PIPE_A) |
1692 | val |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
03ed5cbf | 1693 | |
a11b0703 VS |
1694 | I915_WRITE(DPLL(pipe), val); |
1695 | POSTING_READ(DPLL(pipe)); | |
d752048d | 1696 | |
a580516d | 1697 | mutex_lock(&dev_priv->sb_lock); |
d752048d VS |
1698 | |
1699 | /* Disable 10bit clock to display controller */ | |
1700 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)); | |
1701 | val &= ~DPIO_DCLKP_EN; | |
1702 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), val); | |
1703 | ||
a580516d | 1704 | mutex_unlock(&dev_priv->sb_lock); |
f6071166 JB |
1705 | } |
1706 | ||
e4607fcf | 1707 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
9b6de0a1 VS |
1708 | struct intel_digital_port *dport, |
1709 | unsigned int expected_mask) | |
89b667f8 JB |
1710 | { |
1711 | u32 port_mask; | |
f0f59a00 | 1712 | i915_reg_t dpll_reg; |
89b667f8 | 1713 | |
e4607fcf CML |
1714 | switch (dport->port) { |
1715 | case PORT_B: | |
89b667f8 | 1716 | port_mask = DPLL_PORTB_READY_MASK; |
00fc31b7 | 1717 | dpll_reg = DPLL(0); |
e4607fcf CML |
1718 | break; |
1719 | case PORT_C: | |
89b667f8 | 1720 | port_mask = DPLL_PORTC_READY_MASK; |
00fc31b7 | 1721 | dpll_reg = DPLL(0); |
9b6de0a1 | 1722 | expected_mask <<= 4; |
00fc31b7 CML |
1723 | break; |
1724 | case PORT_D: | |
1725 | port_mask = DPLL_PORTD_READY_MASK; | |
1726 | dpll_reg = DPIO_PHY_STATUS; | |
e4607fcf CML |
1727 | break; |
1728 | default: | |
1729 | BUG(); | |
1730 | } | |
89b667f8 | 1731 | |
370004d3 CW |
1732 | if (intel_wait_for_register(dev_priv, |
1733 | dpll_reg, port_mask, expected_mask, | |
1734 | 1000)) | |
9b6de0a1 VS |
1735 | WARN(1, "timed out waiting for port %c ready: got 0x%x, expected 0x%x\n", |
1736 | port_name(dport->port), I915_READ(dpll_reg) & port_mask, expected_mask); | |
89b667f8 JB |
1737 | } |
1738 | ||
b8a4f404 PZ |
1739 | static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
1740 | enum pipe pipe) | |
040484af | 1741 | { |
98187836 VS |
1742 | struct intel_crtc *intel_crtc = intel_get_crtc_for_pipe(dev_priv, |
1743 | pipe); | |
f0f59a00 VS |
1744 | i915_reg_t reg; |
1745 | uint32_t val, pipeconf_val; | |
040484af | 1746 | |
040484af | 1747 | /* Make sure PCH DPLL is enabled */ |
8106ddbd | 1748 | assert_shared_dpll_enabled(dev_priv, intel_crtc->config->shared_dpll); |
040484af JB |
1749 | |
1750 | /* FDI must be feeding us bits for PCH ports */ | |
1751 | assert_fdi_tx_enabled(dev_priv, pipe); | |
1752 | assert_fdi_rx_enabled(dev_priv, pipe); | |
1753 | ||
6e266956 | 1754 | if (HAS_PCH_CPT(dev_priv)) { |
23670b32 DV |
1755 | /* Workaround: Set the timing override bit before enabling the |
1756 | * pch transcoder. */ | |
1757 | reg = TRANS_CHICKEN2(pipe); | |
1758 | val = I915_READ(reg); | |
1759 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1760 | I915_WRITE(reg, val); | |
59c859d6 | 1761 | } |
23670b32 | 1762 | |
ab9412ba | 1763 | reg = PCH_TRANSCONF(pipe); |
040484af | 1764 | val = I915_READ(reg); |
5f7f726d | 1765 | pipeconf_val = I915_READ(PIPECONF(pipe)); |
e9bcff5c | 1766 | |
2d1fe073 | 1767 | if (HAS_PCH_IBX(dev_priv)) { |
e9bcff5c | 1768 | /* |
c5de7c6f VS |
1769 | * Make the BPC in transcoder be consistent with |
1770 | * that in pipeconf reg. For HDMI we must use 8bpc | |
1771 | * here for both 8bpc and 12bpc. | |
e9bcff5c | 1772 | */ |
dfd07d72 | 1773 | val &= ~PIPECONF_BPC_MASK; |
2d84d2b3 | 1774 | if (intel_crtc_has_type(intel_crtc->config, INTEL_OUTPUT_HDMI)) |
c5de7c6f VS |
1775 | val |= PIPECONF_8BPC; |
1776 | else | |
1777 | val |= pipeconf_val & PIPECONF_BPC_MASK; | |
e9bcff5c | 1778 | } |
5f7f726d PZ |
1779 | |
1780 | val &= ~TRANS_INTERLACE_MASK; | |
1781 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK) | |
2d1fe073 | 1782 | if (HAS_PCH_IBX(dev_priv) && |
2d84d2b3 | 1783 | intel_crtc_has_type(intel_crtc->config, INTEL_OUTPUT_SDVO)) |
7c26e5c6 PZ |
1784 | val |= TRANS_LEGACY_INTERLACED_ILK; |
1785 | else | |
1786 | val |= TRANS_INTERLACED; | |
5f7f726d PZ |
1787 | else |
1788 | val |= TRANS_PROGRESSIVE; | |
1789 | ||
040484af | 1790 | I915_WRITE(reg, val | TRANS_ENABLE); |
650fbd84 CW |
1791 | if (intel_wait_for_register(dev_priv, |
1792 | reg, TRANS_STATE_ENABLE, TRANS_STATE_ENABLE, | |
1793 | 100)) | |
4bb6f1f3 | 1794 | DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe)); |
040484af JB |
1795 | } |
1796 | ||
8fb033d7 | 1797 | static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
937bb610 | 1798 | enum transcoder cpu_transcoder) |
040484af | 1799 | { |
8fb033d7 | 1800 | u32 val, pipeconf_val; |
8fb033d7 | 1801 | |
8fb033d7 | 1802 | /* FDI must be feeding us bits for PCH ports */ |
1a240d4d | 1803 | assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder); |
a2196033 | 1804 | assert_fdi_rx_enabled(dev_priv, PIPE_A); |
8fb033d7 | 1805 | |
223a6fdf | 1806 | /* Workaround: set timing override bit. */ |
36c0d0cf | 1807 | val = I915_READ(TRANS_CHICKEN2(PIPE_A)); |
23670b32 | 1808 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; |
36c0d0cf | 1809 | I915_WRITE(TRANS_CHICKEN2(PIPE_A), val); |
223a6fdf | 1810 | |
25f3ef11 | 1811 | val = TRANS_ENABLE; |
937bb610 | 1812 | pipeconf_val = I915_READ(PIPECONF(cpu_transcoder)); |
8fb033d7 | 1813 | |
9a76b1c6 PZ |
1814 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) == |
1815 | PIPECONF_INTERLACED_ILK) | |
a35f2679 | 1816 | val |= TRANS_INTERLACED; |
8fb033d7 PZ |
1817 | else |
1818 | val |= TRANS_PROGRESSIVE; | |
1819 | ||
ab9412ba | 1820 | I915_WRITE(LPT_TRANSCONF, val); |
d9f96244 CW |
1821 | if (intel_wait_for_register(dev_priv, |
1822 | LPT_TRANSCONF, | |
1823 | TRANS_STATE_ENABLE, | |
1824 | TRANS_STATE_ENABLE, | |
1825 | 100)) | |
937bb610 | 1826 | DRM_ERROR("Failed to enable PCH transcoder\n"); |
8fb033d7 PZ |
1827 | } |
1828 | ||
b8a4f404 PZ |
1829 | static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv, |
1830 | enum pipe pipe) | |
040484af | 1831 | { |
f0f59a00 VS |
1832 | i915_reg_t reg; |
1833 | uint32_t val; | |
040484af JB |
1834 | |
1835 | /* FDI relies on the transcoder */ | |
1836 | assert_fdi_tx_disabled(dev_priv, pipe); | |
1837 | assert_fdi_rx_disabled(dev_priv, pipe); | |
1838 | ||
291906f1 JB |
1839 | /* Ports must be off as well */ |
1840 | assert_pch_ports_disabled(dev_priv, pipe); | |
1841 | ||
ab9412ba | 1842 | reg = PCH_TRANSCONF(pipe); |
040484af JB |
1843 | val = I915_READ(reg); |
1844 | val &= ~TRANS_ENABLE; | |
1845 | I915_WRITE(reg, val); | |
1846 | /* wait for PCH transcoder off, transcoder state */ | |
a7d04662 CW |
1847 | if (intel_wait_for_register(dev_priv, |
1848 | reg, TRANS_STATE_ENABLE, 0, | |
1849 | 50)) | |
4bb6f1f3 | 1850 | DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe)); |
23670b32 | 1851 | |
6e266956 | 1852 | if (HAS_PCH_CPT(dev_priv)) { |
23670b32 DV |
1853 | /* Workaround: Clear the timing override chicken bit again. */ |
1854 | reg = TRANS_CHICKEN2(pipe); | |
1855 | val = I915_READ(reg); | |
1856 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1857 | I915_WRITE(reg, val); | |
1858 | } | |
040484af JB |
1859 | } |
1860 | ||
b7076546 | 1861 | void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv) |
8fb033d7 | 1862 | { |
8fb033d7 PZ |
1863 | u32 val; |
1864 | ||
ab9412ba | 1865 | val = I915_READ(LPT_TRANSCONF); |
8fb033d7 | 1866 | val &= ~TRANS_ENABLE; |
ab9412ba | 1867 | I915_WRITE(LPT_TRANSCONF, val); |
8fb033d7 | 1868 | /* wait for PCH transcoder off, transcoder state */ |
dfdb4749 CW |
1869 | if (intel_wait_for_register(dev_priv, |
1870 | LPT_TRANSCONF, TRANS_STATE_ENABLE, 0, | |
1871 | 50)) | |
8a52fd9f | 1872 | DRM_ERROR("Failed to disable PCH transcoder\n"); |
223a6fdf PZ |
1873 | |
1874 | /* Workaround: clear timing override bit. */ | |
36c0d0cf | 1875 | val = I915_READ(TRANS_CHICKEN2(PIPE_A)); |
23670b32 | 1876 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; |
36c0d0cf | 1877 | I915_WRITE(TRANS_CHICKEN2(PIPE_A), val); |
040484af JB |
1878 | } |
1879 | ||
a2196033 | 1880 | enum pipe intel_crtc_pch_transcoder(struct intel_crtc *crtc) |
65f2130c VS |
1881 | { |
1882 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); | |
1883 | ||
1884 | WARN_ON(!crtc->config->has_pch_encoder); | |
1885 | ||
1886 | if (HAS_PCH_LPT(dev_priv)) | |
a2196033 | 1887 | return PIPE_A; |
65f2130c | 1888 | else |
a2196033 | 1889 | return crtc->pipe; |
65f2130c VS |
1890 | } |
1891 | ||
b24e7179 | 1892 | /** |
309cfea8 | 1893 | * intel_enable_pipe - enable a pipe, asserting requirements |
0372264a | 1894 | * @crtc: crtc responsible for the pipe |
b24e7179 | 1895 | * |
0372264a | 1896 | * Enable @crtc's pipe, making sure that various hardware specific requirements |
b24e7179 | 1897 | * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc. |
b24e7179 | 1898 | */ |
e1fdc473 | 1899 | static void intel_enable_pipe(struct intel_crtc *crtc) |
b24e7179 | 1900 | { |
0372264a | 1901 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 1902 | struct drm_i915_private *dev_priv = to_i915(dev); |
0372264a | 1903 | enum pipe pipe = crtc->pipe; |
1a70a728 | 1904 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
f0f59a00 | 1905 | i915_reg_t reg; |
b24e7179 JB |
1906 | u32 val; |
1907 | ||
9e2ee2dd VS |
1908 | DRM_DEBUG_KMS("enabling pipe %c\n", pipe_name(pipe)); |
1909 | ||
58c6eaa2 | 1910 | assert_planes_disabled(dev_priv, pipe); |
93ce0ba6 | 1911 | assert_cursor_disabled(dev_priv, pipe); |
58c6eaa2 DV |
1912 | assert_sprites_disabled(dev_priv, pipe); |
1913 | ||
b24e7179 JB |
1914 | /* |
1915 | * A pipe without a PLL won't actually be able to drive bits from | |
1916 | * a plane. On ILK+ the pipe PLLs are integrated, so we don't | |
1917 | * need the check. | |
1918 | */ | |
09fa8bb9 | 1919 | if (HAS_GMCH_DISPLAY(dev_priv)) { |
d7edc4e5 | 1920 | if (intel_crtc_has_type(crtc->config, INTEL_OUTPUT_DSI)) |
23538ef1 JN |
1921 | assert_dsi_pll_enabled(dev_priv); |
1922 | else | |
1923 | assert_pll_enabled(dev_priv, pipe); | |
09fa8bb9 | 1924 | } else { |
6e3c9717 | 1925 | if (crtc->config->has_pch_encoder) { |
040484af | 1926 | /* if driving the PCH, we need FDI enabled */ |
65f2130c | 1927 | assert_fdi_rx_pll_enabled(dev_priv, |
a2196033 | 1928 | intel_crtc_pch_transcoder(crtc)); |
1a240d4d DV |
1929 | assert_fdi_tx_pll_enabled(dev_priv, |
1930 | (enum pipe) cpu_transcoder); | |
040484af JB |
1931 | } |
1932 | /* FIXME: assert CPU port conditions for SNB+ */ | |
1933 | } | |
b24e7179 | 1934 | |
702e7a56 | 1935 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 1936 | val = I915_READ(reg); |
7ad25d48 | 1937 | if (val & PIPECONF_ENABLE) { |
e56134bc VS |
1938 | /* we keep both pipes enabled on 830 */ |
1939 | WARN_ON(!IS_I830(dev_priv)); | |
00d70b15 | 1940 | return; |
7ad25d48 | 1941 | } |
00d70b15 CW |
1942 | |
1943 | I915_WRITE(reg, val | PIPECONF_ENABLE); | |
851855d8 | 1944 | POSTING_READ(reg); |
b7792d8b VS |
1945 | |
1946 | /* | |
1947 | * Until the pipe starts DSL will read as 0, which would cause | |
1948 | * an apparent vblank timestamp jump, which messes up also the | |
1949 | * frame count when it's derived from the timestamps. So let's | |
1950 | * wait for the pipe to start properly before we call | |
1951 | * drm_crtc_vblank_on() | |
1952 | */ | |
1953 | if (dev->max_vblank_count == 0 && | |
1954 | wait_for(intel_get_crtc_scanline(crtc) != crtc->scanline_offset, 50)) | |
1955 | DRM_ERROR("pipe %c didn't start\n", pipe_name(pipe)); | |
b24e7179 JB |
1956 | } |
1957 | ||
1958 | /** | |
309cfea8 | 1959 | * intel_disable_pipe - disable a pipe, asserting requirements |
575f7ab7 | 1960 | * @crtc: crtc whose pipes is to be disabled |
b24e7179 | 1961 | * |
575f7ab7 VS |
1962 | * Disable the pipe of @crtc, making sure that various hardware |
1963 | * specific requirements are met, if applicable, e.g. plane | |
1964 | * disabled, panel fitter off, etc. | |
b24e7179 JB |
1965 | * |
1966 | * Will wait until the pipe has shut down before returning. | |
1967 | */ | |
575f7ab7 | 1968 | static void intel_disable_pipe(struct intel_crtc *crtc) |
b24e7179 | 1969 | { |
fac5e23e | 1970 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
6e3c9717 | 1971 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
575f7ab7 | 1972 | enum pipe pipe = crtc->pipe; |
f0f59a00 | 1973 | i915_reg_t reg; |
b24e7179 JB |
1974 | u32 val; |
1975 | ||
9e2ee2dd VS |
1976 | DRM_DEBUG_KMS("disabling pipe %c\n", pipe_name(pipe)); |
1977 | ||
b24e7179 JB |
1978 | /* |
1979 | * Make sure planes won't keep trying to pump pixels to us, | |
1980 | * or we might hang the display. | |
1981 | */ | |
1982 | assert_planes_disabled(dev_priv, pipe); | |
93ce0ba6 | 1983 | assert_cursor_disabled(dev_priv, pipe); |
19332d7a | 1984 | assert_sprites_disabled(dev_priv, pipe); |
b24e7179 | 1985 | |
702e7a56 | 1986 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 1987 | val = I915_READ(reg); |
00d70b15 CW |
1988 | if ((val & PIPECONF_ENABLE) == 0) |
1989 | return; | |
1990 | ||
67adc644 VS |
1991 | /* |
1992 | * Double wide has implications for planes | |
1993 | * so best keep it disabled when not needed. | |
1994 | */ | |
6e3c9717 | 1995 | if (crtc->config->double_wide) |
67adc644 VS |
1996 | val &= ~PIPECONF_DOUBLE_WIDE; |
1997 | ||
1998 | /* Don't disable pipe or pipe PLLs if needed */ | |
e56134bc | 1999 | if (!IS_I830(dev_priv)) |
67adc644 VS |
2000 | val &= ~PIPECONF_ENABLE; |
2001 | ||
2002 | I915_WRITE(reg, val); | |
2003 | if ((val & PIPECONF_ENABLE) == 0) | |
2004 | intel_wait_for_pipe_off(crtc); | |
b24e7179 JB |
2005 | } |
2006 | ||
832be82f VS |
2007 | static unsigned int intel_tile_size(const struct drm_i915_private *dev_priv) |
2008 | { | |
2009 | return IS_GEN2(dev_priv) ? 2048 : 4096; | |
2010 | } | |
2011 | ||
d88c4afd VS |
2012 | static unsigned int |
2013 | intel_tile_width_bytes(const struct drm_framebuffer *fb, int plane) | |
7b49f948 | 2014 | { |
d88c4afd VS |
2015 | struct drm_i915_private *dev_priv = to_i915(fb->dev); |
2016 | unsigned int cpp = fb->format->cpp[plane]; | |
2017 | ||
2018 | switch (fb->modifier) { | |
2f075565 | 2019 | case DRM_FORMAT_MOD_LINEAR: |
7b49f948 VS |
2020 | return cpp; |
2021 | case I915_FORMAT_MOD_X_TILED: | |
2022 | if (IS_GEN2(dev_priv)) | |
2023 | return 128; | |
2024 | else | |
2025 | return 512; | |
2e2adb05 VS |
2026 | case I915_FORMAT_MOD_Y_TILED_CCS: |
2027 | if (plane == 1) | |
2028 | return 128; | |
2029 | /* fall through */ | |
7b49f948 VS |
2030 | case I915_FORMAT_MOD_Y_TILED: |
2031 | if (IS_GEN2(dev_priv) || HAS_128_BYTE_Y_TILING(dev_priv)) | |
2032 | return 128; | |
2033 | else | |
2034 | return 512; | |
2e2adb05 VS |
2035 | case I915_FORMAT_MOD_Yf_TILED_CCS: |
2036 | if (plane == 1) | |
2037 | return 128; | |
2038 | /* fall through */ | |
7b49f948 VS |
2039 | case I915_FORMAT_MOD_Yf_TILED: |
2040 | switch (cpp) { | |
2041 | case 1: | |
2042 | return 64; | |
2043 | case 2: | |
2044 | case 4: | |
2045 | return 128; | |
2046 | case 8: | |
2047 | case 16: | |
2048 | return 256; | |
2049 | default: | |
2050 | MISSING_CASE(cpp); | |
2051 | return cpp; | |
2052 | } | |
2053 | break; | |
2054 | default: | |
d88c4afd | 2055 | MISSING_CASE(fb->modifier); |
7b49f948 VS |
2056 | return cpp; |
2057 | } | |
2058 | } | |
2059 | ||
d88c4afd VS |
2060 | static unsigned int |
2061 | intel_tile_height(const struct drm_framebuffer *fb, int plane) | |
a57ce0b2 | 2062 | { |
2f075565 | 2063 | if (fb->modifier == DRM_FORMAT_MOD_LINEAR) |
832be82f VS |
2064 | return 1; |
2065 | else | |
d88c4afd VS |
2066 | return intel_tile_size(to_i915(fb->dev)) / |
2067 | intel_tile_width_bytes(fb, plane); | |
6761dd31 TU |
2068 | } |
2069 | ||
8d0deca8 | 2070 | /* Return the tile dimensions in pixel units */ |
d88c4afd | 2071 | static void intel_tile_dims(const struct drm_framebuffer *fb, int plane, |
8d0deca8 | 2072 | unsigned int *tile_width, |
d88c4afd | 2073 | unsigned int *tile_height) |
8d0deca8 | 2074 | { |
d88c4afd VS |
2075 | unsigned int tile_width_bytes = intel_tile_width_bytes(fb, plane); |
2076 | unsigned int cpp = fb->format->cpp[plane]; | |
8d0deca8 VS |
2077 | |
2078 | *tile_width = tile_width_bytes / cpp; | |
d88c4afd | 2079 | *tile_height = intel_tile_size(to_i915(fb->dev)) / tile_width_bytes; |
8d0deca8 VS |
2080 | } |
2081 | ||
6761dd31 | 2082 | unsigned int |
d88c4afd VS |
2083 | intel_fb_align_height(const struct drm_framebuffer *fb, |
2084 | int plane, unsigned int height) | |
6761dd31 | 2085 | { |
d88c4afd | 2086 | unsigned int tile_height = intel_tile_height(fb, plane); |
832be82f VS |
2087 | |
2088 | return ALIGN(height, tile_height); | |
a57ce0b2 JB |
2089 | } |
2090 | ||
1663b9d6 VS |
2091 | unsigned int intel_rotation_info_size(const struct intel_rotation_info *rot_info) |
2092 | { | |
2093 | unsigned int size = 0; | |
2094 | int i; | |
2095 | ||
2096 | for (i = 0 ; i < ARRAY_SIZE(rot_info->plane); i++) | |
2097 | size += rot_info->plane[i].width * rot_info->plane[i].height; | |
2098 | ||
2099 | return size; | |
2100 | } | |
2101 | ||
75c82a53 | 2102 | static void |
3465c580 VS |
2103 | intel_fill_fb_ggtt_view(struct i915_ggtt_view *view, |
2104 | const struct drm_framebuffer *fb, | |
2105 | unsigned int rotation) | |
f64b98cd | 2106 | { |
7b92c047 | 2107 | view->type = I915_GGTT_VIEW_NORMAL; |
bd2ef25d | 2108 | if (drm_rotation_90_or_270(rotation)) { |
7b92c047 | 2109 | view->type = I915_GGTT_VIEW_ROTATED; |
8bab1193 | 2110 | view->rotated = to_intel_framebuffer(fb)->rot_info; |
2d7a215f VS |
2111 | } |
2112 | } | |
50470bb0 | 2113 | |
fabac484 VS |
2114 | static unsigned int intel_cursor_alignment(const struct drm_i915_private *dev_priv) |
2115 | { | |
2116 | if (IS_I830(dev_priv)) | |
2117 | return 16 * 1024; | |
2118 | else if (IS_I85X(dev_priv)) | |
2119 | return 256; | |
d9e1551e VS |
2120 | else if (IS_I845G(dev_priv) || IS_I865G(dev_priv)) |
2121 | return 32; | |
fabac484 VS |
2122 | else |
2123 | return 4 * 1024; | |
2124 | } | |
2125 | ||
603525d7 | 2126 | static unsigned int intel_linear_alignment(const struct drm_i915_private *dev_priv) |
4e9a86b6 VS |
2127 | { |
2128 | if (INTEL_INFO(dev_priv)->gen >= 9) | |
2129 | return 256 * 1024; | |
c0f86832 | 2130 | else if (IS_I965G(dev_priv) || IS_I965GM(dev_priv) || |
666a4537 | 2131 | IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
4e9a86b6 VS |
2132 | return 128 * 1024; |
2133 | else if (INTEL_INFO(dev_priv)->gen >= 4) | |
2134 | return 4 * 1024; | |
2135 | else | |
44c5905e | 2136 | return 0; |
4e9a86b6 VS |
2137 | } |
2138 | ||
d88c4afd VS |
2139 | static unsigned int intel_surf_alignment(const struct drm_framebuffer *fb, |
2140 | int plane) | |
603525d7 | 2141 | { |
d88c4afd VS |
2142 | struct drm_i915_private *dev_priv = to_i915(fb->dev); |
2143 | ||
b90c1ee1 | 2144 | /* AUX_DIST needs only 4K alignment */ |
2e2adb05 | 2145 | if (plane == 1) |
b90c1ee1 VS |
2146 | return 4096; |
2147 | ||
d88c4afd | 2148 | switch (fb->modifier) { |
2f075565 | 2149 | case DRM_FORMAT_MOD_LINEAR: |
603525d7 VS |
2150 | return intel_linear_alignment(dev_priv); |
2151 | case I915_FORMAT_MOD_X_TILED: | |
d88c4afd | 2152 | if (INTEL_GEN(dev_priv) >= 9) |
603525d7 VS |
2153 | return 256 * 1024; |
2154 | return 0; | |
2e2adb05 VS |
2155 | case I915_FORMAT_MOD_Y_TILED_CCS: |
2156 | case I915_FORMAT_MOD_Yf_TILED_CCS: | |
603525d7 VS |
2157 | case I915_FORMAT_MOD_Y_TILED: |
2158 | case I915_FORMAT_MOD_Yf_TILED: | |
2159 | return 1 * 1024 * 1024; | |
2160 | default: | |
d88c4afd | 2161 | MISSING_CASE(fb->modifier); |
603525d7 VS |
2162 | return 0; |
2163 | } | |
2164 | } | |
2165 | ||
058d88c4 CW |
2166 | struct i915_vma * |
2167 | intel_pin_and_fence_fb_obj(struct drm_framebuffer *fb, unsigned int rotation) | |
6b95a207 | 2168 | { |
850c4cdc | 2169 | struct drm_device *dev = fb->dev; |
fac5e23e | 2170 | struct drm_i915_private *dev_priv = to_i915(dev); |
850c4cdc | 2171 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
f64b98cd | 2172 | struct i915_ggtt_view view; |
058d88c4 | 2173 | struct i915_vma *vma; |
6b95a207 | 2174 | u32 alignment; |
6b95a207 | 2175 | |
ebcdd39e MR |
2176 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
2177 | ||
d88c4afd | 2178 | alignment = intel_surf_alignment(fb, 0); |
6b95a207 | 2179 | |
3465c580 | 2180 | intel_fill_fb_ggtt_view(&view, fb, rotation); |
f64b98cd | 2181 | |
693db184 CW |
2182 | /* Note that the w/a also requires 64 PTE of padding following the |
2183 | * bo. We currently fill all unused PTE with the shadow page and so | |
2184 | * we should always have valid PTE following the scanout preventing | |
2185 | * the VT-d warning. | |
2186 | */ | |
48f112fe | 2187 | if (intel_scanout_needs_vtd_wa(dev_priv) && alignment < 256 * 1024) |
693db184 CW |
2188 | alignment = 256 * 1024; |
2189 | ||
d6dd6843 PZ |
2190 | /* |
2191 | * Global gtt pte registers are special registers which actually forward | |
2192 | * writes to a chunk of system memory. Which means that there is no risk | |
2193 | * that the register values disappear as soon as we call | |
2194 | * intel_runtime_pm_put(), so it is correct to wrap only the | |
2195 | * pin/unpin/fence and not more. | |
2196 | */ | |
2197 | intel_runtime_pm_get(dev_priv); | |
2198 | ||
9db529aa DV |
2199 | atomic_inc(&dev_priv->gpu_error.pending_fb_pin); |
2200 | ||
058d88c4 | 2201 | vma = i915_gem_object_pin_to_display_plane(obj, alignment, &view); |
49ef5294 CW |
2202 | if (IS_ERR(vma)) |
2203 | goto err; | |
6b95a207 | 2204 | |
05a20d09 | 2205 | if (i915_vma_is_map_and_fenceable(vma)) { |
49ef5294 CW |
2206 | /* Install a fence for tiled scan-out. Pre-i965 always needs a |
2207 | * fence, whereas 965+ only requires a fence if using | |
2208 | * framebuffer compression. For simplicity, we always, when | |
2209 | * possible, install a fence as the cost is not that onerous. | |
2210 | * | |
2211 | * If we fail to fence the tiled scanout, then either the | |
2212 | * modeset will reject the change (which is highly unlikely as | |
2213 | * the affected systems, all but one, do not have unmappable | |
2214 | * space) or we will not be able to enable full powersaving | |
2215 | * techniques (also likely not to apply due to various limits | |
2216 | * FBC and the like impose on the size of the buffer, which | |
2217 | * presumably we violated anyway with this unmappable buffer). | |
2218 | * Anyway, it is presumably better to stumble onwards with | |
2219 | * something and try to run the system in a "less than optimal" | |
2220 | * mode that matches the user configuration. | |
2221 | */ | |
2222 | if (i915_vma_get_fence(vma) == 0) | |
2223 | i915_vma_pin_fence(vma); | |
9807216f | 2224 | } |
6b95a207 | 2225 | |
be1e3415 | 2226 | i915_vma_get(vma); |
49ef5294 | 2227 | err: |
9db529aa DV |
2228 | atomic_dec(&dev_priv->gpu_error.pending_fb_pin); |
2229 | ||
d6dd6843 | 2230 | intel_runtime_pm_put(dev_priv); |
058d88c4 | 2231 | return vma; |
6b95a207 KH |
2232 | } |
2233 | ||
be1e3415 | 2234 | void intel_unpin_fb_vma(struct i915_vma *vma) |
1690e1eb | 2235 | { |
be1e3415 | 2236 | lockdep_assert_held(&vma->vm->i915->drm.struct_mutex); |
f64b98cd | 2237 | |
49ef5294 | 2238 | i915_vma_unpin_fence(vma); |
058d88c4 | 2239 | i915_gem_object_unpin_from_display_plane(vma); |
be1e3415 | 2240 | i915_vma_put(vma); |
1690e1eb CW |
2241 | } |
2242 | ||
ef78ec94 VS |
2243 | static int intel_fb_pitch(const struct drm_framebuffer *fb, int plane, |
2244 | unsigned int rotation) | |
2245 | { | |
bd2ef25d | 2246 | if (drm_rotation_90_or_270(rotation)) |
ef78ec94 VS |
2247 | return to_intel_framebuffer(fb)->rotated[plane].pitch; |
2248 | else | |
2249 | return fb->pitches[plane]; | |
2250 | } | |
2251 | ||
6687c906 VS |
2252 | /* |
2253 | * Convert the x/y offsets into a linear offset. | |
2254 | * Only valid with 0/180 degree rotation, which is fine since linear | |
2255 | * offset is only used with linear buffers on pre-hsw and tiled buffers | |
2256 | * with gen2/3, and 90/270 degree rotations isn't supported on any of them. | |
2257 | */ | |
2258 | u32 intel_fb_xy_to_linear(int x, int y, | |
2949056c VS |
2259 | const struct intel_plane_state *state, |
2260 | int plane) | |
6687c906 | 2261 | { |
2949056c | 2262 | const struct drm_framebuffer *fb = state->base.fb; |
353c8598 | 2263 | unsigned int cpp = fb->format->cpp[plane]; |
6687c906 VS |
2264 | unsigned int pitch = fb->pitches[plane]; |
2265 | ||
2266 | return y * pitch + x * cpp; | |
2267 | } | |
2268 | ||
2269 | /* | |
2270 | * Add the x/y offsets derived from fb->offsets[] to the user | |
2271 | * specified plane src x/y offsets. The resulting x/y offsets | |
2272 | * specify the start of scanout from the beginning of the gtt mapping. | |
2273 | */ | |
2274 | void intel_add_fb_offsets(int *x, int *y, | |
2949056c VS |
2275 | const struct intel_plane_state *state, |
2276 | int plane) | |
6687c906 VS |
2277 | |
2278 | { | |
2949056c VS |
2279 | const struct intel_framebuffer *intel_fb = to_intel_framebuffer(state->base.fb); |
2280 | unsigned int rotation = state->base.rotation; | |
6687c906 | 2281 | |
bd2ef25d | 2282 | if (drm_rotation_90_or_270(rotation)) { |
6687c906 VS |
2283 | *x += intel_fb->rotated[plane].x; |
2284 | *y += intel_fb->rotated[plane].y; | |
2285 | } else { | |
2286 | *x += intel_fb->normal[plane].x; | |
2287 | *y += intel_fb->normal[plane].y; | |
2288 | } | |
2289 | } | |
2290 | ||
303ba695 VS |
2291 | static u32 __intel_adjust_tile_offset(int *x, int *y, |
2292 | unsigned int tile_width, | |
2293 | unsigned int tile_height, | |
2294 | unsigned int tile_size, | |
2295 | unsigned int pitch_tiles, | |
2296 | u32 old_offset, | |
2297 | u32 new_offset) | |
29cf9491 | 2298 | { |
b9b24038 | 2299 | unsigned int pitch_pixels = pitch_tiles * tile_width; |
29cf9491 VS |
2300 | unsigned int tiles; |
2301 | ||
2302 | WARN_ON(old_offset & (tile_size - 1)); | |
2303 | WARN_ON(new_offset & (tile_size - 1)); | |
2304 | WARN_ON(new_offset > old_offset); | |
2305 | ||
2306 | tiles = (old_offset - new_offset) / tile_size; | |
2307 | ||
2308 | *y += tiles / pitch_tiles * tile_height; | |
2309 | *x += tiles % pitch_tiles * tile_width; | |
2310 | ||
b9b24038 VS |
2311 | /* minimize x in case it got needlessly big */ |
2312 | *y += *x / pitch_pixels * tile_height; | |
2313 | *x %= pitch_pixels; | |
2314 | ||
29cf9491 VS |
2315 | return new_offset; |
2316 | } | |
2317 | ||
303ba695 VS |
2318 | static u32 _intel_adjust_tile_offset(int *x, int *y, |
2319 | const struct drm_framebuffer *fb, int plane, | |
2320 | unsigned int rotation, | |
2321 | u32 old_offset, u32 new_offset) | |
66a2d927 | 2322 | { |
303ba695 | 2323 | const struct drm_i915_private *dev_priv = to_i915(fb->dev); |
353c8598 | 2324 | unsigned int cpp = fb->format->cpp[plane]; |
66a2d927 VS |
2325 | unsigned int pitch = intel_fb_pitch(fb, plane, rotation); |
2326 | ||
2327 | WARN_ON(new_offset > old_offset); | |
2328 | ||
2f075565 | 2329 | if (fb->modifier != DRM_FORMAT_MOD_LINEAR) { |
66a2d927 VS |
2330 | unsigned int tile_size, tile_width, tile_height; |
2331 | unsigned int pitch_tiles; | |
2332 | ||
2333 | tile_size = intel_tile_size(dev_priv); | |
d88c4afd | 2334 | intel_tile_dims(fb, plane, &tile_width, &tile_height); |
66a2d927 | 2335 | |
bd2ef25d | 2336 | if (drm_rotation_90_or_270(rotation)) { |
66a2d927 VS |
2337 | pitch_tiles = pitch / tile_height; |
2338 | swap(tile_width, tile_height); | |
2339 | } else { | |
2340 | pitch_tiles = pitch / (tile_width * cpp); | |
2341 | } | |
2342 | ||
303ba695 VS |
2343 | __intel_adjust_tile_offset(x, y, tile_width, tile_height, |
2344 | tile_size, pitch_tiles, | |
2345 | old_offset, new_offset); | |
66a2d927 VS |
2346 | } else { |
2347 | old_offset += *y * pitch + *x * cpp; | |
2348 | ||
2349 | *y = (old_offset - new_offset) / pitch; | |
2350 | *x = ((old_offset - new_offset) - *y * pitch) / cpp; | |
2351 | } | |
2352 | ||
2353 | return new_offset; | |
2354 | } | |
2355 | ||
303ba695 VS |
2356 | /* |
2357 | * Adjust the tile offset by moving the difference into | |
2358 | * the x/y offsets. | |
2359 | */ | |
2360 | static u32 intel_adjust_tile_offset(int *x, int *y, | |
2361 | const struct intel_plane_state *state, int plane, | |
2362 | u32 old_offset, u32 new_offset) | |
2363 | { | |
2364 | return _intel_adjust_tile_offset(x, y, state->base.fb, plane, | |
2365 | state->base.rotation, | |
2366 | old_offset, new_offset); | |
2367 | } | |
2368 | ||
8d0deca8 VS |
2369 | /* |
2370 | * Computes the linear offset to the base tile and adjusts | |
2371 | * x, y. bytes per pixel is assumed to be a power-of-two. | |
2372 | * | |
2373 | * In the 90/270 rotated case, x and y are assumed | |
2374 | * to be already rotated to match the rotated GTT view, and | |
2375 | * pitch is the tile_height aligned framebuffer height. | |
6687c906 VS |
2376 | * |
2377 | * This function is used when computing the derived information | |
2378 | * under intel_framebuffer, so using any of that information | |
2379 | * here is not allowed. Anything under drm_framebuffer can be | |
2380 | * used. This is why the user has to pass in the pitch since it | |
2381 | * is specified in the rotated orientation. | |
8d0deca8 | 2382 | */ |
6687c906 VS |
2383 | static u32 _intel_compute_tile_offset(const struct drm_i915_private *dev_priv, |
2384 | int *x, int *y, | |
2385 | const struct drm_framebuffer *fb, int plane, | |
2386 | unsigned int pitch, | |
2387 | unsigned int rotation, | |
2388 | u32 alignment) | |
c2c75131 | 2389 | { |
bae781b2 | 2390 | uint64_t fb_modifier = fb->modifier; |
353c8598 | 2391 | unsigned int cpp = fb->format->cpp[plane]; |
6687c906 | 2392 | u32 offset, offset_aligned; |
29cf9491 | 2393 | |
29cf9491 VS |
2394 | if (alignment) |
2395 | alignment--; | |
2396 | ||
2f075565 | 2397 | if (fb_modifier != DRM_FORMAT_MOD_LINEAR) { |
8d0deca8 VS |
2398 | unsigned int tile_size, tile_width, tile_height; |
2399 | unsigned int tile_rows, tiles, pitch_tiles; | |
c2c75131 | 2400 | |
d843310d | 2401 | tile_size = intel_tile_size(dev_priv); |
d88c4afd | 2402 | intel_tile_dims(fb, plane, &tile_width, &tile_height); |
8d0deca8 | 2403 | |
bd2ef25d | 2404 | if (drm_rotation_90_or_270(rotation)) { |
8d0deca8 VS |
2405 | pitch_tiles = pitch / tile_height; |
2406 | swap(tile_width, tile_height); | |
2407 | } else { | |
2408 | pitch_tiles = pitch / (tile_width * cpp); | |
2409 | } | |
d843310d VS |
2410 | |
2411 | tile_rows = *y / tile_height; | |
2412 | *y %= tile_height; | |
c2c75131 | 2413 | |
8d0deca8 VS |
2414 | tiles = *x / tile_width; |
2415 | *x %= tile_width; | |
bc752862 | 2416 | |
29cf9491 VS |
2417 | offset = (tile_rows * pitch_tiles + tiles) * tile_size; |
2418 | offset_aligned = offset & ~alignment; | |
bc752862 | 2419 | |
303ba695 VS |
2420 | __intel_adjust_tile_offset(x, y, tile_width, tile_height, |
2421 | tile_size, pitch_tiles, | |
2422 | offset, offset_aligned); | |
29cf9491 | 2423 | } else { |
bc752862 | 2424 | offset = *y * pitch + *x * cpp; |
29cf9491 VS |
2425 | offset_aligned = offset & ~alignment; |
2426 | ||
4e9a86b6 VS |
2427 | *y = (offset & alignment) / pitch; |
2428 | *x = ((offset & alignment) - *y * pitch) / cpp; | |
bc752862 | 2429 | } |
29cf9491 VS |
2430 | |
2431 | return offset_aligned; | |
c2c75131 DV |
2432 | } |
2433 | ||
6687c906 | 2434 | u32 intel_compute_tile_offset(int *x, int *y, |
2949056c VS |
2435 | const struct intel_plane_state *state, |
2436 | int plane) | |
6687c906 | 2437 | { |
1e7b4fd8 VS |
2438 | struct intel_plane *intel_plane = to_intel_plane(state->base.plane); |
2439 | struct drm_i915_private *dev_priv = to_i915(intel_plane->base.dev); | |
2949056c VS |
2440 | const struct drm_framebuffer *fb = state->base.fb; |
2441 | unsigned int rotation = state->base.rotation; | |
ef78ec94 | 2442 | int pitch = intel_fb_pitch(fb, plane, rotation); |
1e7b4fd8 VS |
2443 | u32 alignment; |
2444 | ||
2445 | if (intel_plane->id == PLANE_CURSOR) | |
2446 | alignment = intel_cursor_alignment(dev_priv); | |
2447 | else | |
2448 | alignment = intel_surf_alignment(fb, plane); | |
6687c906 VS |
2449 | |
2450 | return _intel_compute_tile_offset(dev_priv, x, y, fb, plane, pitch, | |
2451 | rotation, alignment); | |
2452 | } | |
2453 | ||
303ba695 VS |
2454 | /* Convert the fb->offset[] into x/y offsets */ |
2455 | static int intel_fb_offset_to_xy(int *x, int *y, | |
2456 | const struct drm_framebuffer *fb, int plane) | |
6687c906 | 2457 | { |
303ba695 | 2458 | struct drm_i915_private *dev_priv = to_i915(fb->dev); |
6687c906 | 2459 | |
303ba695 VS |
2460 | if (fb->modifier != DRM_FORMAT_MOD_LINEAR && |
2461 | fb->offsets[plane] % intel_tile_size(dev_priv)) | |
2462 | return -EINVAL; | |
2463 | ||
2464 | *x = 0; | |
2465 | *y = 0; | |
2466 | ||
2467 | _intel_adjust_tile_offset(x, y, | |
2468 | fb, plane, DRM_MODE_ROTATE_0, | |
2469 | fb->offsets[plane], 0); | |
2470 | ||
2471 | return 0; | |
6687c906 VS |
2472 | } |
2473 | ||
72618ebf VS |
2474 | static unsigned int intel_fb_modifier_to_tiling(uint64_t fb_modifier) |
2475 | { | |
2476 | switch (fb_modifier) { | |
2477 | case I915_FORMAT_MOD_X_TILED: | |
2478 | return I915_TILING_X; | |
2479 | case I915_FORMAT_MOD_Y_TILED: | |
2e2adb05 | 2480 | case I915_FORMAT_MOD_Y_TILED_CCS: |
72618ebf VS |
2481 | return I915_TILING_Y; |
2482 | default: | |
2483 | return I915_TILING_NONE; | |
2484 | } | |
2485 | } | |
2486 | ||
bbfb6ce8 VS |
2487 | static const struct drm_format_info ccs_formats[] = { |
2488 | { .format = DRM_FORMAT_XRGB8888, .depth = 24, .num_planes = 2, .cpp = { 4, 1, }, .hsub = 8, .vsub = 16, }, | |
2489 | { .format = DRM_FORMAT_XBGR8888, .depth = 24, .num_planes = 2, .cpp = { 4, 1, }, .hsub = 8, .vsub = 16, }, | |
2490 | { .format = DRM_FORMAT_ARGB8888, .depth = 32, .num_planes = 2, .cpp = { 4, 1, }, .hsub = 8, .vsub = 16, }, | |
2491 | { .format = DRM_FORMAT_ABGR8888, .depth = 32, .num_planes = 2, .cpp = { 4, 1, }, .hsub = 8, .vsub = 16, }, | |
2492 | }; | |
2493 | ||
2494 | static const struct drm_format_info * | |
2495 | lookup_format_info(const struct drm_format_info formats[], | |
2496 | int num_formats, u32 format) | |
2497 | { | |
2498 | int i; | |
2499 | ||
2500 | for (i = 0; i < num_formats; i++) { | |
2501 | if (formats[i].format == format) | |
2502 | return &formats[i]; | |
2503 | } | |
2504 | ||
2505 | return NULL; | |
2506 | } | |
2507 | ||
2508 | static const struct drm_format_info * | |
2509 | intel_get_format_info(const struct drm_mode_fb_cmd2 *cmd) | |
2510 | { | |
2511 | switch (cmd->modifier[0]) { | |
2512 | case I915_FORMAT_MOD_Y_TILED_CCS: | |
2513 | case I915_FORMAT_MOD_Yf_TILED_CCS: | |
2514 | return lookup_format_info(ccs_formats, | |
2515 | ARRAY_SIZE(ccs_formats), | |
2516 | cmd->pixel_format); | |
2517 | default: | |
2518 | return NULL; | |
2519 | } | |
2520 | } | |
2521 | ||
6687c906 VS |
2522 | static int |
2523 | intel_fill_fb_info(struct drm_i915_private *dev_priv, | |
2524 | struct drm_framebuffer *fb) | |
2525 | { | |
2526 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
2527 | struct intel_rotation_info *rot_info = &intel_fb->rot_info; | |
2528 | u32 gtt_offset_rotated = 0; | |
2529 | unsigned int max_size = 0; | |
bcb0b461 | 2530 | int i, num_planes = fb->format->num_planes; |
6687c906 VS |
2531 | unsigned int tile_size = intel_tile_size(dev_priv); |
2532 | ||
2533 | for (i = 0; i < num_planes; i++) { | |
2534 | unsigned int width, height; | |
2535 | unsigned int cpp, size; | |
2536 | u32 offset; | |
2537 | int x, y; | |
303ba695 | 2538 | int ret; |
6687c906 | 2539 | |
353c8598 | 2540 | cpp = fb->format->cpp[i]; |
145fcb11 VS |
2541 | width = drm_framebuffer_plane_width(fb->width, fb, i); |
2542 | height = drm_framebuffer_plane_height(fb->height, fb, i); | |
6687c906 | 2543 | |
303ba695 VS |
2544 | ret = intel_fb_offset_to_xy(&x, &y, fb, i); |
2545 | if (ret) { | |
2546 | DRM_DEBUG_KMS("bad fb plane %d offset: 0x%x\n", | |
2547 | i, fb->offsets[i]); | |
2548 | return ret; | |
2549 | } | |
6687c906 | 2550 | |
2e2adb05 VS |
2551 | if ((fb->modifier == I915_FORMAT_MOD_Y_TILED_CCS || |
2552 | fb->modifier == I915_FORMAT_MOD_Yf_TILED_CCS) && i == 1) { | |
2553 | int hsub = fb->format->hsub; | |
2554 | int vsub = fb->format->vsub; | |
2555 | int tile_width, tile_height; | |
2556 | int main_x, main_y; | |
2557 | int ccs_x, ccs_y; | |
2558 | ||
2559 | intel_tile_dims(fb, i, &tile_width, &tile_height); | |
303ba695 VS |
2560 | tile_width *= hsub; |
2561 | tile_height *= vsub; | |
2e2adb05 | 2562 | |
303ba695 VS |
2563 | ccs_x = (x * hsub) % tile_width; |
2564 | ccs_y = (y * vsub) % tile_height; | |
2565 | main_x = intel_fb->normal[0].x % tile_width; | |
2566 | main_y = intel_fb->normal[0].y % tile_height; | |
2e2adb05 VS |
2567 | |
2568 | /* | |
2569 | * CCS doesn't have its own x/y offset register, so the intra CCS tile | |
2570 | * x/y offsets must match between CCS and the main surface. | |
2571 | */ | |
2572 | if (main_x != ccs_x || main_y != ccs_y) { | |
2573 | DRM_DEBUG_KMS("Bad CCS x/y (main %d,%d ccs %d,%d) full (main %d,%d ccs %d,%d)\n", | |
2574 | main_x, main_y, | |
2575 | ccs_x, ccs_y, | |
2576 | intel_fb->normal[0].x, | |
2577 | intel_fb->normal[0].y, | |
2578 | x, y); | |
2579 | return -EINVAL; | |
2580 | } | |
2581 | } | |
2582 | ||
60d5f2a4 VS |
2583 | /* |
2584 | * The fence (if used) is aligned to the start of the object | |
2585 | * so having the framebuffer wrap around across the edge of the | |
2586 | * fenced region doesn't really work. We have no API to configure | |
2587 | * the fence start offset within the object (nor could we probably | |
2588 | * on gen2/3). So it's just easier if we just require that the | |
2589 | * fb layout agrees with the fence layout. We already check that the | |
2590 | * fb stride matches the fence stride elsewhere. | |
2591 | */ | |
2ec4cf40 | 2592 | if (i == 0 && i915_gem_object_is_tiled(intel_fb->obj) && |
60d5f2a4 | 2593 | (x + width) * cpp > fb->pitches[i]) { |
144cc143 VS |
2594 | DRM_DEBUG_KMS("bad fb plane %d offset: 0x%x\n", |
2595 | i, fb->offsets[i]); | |
60d5f2a4 VS |
2596 | return -EINVAL; |
2597 | } | |
2598 | ||
6687c906 VS |
2599 | /* |
2600 | * First pixel of the framebuffer from | |
2601 | * the start of the normal gtt mapping. | |
2602 | */ | |
2603 | intel_fb->normal[i].x = x; | |
2604 | intel_fb->normal[i].y = y; | |
2605 | ||
2606 | offset = _intel_compute_tile_offset(dev_priv, &x, &y, | |
3ca46c0a | 2607 | fb, i, fb->pitches[i], |
c2c446ad | 2608 | DRM_MODE_ROTATE_0, tile_size); |
6687c906 VS |
2609 | offset /= tile_size; |
2610 | ||
2f075565 | 2611 | if (fb->modifier != DRM_FORMAT_MOD_LINEAR) { |
6687c906 VS |
2612 | unsigned int tile_width, tile_height; |
2613 | unsigned int pitch_tiles; | |
2614 | struct drm_rect r; | |
2615 | ||
d88c4afd | 2616 | intel_tile_dims(fb, i, &tile_width, &tile_height); |
6687c906 VS |
2617 | |
2618 | rot_info->plane[i].offset = offset; | |
2619 | rot_info->plane[i].stride = DIV_ROUND_UP(fb->pitches[i], tile_width * cpp); | |
2620 | rot_info->plane[i].width = DIV_ROUND_UP(x + width, tile_width); | |
2621 | rot_info->plane[i].height = DIV_ROUND_UP(y + height, tile_height); | |
2622 | ||
2623 | intel_fb->rotated[i].pitch = | |
2624 | rot_info->plane[i].height * tile_height; | |
2625 | ||
2626 | /* how many tiles does this plane need */ | |
2627 | size = rot_info->plane[i].stride * rot_info->plane[i].height; | |
2628 | /* | |
2629 | * If the plane isn't horizontally tile aligned, | |
2630 | * we need one more tile. | |
2631 | */ | |
2632 | if (x != 0) | |
2633 | size++; | |
2634 | ||
2635 | /* rotate the x/y offsets to match the GTT view */ | |
2636 | r.x1 = x; | |
2637 | r.y1 = y; | |
2638 | r.x2 = x + width; | |
2639 | r.y2 = y + height; | |
2640 | drm_rect_rotate(&r, | |
2641 | rot_info->plane[i].width * tile_width, | |
2642 | rot_info->plane[i].height * tile_height, | |
c2c446ad | 2643 | DRM_MODE_ROTATE_270); |
6687c906 VS |
2644 | x = r.x1; |
2645 | y = r.y1; | |
2646 | ||
2647 | /* rotate the tile dimensions to match the GTT view */ | |
2648 | pitch_tiles = intel_fb->rotated[i].pitch / tile_height; | |
2649 | swap(tile_width, tile_height); | |
2650 | ||
2651 | /* | |
2652 | * We only keep the x/y offsets, so push all of the | |
2653 | * gtt offset into the x/y offsets. | |
2654 | */ | |
303ba695 VS |
2655 | __intel_adjust_tile_offset(&x, &y, |
2656 | tile_width, tile_height, | |
2657 | tile_size, pitch_tiles, | |
2658 | gtt_offset_rotated * tile_size, 0); | |
6687c906 VS |
2659 | |
2660 | gtt_offset_rotated += rot_info->plane[i].width * rot_info->plane[i].height; | |
2661 | ||
2662 | /* | |
2663 | * First pixel of the framebuffer from | |
2664 | * the start of the rotated gtt mapping. | |
2665 | */ | |
2666 | intel_fb->rotated[i].x = x; | |
2667 | intel_fb->rotated[i].y = y; | |
2668 | } else { | |
2669 | size = DIV_ROUND_UP((y + height) * fb->pitches[i] + | |
2670 | x * cpp, tile_size); | |
2671 | } | |
2672 | ||
2673 | /* how many tiles in total needed in the bo */ | |
2674 | max_size = max(max_size, offset + size); | |
2675 | } | |
2676 | ||
144cc143 VS |
2677 | if (max_size * tile_size > intel_fb->obj->base.size) { |
2678 | DRM_DEBUG_KMS("fb too big for bo (need %u bytes, have %zu bytes)\n", | |
2679 | max_size * tile_size, intel_fb->obj->base.size); | |
6687c906 VS |
2680 | return -EINVAL; |
2681 | } | |
2682 | ||
2683 | return 0; | |
2684 | } | |
2685 | ||
b35d63fa | 2686 | static int i9xx_format_to_fourcc(int format) |
46f297fb JB |
2687 | { |
2688 | switch (format) { | |
2689 | case DISPPLANE_8BPP: | |
2690 | return DRM_FORMAT_C8; | |
2691 | case DISPPLANE_BGRX555: | |
2692 | return DRM_FORMAT_XRGB1555; | |
2693 | case DISPPLANE_BGRX565: | |
2694 | return DRM_FORMAT_RGB565; | |
2695 | default: | |
2696 | case DISPPLANE_BGRX888: | |
2697 | return DRM_FORMAT_XRGB8888; | |
2698 | case DISPPLANE_RGBX888: | |
2699 | return DRM_FORMAT_XBGR8888; | |
2700 | case DISPPLANE_BGRX101010: | |
2701 | return DRM_FORMAT_XRGB2101010; | |
2702 | case DISPPLANE_RGBX101010: | |
2703 | return DRM_FORMAT_XBGR2101010; | |
2704 | } | |
2705 | } | |
2706 | ||
bc8d7dff DL |
2707 | static int skl_format_to_fourcc(int format, bool rgb_order, bool alpha) |
2708 | { | |
2709 | switch (format) { | |
2710 | case PLANE_CTL_FORMAT_RGB_565: | |
2711 | return DRM_FORMAT_RGB565; | |
2712 | default: | |
2713 | case PLANE_CTL_FORMAT_XRGB_8888: | |
2714 | if (rgb_order) { | |
2715 | if (alpha) | |
2716 | return DRM_FORMAT_ABGR8888; | |
2717 | else | |
2718 | return DRM_FORMAT_XBGR8888; | |
2719 | } else { | |
2720 | if (alpha) | |
2721 | return DRM_FORMAT_ARGB8888; | |
2722 | else | |
2723 | return DRM_FORMAT_XRGB8888; | |
2724 | } | |
2725 | case PLANE_CTL_FORMAT_XRGB_2101010: | |
2726 | if (rgb_order) | |
2727 | return DRM_FORMAT_XBGR2101010; | |
2728 | else | |
2729 | return DRM_FORMAT_XRGB2101010; | |
2730 | } | |
2731 | } | |
2732 | ||
5724dbd1 | 2733 | static bool |
f6936e29 DV |
2734 | intel_alloc_initial_plane_obj(struct intel_crtc *crtc, |
2735 | struct intel_initial_plane_config *plane_config) | |
46f297fb JB |
2736 | { |
2737 | struct drm_device *dev = crtc->base.dev; | |
3badb49f | 2738 | struct drm_i915_private *dev_priv = to_i915(dev); |
72e96d64 | 2739 | struct i915_ggtt *ggtt = &dev_priv->ggtt; |
46f297fb JB |
2740 | struct drm_i915_gem_object *obj = NULL; |
2741 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; | |
2d14030b | 2742 | struct drm_framebuffer *fb = &plane_config->fb->base; |
f37b5c2b DV |
2743 | u32 base_aligned = round_down(plane_config->base, PAGE_SIZE); |
2744 | u32 size_aligned = round_up(plane_config->base + plane_config->size, | |
2745 | PAGE_SIZE); | |
2746 | ||
2747 | size_aligned -= base_aligned; | |
46f297fb | 2748 | |
ff2652ea CW |
2749 | if (plane_config->size == 0) |
2750 | return false; | |
2751 | ||
3badb49f PZ |
2752 | /* If the FB is too big, just don't use it since fbdev is not very |
2753 | * important and we should probably use that space with FBC or other | |
2754 | * features. */ | |
72e96d64 | 2755 | if (size_aligned * 2 > ggtt->stolen_usable_size) |
3badb49f PZ |
2756 | return false; |
2757 | ||
12c83d99 | 2758 | mutex_lock(&dev->struct_mutex); |
187685cb | 2759 | obj = i915_gem_object_create_stolen_for_preallocated(dev_priv, |
f37b5c2b DV |
2760 | base_aligned, |
2761 | base_aligned, | |
2762 | size_aligned); | |
24dbf51a CW |
2763 | mutex_unlock(&dev->struct_mutex); |
2764 | if (!obj) | |
484b41dd | 2765 | return false; |
46f297fb | 2766 | |
3e510a8e CW |
2767 | if (plane_config->tiling == I915_TILING_X) |
2768 | obj->tiling_and_stride = fb->pitches[0] | I915_TILING_X; | |
46f297fb | 2769 | |
438b74a5 | 2770 | mode_cmd.pixel_format = fb->format->format; |
6bf129df DL |
2771 | mode_cmd.width = fb->width; |
2772 | mode_cmd.height = fb->height; | |
2773 | mode_cmd.pitches[0] = fb->pitches[0]; | |
bae781b2 | 2774 | mode_cmd.modifier[0] = fb->modifier; |
18c5247e | 2775 | mode_cmd.flags = DRM_MODE_FB_MODIFIERS; |
46f297fb | 2776 | |
24dbf51a | 2777 | if (intel_framebuffer_init(to_intel_framebuffer(fb), obj, &mode_cmd)) { |
46f297fb JB |
2778 | DRM_DEBUG_KMS("intel fb init failed\n"); |
2779 | goto out_unref_obj; | |
2780 | } | |
12c83d99 | 2781 | |
484b41dd | 2782 | |
f6936e29 | 2783 | DRM_DEBUG_KMS("initial plane fb obj %p\n", obj); |
484b41dd | 2784 | return true; |
46f297fb JB |
2785 | |
2786 | out_unref_obj: | |
f8c417cd | 2787 | i915_gem_object_put(obj); |
484b41dd JB |
2788 | return false; |
2789 | } | |
2790 | ||
e9728bd8 VS |
2791 | static void |
2792 | intel_set_plane_visible(struct intel_crtc_state *crtc_state, | |
2793 | struct intel_plane_state *plane_state, | |
2794 | bool visible) | |
2795 | { | |
2796 | struct intel_plane *plane = to_intel_plane(plane_state->base.plane); | |
2797 | ||
2798 | plane_state->base.visible = visible; | |
2799 | ||
2800 | /* FIXME pre-g4x don't work like this */ | |
2801 | if (visible) { | |
2802 | crtc_state->base.plane_mask |= BIT(drm_plane_index(&plane->base)); | |
2803 | crtc_state->active_planes |= BIT(plane->id); | |
2804 | } else { | |
2805 | crtc_state->base.plane_mask &= ~BIT(drm_plane_index(&plane->base)); | |
2806 | crtc_state->active_planes &= ~BIT(plane->id); | |
2807 | } | |
2808 | ||
2809 | DRM_DEBUG_KMS("%s active planes 0x%x\n", | |
2810 | crtc_state->base.crtc->name, | |
2811 | crtc_state->active_planes); | |
2812 | } | |
2813 | ||
5724dbd1 | 2814 | static void |
f6936e29 DV |
2815 | intel_find_initial_plane_obj(struct intel_crtc *intel_crtc, |
2816 | struct intel_initial_plane_config *plane_config) | |
484b41dd JB |
2817 | { |
2818 | struct drm_device *dev = intel_crtc->base.dev; | |
fac5e23e | 2819 | struct drm_i915_private *dev_priv = to_i915(dev); |
484b41dd | 2820 | struct drm_crtc *c; |
2ff8fde1 | 2821 | struct drm_i915_gem_object *obj; |
88595ac9 | 2822 | struct drm_plane *primary = intel_crtc->base.primary; |
be5651f2 | 2823 | struct drm_plane_state *plane_state = primary->state; |
200757f5 MR |
2824 | struct drm_crtc_state *crtc_state = intel_crtc->base.state; |
2825 | struct intel_plane *intel_plane = to_intel_plane(primary); | |
0a8d8a86 MR |
2826 | struct intel_plane_state *intel_state = |
2827 | to_intel_plane_state(plane_state); | |
88595ac9 | 2828 | struct drm_framebuffer *fb; |
484b41dd | 2829 | |
2d14030b | 2830 | if (!plane_config->fb) |
484b41dd JB |
2831 | return; |
2832 | ||
f6936e29 | 2833 | if (intel_alloc_initial_plane_obj(intel_crtc, plane_config)) { |
88595ac9 DV |
2834 | fb = &plane_config->fb->base; |
2835 | goto valid_fb; | |
f55548b5 | 2836 | } |
484b41dd | 2837 | |
2d14030b | 2838 | kfree(plane_config->fb); |
484b41dd JB |
2839 | |
2840 | /* | |
2841 | * Failed to alloc the obj, check to see if we should share | |
2842 | * an fb with another CRTC instead | |
2843 | */ | |
70e1e0ec | 2844 | for_each_crtc(dev, c) { |
be1e3415 | 2845 | struct intel_plane_state *state; |
484b41dd JB |
2846 | |
2847 | if (c == &intel_crtc->base) | |
2848 | continue; | |
2849 | ||
be1e3415 | 2850 | if (!to_intel_crtc(c)->active) |
2ff8fde1 MR |
2851 | continue; |
2852 | ||
be1e3415 CW |
2853 | state = to_intel_plane_state(c->primary->state); |
2854 | if (!state->vma) | |
484b41dd JB |
2855 | continue; |
2856 | ||
be1e3415 CW |
2857 | if (intel_plane_ggtt_offset(state) == plane_config->base) { |
2858 | fb = c->primary->fb; | |
88595ac9 DV |
2859 | drm_framebuffer_reference(fb); |
2860 | goto valid_fb; | |
484b41dd JB |
2861 | } |
2862 | } | |
88595ac9 | 2863 | |
200757f5 MR |
2864 | /* |
2865 | * We've failed to reconstruct the BIOS FB. Current display state | |
2866 | * indicates that the primary plane is visible, but has a NULL FB, | |
2867 | * which will lead to problems later if we don't fix it up. The | |
2868 | * simplest solution is to just disable the primary plane now and | |
2869 | * pretend the BIOS never had it enabled. | |
2870 | */ | |
e9728bd8 VS |
2871 | intel_set_plane_visible(to_intel_crtc_state(crtc_state), |
2872 | to_intel_plane_state(plane_state), | |
2873 | false); | |
2622a081 | 2874 | intel_pre_disable_primary_noatomic(&intel_crtc->base); |
72259536 | 2875 | trace_intel_disable_plane(primary, intel_crtc); |
282dbf9b | 2876 | intel_plane->disable_plane(intel_plane, intel_crtc); |
200757f5 | 2877 | |
88595ac9 DV |
2878 | return; |
2879 | ||
2880 | valid_fb: | |
be1e3415 CW |
2881 | mutex_lock(&dev->struct_mutex); |
2882 | intel_state->vma = | |
2883 | intel_pin_and_fence_fb_obj(fb, primary->state->rotation); | |
2884 | mutex_unlock(&dev->struct_mutex); | |
2885 | if (IS_ERR(intel_state->vma)) { | |
2886 | DRM_ERROR("failed to pin boot fb on pipe %d: %li\n", | |
2887 | intel_crtc->pipe, PTR_ERR(intel_state->vma)); | |
2888 | ||
2889 | intel_state->vma = NULL; | |
2890 | drm_framebuffer_unreference(fb); | |
2891 | return; | |
2892 | } | |
2893 | ||
f44e2659 VS |
2894 | plane_state->src_x = 0; |
2895 | plane_state->src_y = 0; | |
be5651f2 ML |
2896 | plane_state->src_w = fb->width << 16; |
2897 | plane_state->src_h = fb->height << 16; | |
2898 | ||
f44e2659 VS |
2899 | plane_state->crtc_x = 0; |
2900 | plane_state->crtc_y = 0; | |
be5651f2 ML |
2901 | plane_state->crtc_w = fb->width; |
2902 | plane_state->crtc_h = fb->height; | |
2903 | ||
1638d30c RC |
2904 | intel_state->base.src = drm_plane_state_src(plane_state); |
2905 | intel_state->base.dst = drm_plane_state_dest(plane_state); | |
0a8d8a86 | 2906 | |
88595ac9 | 2907 | obj = intel_fb_obj(fb); |
3e510a8e | 2908 | if (i915_gem_object_is_tiled(obj)) |
88595ac9 DV |
2909 | dev_priv->preserve_bios_swizzle = true; |
2910 | ||
be5651f2 ML |
2911 | drm_framebuffer_reference(fb); |
2912 | primary->fb = primary->state->fb = fb; | |
36750f28 | 2913 | primary->crtc = primary->state->crtc = &intel_crtc->base; |
e9728bd8 VS |
2914 | |
2915 | intel_set_plane_visible(to_intel_crtc_state(crtc_state), | |
2916 | to_intel_plane_state(plane_state), | |
2917 | true); | |
2918 | ||
faf5bf0a CW |
2919 | atomic_or(to_intel_plane(primary)->frontbuffer_bit, |
2920 | &obj->frontbuffer_bits); | |
46f297fb JB |
2921 | } |
2922 | ||
b63a16f6 VS |
2923 | static int skl_max_plane_width(const struct drm_framebuffer *fb, int plane, |
2924 | unsigned int rotation) | |
2925 | { | |
353c8598 | 2926 | int cpp = fb->format->cpp[plane]; |
b63a16f6 | 2927 | |
bae781b2 | 2928 | switch (fb->modifier) { |
2f075565 | 2929 | case DRM_FORMAT_MOD_LINEAR: |
b63a16f6 VS |
2930 | case I915_FORMAT_MOD_X_TILED: |
2931 | switch (cpp) { | |
2932 | case 8: | |
2933 | return 4096; | |
2934 | case 4: | |
2935 | case 2: | |
2936 | case 1: | |
2937 | return 8192; | |
2938 | default: | |
2939 | MISSING_CASE(cpp); | |
2940 | break; | |
2941 | } | |
2942 | break; | |
2e2adb05 VS |
2943 | case I915_FORMAT_MOD_Y_TILED_CCS: |
2944 | case I915_FORMAT_MOD_Yf_TILED_CCS: | |
2945 | /* FIXME AUX plane? */ | |
b63a16f6 VS |
2946 | case I915_FORMAT_MOD_Y_TILED: |
2947 | case I915_FORMAT_MOD_Yf_TILED: | |
2948 | switch (cpp) { | |
2949 | case 8: | |
2950 | return 2048; | |
2951 | case 4: | |
2952 | return 4096; | |
2953 | case 2: | |
2954 | case 1: | |
2955 | return 8192; | |
2956 | default: | |
2957 | MISSING_CASE(cpp); | |
2958 | break; | |
2959 | } | |
2960 | break; | |
2961 | default: | |
bae781b2 | 2962 | MISSING_CASE(fb->modifier); |
b63a16f6 VS |
2963 | } |
2964 | ||
2965 | return 2048; | |
2966 | } | |
2967 | ||
2e2adb05 VS |
2968 | static bool skl_check_main_ccs_coordinates(struct intel_plane_state *plane_state, |
2969 | int main_x, int main_y, u32 main_offset) | |
2970 | { | |
2971 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
2972 | int hsub = fb->format->hsub; | |
2973 | int vsub = fb->format->vsub; | |
2974 | int aux_x = plane_state->aux.x; | |
2975 | int aux_y = plane_state->aux.y; | |
2976 | u32 aux_offset = plane_state->aux.offset; | |
2977 | u32 alignment = intel_surf_alignment(fb, 1); | |
2978 | ||
2979 | while (aux_offset >= main_offset && aux_y <= main_y) { | |
2980 | int x, y; | |
2981 | ||
2982 | if (aux_x == main_x && aux_y == main_y) | |
2983 | break; | |
2984 | ||
2985 | if (aux_offset == 0) | |
2986 | break; | |
2987 | ||
2988 | x = aux_x / hsub; | |
2989 | y = aux_y / vsub; | |
2990 | aux_offset = intel_adjust_tile_offset(&x, &y, plane_state, 1, | |
2991 | aux_offset, aux_offset - alignment); | |
2992 | aux_x = x * hsub + aux_x % hsub; | |
2993 | aux_y = y * vsub + aux_y % vsub; | |
2994 | } | |
2995 | ||
2996 | if (aux_x != main_x || aux_y != main_y) | |
2997 | return false; | |
2998 | ||
2999 | plane_state->aux.offset = aux_offset; | |
3000 | plane_state->aux.x = aux_x; | |
3001 | plane_state->aux.y = aux_y; | |
3002 | ||
3003 | return true; | |
3004 | } | |
3005 | ||
b63a16f6 VS |
3006 | static int skl_check_main_surface(struct intel_plane_state *plane_state) |
3007 | { | |
b63a16f6 VS |
3008 | const struct drm_framebuffer *fb = plane_state->base.fb; |
3009 | unsigned int rotation = plane_state->base.rotation; | |
cc926387 DV |
3010 | int x = plane_state->base.src.x1 >> 16; |
3011 | int y = plane_state->base.src.y1 >> 16; | |
3012 | int w = drm_rect_width(&plane_state->base.src) >> 16; | |
3013 | int h = drm_rect_height(&plane_state->base.src) >> 16; | |
b63a16f6 VS |
3014 | int max_width = skl_max_plane_width(fb, 0, rotation); |
3015 | int max_height = 4096; | |
8d970654 | 3016 | u32 alignment, offset, aux_offset = plane_state->aux.offset; |
b63a16f6 VS |
3017 | |
3018 | if (w > max_width || h > max_height) { | |
3019 | DRM_DEBUG_KMS("requested Y/RGB source size %dx%d too big (limit %dx%d)\n", | |
3020 | w, h, max_width, max_height); | |
3021 | return -EINVAL; | |
3022 | } | |
3023 | ||
3024 | intel_add_fb_offsets(&x, &y, plane_state, 0); | |
3025 | offset = intel_compute_tile_offset(&x, &y, plane_state, 0); | |
d88c4afd | 3026 | alignment = intel_surf_alignment(fb, 0); |
b63a16f6 | 3027 | |
8d970654 VS |
3028 | /* |
3029 | * AUX surface offset is specified as the distance from the | |
3030 | * main surface offset, and it must be non-negative. Make | |
3031 | * sure that is what we will get. | |
3032 | */ | |
3033 | if (offset > aux_offset) | |
3034 | offset = intel_adjust_tile_offset(&x, &y, plane_state, 0, | |
3035 | offset, aux_offset & ~(alignment - 1)); | |
3036 | ||
b63a16f6 VS |
3037 | /* |
3038 | * When using an X-tiled surface, the plane blows up | |
3039 | * if the x offset + width exceed the stride. | |
3040 | * | |
3041 | * TODO: linear and Y-tiled seem fine, Yf untested, | |
3042 | */ | |
bae781b2 | 3043 | if (fb->modifier == I915_FORMAT_MOD_X_TILED) { |
353c8598 | 3044 | int cpp = fb->format->cpp[0]; |
b63a16f6 VS |
3045 | |
3046 | while ((x + w) * cpp > fb->pitches[0]) { | |
3047 | if (offset == 0) { | |
2e2adb05 | 3048 | DRM_DEBUG_KMS("Unable to find suitable display surface offset due to X-tiling\n"); |
b63a16f6 VS |
3049 | return -EINVAL; |
3050 | } | |
3051 | ||
3052 | offset = intel_adjust_tile_offset(&x, &y, plane_state, 0, | |
3053 | offset, offset - alignment); | |
3054 | } | |
3055 | } | |
3056 | ||
2e2adb05 VS |
3057 | /* |
3058 | * CCS AUX surface doesn't have its own x/y offsets, we must make sure | |
3059 | * they match with the main surface x/y offsets. | |
3060 | */ | |
3061 | if (fb->modifier == I915_FORMAT_MOD_Y_TILED_CCS || | |
3062 | fb->modifier == I915_FORMAT_MOD_Yf_TILED_CCS) { | |
3063 | while (!skl_check_main_ccs_coordinates(plane_state, x, y, offset)) { | |
3064 | if (offset == 0) | |
3065 | break; | |
3066 | ||
3067 | offset = intel_adjust_tile_offset(&x, &y, plane_state, 0, | |
3068 | offset, offset - alignment); | |
3069 | } | |
3070 | ||
3071 | if (x != plane_state->aux.x || y != plane_state->aux.y) { | |
3072 | DRM_DEBUG_KMS("Unable to find suitable display surface offset due to CCS\n"); | |
3073 | return -EINVAL; | |
3074 | } | |
3075 | } | |
3076 | ||
b63a16f6 VS |
3077 | plane_state->main.offset = offset; |
3078 | plane_state->main.x = x; | |
3079 | plane_state->main.y = y; | |
3080 | ||
3081 | return 0; | |
3082 | } | |
3083 | ||
8d970654 VS |
3084 | static int skl_check_nv12_aux_surface(struct intel_plane_state *plane_state) |
3085 | { | |
3086 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
3087 | unsigned int rotation = plane_state->base.rotation; | |
3088 | int max_width = skl_max_plane_width(fb, 1, rotation); | |
3089 | int max_height = 4096; | |
cc926387 DV |
3090 | int x = plane_state->base.src.x1 >> 17; |
3091 | int y = plane_state->base.src.y1 >> 17; | |
3092 | int w = drm_rect_width(&plane_state->base.src) >> 17; | |
3093 | int h = drm_rect_height(&plane_state->base.src) >> 17; | |
8d970654 VS |
3094 | u32 offset; |
3095 | ||
3096 | intel_add_fb_offsets(&x, &y, plane_state, 1); | |
3097 | offset = intel_compute_tile_offset(&x, &y, plane_state, 1); | |
3098 | ||
3099 | /* FIXME not quite sure how/if these apply to the chroma plane */ | |
3100 | if (w > max_width || h > max_height) { | |
3101 | DRM_DEBUG_KMS("CbCr source size %dx%d too big (limit %dx%d)\n", | |
3102 | w, h, max_width, max_height); | |
3103 | return -EINVAL; | |
3104 | } | |
3105 | ||
3106 | plane_state->aux.offset = offset; | |
3107 | plane_state->aux.x = x; | |
3108 | plane_state->aux.y = y; | |
3109 | ||
3110 | return 0; | |
3111 | } | |
3112 | ||
2e2adb05 VS |
3113 | static int skl_check_ccs_aux_surface(struct intel_plane_state *plane_state) |
3114 | { | |
3115 | struct intel_plane *plane = to_intel_plane(plane_state->base.plane); | |
3116 | struct intel_crtc *crtc = to_intel_crtc(plane_state->base.crtc); | |
3117 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
3118 | int src_x = plane_state->base.src.x1 >> 16; | |
3119 | int src_y = plane_state->base.src.y1 >> 16; | |
3120 | int hsub = fb->format->hsub; | |
3121 | int vsub = fb->format->vsub; | |
3122 | int x = src_x / hsub; | |
3123 | int y = src_y / vsub; | |
3124 | u32 offset; | |
3125 | ||
3126 | switch (plane->id) { | |
3127 | case PLANE_PRIMARY: | |
3128 | case PLANE_SPRITE0: | |
3129 | break; | |
3130 | default: | |
3131 | DRM_DEBUG_KMS("RC support only on plane 1 and 2\n"); | |
3132 | return -EINVAL; | |
3133 | } | |
3134 | ||
3135 | if (crtc->pipe == PIPE_C) { | |
3136 | DRM_DEBUG_KMS("No RC support on pipe C\n"); | |
3137 | return -EINVAL; | |
3138 | } | |
3139 | ||
3140 | if (plane_state->base.rotation & ~(DRM_MODE_ROTATE_0 | DRM_MODE_ROTATE_180)) { | |
3141 | DRM_DEBUG_KMS("RC support only with 0/180 degree rotation %x\n", | |
3142 | plane_state->base.rotation); | |
3143 | return -EINVAL; | |
3144 | } | |
3145 | ||
3146 | intel_add_fb_offsets(&x, &y, plane_state, 1); | |
3147 | offset = intel_compute_tile_offset(&x, &y, plane_state, 1); | |
3148 | ||
3149 | plane_state->aux.offset = offset; | |
3150 | plane_state->aux.x = x * hsub + src_x % hsub; | |
3151 | plane_state->aux.y = y * vsub + src_y % vsub; | |
3152 | ||
3153 | return 0; | |
3154 | } | |
3155 | ||
b63a16f6 VS |
3156 | int skl_check_plane_surface(struct intel_plane_state *plane_state) |
3157 | { | |
3158 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
3159 | unsigned int rotation = plane_state->base.rotation; | |
3160 | int ret; | |
3161 | ||
a5e4c7d0 VS |
3162 | if (!plane_state->base.visible) |
3163 | return 0; | |
3164 | ||
b63a16f6 | 3165 | /* Rotate src coordinates to match rotated GTT view */ |
bd2ef25d | 3166 | if (drm_rotation_90_or_270(rotation)) |
cc926387 | 3167 | drm_rect_rotate(&plane_state->base.src, |
da064b47 | 3168 | fb->width << 16, fb->height << 16, |
c2c446ad | 3169 | DRM_MODE_ROTATE_270); |
b63a16f6 | 3170 | |
8d970654 VS |
3171 | /* |
3172 | * Handle the AUX surface first since | |
3173 | * the main surface setup depends on it. | |
3174 | */ | |
438b74a5 | 3175 | if (fb->format->format == DRM_FORMAT_NV12) { |
8d970654 VS |
3176 | ret = skl_check_nv12_aux_surface(plane_state); |
3177 | if (ret) | |
3178 | return ret; | |
2e2adb05 VS |
3179 | } else if (fb->modifier == I915_FORMAT_MOD_Y_TILED_CCS || |
3180 | fb->modifier == I915_FORMAT_MOD_Yf_TILED_CCS) { | |
3181 | ret = skl_check_ccs_aux_surface(plane_state); | |
3182 | if (ret) | |
3183 | return ret; | |
8d970654 VS |
3184 | } else { |
3185 | plane_state->aux.offset = ~0xfff; | |
3186 | plane_state->aux.x = 0; | |
3187 | plane_state->aux.y = 0; | |
3188 | } | |
3189 | ||
b63a16f6 VS |
3190 | ret = skl_check_main_surface(plane_state); |
3191 | if (ret) | |
3192 | return ret; | |
3193 | ||
3194 | return 0; | |
3195 | } | |
3196 | ||
7145f60a VS |
3197 | static u32 i9xx_plane_ctl(const struct intel_crtc_state *crtc_state, |
3198 | const struct intel_plane_state *plane_state) | |
81255565 | 3199 | { |
7145f60a VS |
3200 | struct drm_i915_private *dev_priv = |
3201 | to_i915(plane_state->base.plane->dev); | |
3202 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); | |
3203 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
8d0deca8 | 3204 | unsigned int rotation = plane_state->base.rotation; |
7145f60a | 3205 | u32 dspcntr; |
c9ba6fad | 3206 | |
7145f60a | 3207 | dspcntr = DISPLAY_PLANE_ENABLE | DISPPLANE_GAMMA_ENABLE; |
f45651ba | 3208 | |
6a4407a6 VS |
3209 | if (IS_G4X(dev_priv) || IS_GEN5(dev_priv) || |
3210 | IS_GEN6(dev_priv) || IS_IVYBRIDGE(dev_priv)) | |
7145f60a | 3211 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; |
f45651ba | 3212 | |
6a4407a6 VS |
3213 | if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) |
3214 | dspcntr |= DISPPLANE_PIPE_CSC_ENABLE; | |
f45651ba | 3215 | |
d509e28b VS |
3216 | if (INTEL_GEN(dev_priv) < 4) |
3217 | dspcntr |= DISPPLANE_SEL_PIPE(crtc->pipe); | |
81255565 | 3218 | |
438b74a5 | 3219 | switch (fb->format->format) { |
57779d06 | 3220 | case DRM_FORMAT_C8: |
81255565 JB |
3221 | dspcntr |= DISPPLANE_8BPP; |
3222 | break; | |
57779d06 | 3223 | case DRM_FORMAT_XRGB1555: |
57779d06 | 3224 | dspcntr |= DISPPLANE_BGRX555; |
81255565 | 3225 | break; |
57779d06 VS |
3226 | case DRM_FORMAT_RGB565: |
3227 | dspcntr |= DISPPLANE_BGRX565; | |
3228 | break; | |
3229 | case DRM_FORMAT_XRGB8888: | |
57779d06 VS |
3230 | dspcntr |= DISPPLANE_BGRX888; |
3231 | break; | |
3232 | case DRM_FORMAT_XBGR8888: | |
57779d06 VS |
3233 | dspcntr |= DISPPLANE_RGBX888; |
3234 | break; | |
3235 | case DRM_FORMAT_XRGB2101010: | |
57779d06 VS |
3236 | dspcntr |= DISPPLANE_BGRX101010; |
3237 | break; | |
3238 | case DRM_FORMAT_XBGR2101010: | |
57779d06 | 3239 | dspcntr |= DISPPLANE_RGBX101010; |
81255565 JB |
3240 | break; |
3241 | default: | |
7145f60a VS |
3242 | MISSING_CASE(fb->format->format); |
3243 | return 0; | |
81255565 | 3244 | } |
57779d06 | 3245 | |
72618ebf | 3246 | if (INTEL_GEN(dev_priv) >= 4 && |
bae781b2 | 3247 | fb->modifier == I915_FORMAT_MOD_X_TILED) |
f45651ba | 3248 | dspcntr |= DISPPLANE_TILED; |
81255565 | 3249 | |
c2c446ad | 3250 | if (rotation & DRM_MODE_ROTATE_180) |
df0cd455 VS |
3251 | dspcntr |= DISPPLANE_ROTATE_180; |
3252 | ||
c2c446ad | 3253 | if (rotation & DRM_MODE_REFLECT_X) |
4ea7be2b VS |
3254 | dspcntr |= DISPPLANE_MIRROR; |
3255 | ||
7145f60a VS |
3256 | return dspcntr; |
3257 | } | |
de1aa629 | 3258 | |
f9407ae1 | 3259 | int i9xx_check_plane_surface(struct intel_plane_state *plane_state) |
5b7fcc44 VS |
3260 | { |
3261 | struct drm_i915_private *dev_priv = | |
3262 | to_i915(plane_state->base.plane->dev); | |
3263 | int src_x = plane_state->base.src.x1 >> 16; | |
3264 | int src_y = plane_state->base.src.y1 >> 16; | |
3265 | u32 offset; | |
81255565 | 3266 | |
5b7fcc44 | 3267 | intel_add_fb_offsets(&src_x, &src_y, plane_state, 0); |
e506a0c6 | 3268 | |
5b7fcc44 VS |
3269 | if (INTEL_GEN(dev_priv) >= 4) |
3270 | offset = intel_compute_tile_offset(&src_x, &src_y, | |
3271 | plane_state, 0); | |
3272 | else | |
3273 | offset = 0; | |
3274 | ||
3275 | /* HSW/BDW do this automagically in hardware */ | |
3276 | if (!IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)) { | |
3277 | unsigned int rotation = plane_state->base.rotation; | |
3278 | int src_w = drm_rect_width(&plane_state->base.src) >> 16; | |
3279 | int src_h = drm_rect_height(&plane_state->base.src) >> 16; | |
3280 | ||
c2c446ad | 3281 | if (rotation & DRM_MODE_ROTATE_180) { |
5b7fcc44 VS |
3282 | src_x += src_w - 1; |
3283 | src_y += src_h - 1; | |
c2c446ad | 3284 | } else if (rotation & DRM_MODE_REFLECT_X) { |
5b7fcc44 VS |
3285 | src_x += src_w - 1; |
3286 | } | |
48404c1e SJ |
3287 | } |
3288 | ||
5b7fcc44 VS |
3289 | plane_state->main.offset = offset; |
3290 | plane_state->main.x = src_x; | |
3291 | plane_state->main.y = src_y; | |
3292 | ||
3293 | return 0; | |
3294 | } | |
3295 | ||
282dbf9b | 3296 | static void i9xx_update_primary_plane(struct intel_plane *primary, |
7145f60a VS |
3297 | const struct intel_crtc_state *crtc_state, |
3298 | const struct intel_plane_state *plane_state) | |
3299 | { | |
282dbf9b VS |
3300 | struct drm_i915_private *dev_priv = to_i915(primary->base.dev); |
3301 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); | |
3302 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
3303 | enum plane plane = primary->plane; | |
7145f60a | 3304 | u32 linear_offset; |
a0864d59 | 3305 | u32 dspcntr = plane_state->ctl; |
7145f60a | 3306 | i915_reg_t reg = DSPCNTR(plane); |
5b7fcc44 VS |
3307 | int x = plane_state->main.x; |
3308 | int y = plane_state->main.y; | |
7145f60a VS |
3309 | unsigned long irqflags; |
3310 | ||
2949056c | 3311 | linear_offset = intel_fb_xy_to_linear(x, y, plane_state, 0); |
6687c906 | 3312 | |
5b7fcc44 | 3313 | if (INTEL_GEN(dev_priv) >= 4) |
282dbf9b | 3314 | crtc->dspaddr_offset = plane_state->main.offset; |
5b7fcc44 | 3315 | else |
282dbf9b | 3316 | crtc->dspaddr_offset = linear_offset; |
6687c906 | 3317 | |
282dbf9b VS |
3318 | crtc->adjusted_x = x; |
3319 | crtc->adjusted_y = y; | |
2db3366b | 3320 | |
dd584fc0 VS |
3321 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); |
3322 | ||
78587de2 VS |
3323 | if (INTEL_GEN(dev_priv) < 4) { |
3324 | /* pipesrc and dspsize control the size that is scaled from, | |
3325 | * which should always be the user's requested size. | |
3326 | */ | |
dd584fc0 VS |
3327 | I915_WRITE_FW(DSPSIZE(plane), |
3328 | ((crtc_state->pipe_src_h - 1) << 16) | | |
3329 | (crtc_state->pipe_src_w - 1)); | |
3330 | I915_WRITE_FW(DSPPOS(plane), 0); | |
78587de2 | 3331 | } else if (IS_CHERRYVIEW(dev_priv) && plane == PLANE_B) { |
dd584fc0 VS |
3332 | I915_WRITE_FW(PRIMSIZE(plane), |
3333 | ((crtc_state->pipe_src_h - 1) << 16) | | |
3334 | (crtc_state->pipe_src_w - 1)); | |
3335 | I915_WRITE_FW(PRIMPOS(plane), 0); | |
3336 | I915_WRITE_FW(PRIMCNSTALPHA(plane), 0); | |
78587de2 VS |
3337 | } |
3338 | ||
dd584fc0 | 3339 | I915_WRITE_FW(reg, dspcntr); |
48404c1e | 3340 | |
dd584fc0 | 3341 | I915_WRITE_FW(DSPSTRIDE(plane), fb->pitches[0]); |
3ba35e53 VS |
3342 | if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
3343 | I915_WRITE_FW(DSPSURF(plane), | |
3344 | intel_plane_ggtt_offset(plane_state) + | |
282dbf9b | 3345 | crtc->dspaddr_offset); |
3ba35e53 VS |
3346 | I915_WRITE_FW(DSPOFFSET(plane), (y << 16) | x); |
3347 | } else if (INTEL_GEN(dev_priv) >= 4) { | |
dd584fc0 VS |
3348 | I915_WRITE_FW(DSPSURF(plane), |
3349 | intel_plane_ggtt_offset(plane_state) + | |
282dbf9b | 3350 | crtc->dspaddr_offset); |
dd584fc0 VS |
3351 | I915_WRITE_FW(DSPTILEOFF(plane), (y << 16) | x); |
3352 | I915_WRITE_FW(DSPLINOFF(plane), linear_offset); | |
bfb81049 | 3353 | } else { |
dd584fc0 VS |
3354 | I915_WRITE_FW(DSPADDR(plane), |
3355 | intel_plane_ggtt_offset(plane_state) + | |
282dbf9b | 3356 | crtc->dspaddr_offset); |
bfb81049 | 3357 | } |
dd584fc0 VS |
3358 | POSTING_READ_FW(reg); |
3359 | ||
3360 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
17638cd6 JB |
3361 | } |
3362 | ||
282dbf9b VS |
3363 | static void i9xx_disable_primary_plane(struct intel_plane *primary, |
3364 | struct intel_crtc *crtc) | |
17638cd6 | 3365 | { |
282dbf9b VS |
3366 | struct drm_i915_private *dev_priv = to_i915(primary->base.dev); |
3367 | enum plane plane = primary->plane; | |
dd584fc0 VS |
3368 | unsigned long irqflags; |
3369 | ||
3370 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); | |
f45651ba | 3371 | |
dd584fc0 | 3372 | I915_WRITE_FW(DSPCNTR(plane), 0); |
a8d201af | 3373 | if (INTEL_INFO(dev_priv)->gen >= 4) |
dd584fc0 | 3374 | I915_WRITE_FW(DSPSURF(plane), 0); |
a8d201af | 3375 | else |
dd584fc0 VS |
3376 | I915_WRITE_FW(DSPADDR(plane), 0); |
3377 | POSTING_READ_FW(DSPCNTR(plane)); | |
3378 | ||
3379 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
a8d201af | 3380 | } |
c9ba6fad | 3381 | |
d88c4afd VS |
3382 | static u32 |
3383 | intel_fb_stride_alignment(const struct drm_framebuffer *fb, int plane) | |
b321803d | 3384 | { |
2f075565 | 3385 | if (fb->modifier == DRM_FORMAT_MOD_LINEAR) |
b321803d | 3386 | return 64; |
d88c4afd VS |
3387 | else |
3388 | return intel_tile_width_bytes(fb, plane); | |
b321803d DL |
3389 | } |
3390 | ||
e435d6e5 ML |
3391 | static void skl_detach_scaler(struct intel_crtc *intel_crtc, int id) |
3392 | { | |
3393 | struct drm_device *dev = intel_crtc->base.dev; | |
fac5e23e | 3394 | struct drm_i915_private *dev_priv = to_i915(dev); |
e435d6e5 ML |
3395 | |
3396 | I915_WRITE(SKL_PS_CTRL(intel_crtc->pipe, id), 0); | |
3397 | I915_WRITE(SKL_PS_WIN_POS(intel_crtc->pipe, id), 0); | |
3398 | I915_WRITE(SKL_PS_WIN_SZ(intel_crtc->pipe, id), 0); | |
e435d6e5 ML |
3399 | } |
3400 | ||
a1b2278e CK |
3401 | /* |
3402 | * This function detaches (aka. unbinds) unused scalers in hardware | |
3403 | */ | |
0583236e | 3404 | static void skl_detach_scalers(struct intel_crtc *intel_crtc) |
a1b2278e | 3405 | { |
a1b2278e CK |
3406 | struct intel_crtc_scaler_state *scaler_state; |
3407 | int i; | |
3408 | ||
a1b2278e CK |
3409 | scaler_state = &intel_crtc->config->scaler_state; |
3410 | ||
3411 | /* loop through and disable scalers that aren't in use */ | |
3412 | for (i = 0; i < intel_crtc->num_scalers; i++) { | |
e435d6e5 ML |
3413 | if (!scaler_state->scalers[i].in_use) |
3414 | skl_detach_scaler(intel_crtc, i); | |
a1b2278e CK |
3415 | } |
3416 | } | |
3417 | ||
d2196774 VS |
3418 | u32 skl_plane_stride(const struct drm_framebuffer *fb, int plane, |
3419 | unsigned int rotation) | |
3420 | { | |
1b500535 VS |
3421 | u32 stride; |
3422 | ||
3423 | if (plane >= fb->format->num_planes) | |
3424 | return 0; | |
3425 | ||
3426 | stride = intel_fb_pitch(fb, plane, rotation); | |
d2196774 VS |
3427 | |
3428 | /* | |
3429 | * The stride is either expressed as a multiple of 64 bytes chunks for | |
3430 | * linear buffers or in number of tiles for tiled buffers. | |
3431 | */ | |
d88c4afd VS |
3432 | if (drm_rotation_90_or_270(rotation)) |
3433 | stride /= intel_tile_height(fb, plane); | |
3434 | else | |
3435 | stride /= intel_fb_stride_alignment(fb, plane); | |
d2196774 VS |
3436 | |
3437 | return stride; | |
3438 | } | |
3439 | ||
2e881264 | 3440 | static u32 skl_plane_ctl_format(uint32_t pixel_format) |
70d21f0e | 3441 | { |
6156a456 | 3442 | switch (pixel_format) { |
d161cf7a | 3443 | case DRM_FORMAT_C8: |
c34ce3d1 | 3444 | return PLANE_CTL_FORMAT_INDEXED; |
70d21f0e | 3445 | case DRM_FORMAT_RGB565: |
c34ce3d1 | 3446 | return PLANE_CTL_FORMAT_RGB_565; |
70d21f0e | 3447 | case DRM_FORMAT_XBGR8888: |
c34ce3d1 | 3448 | return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX; |
6156a456 | 3449 | case DRM_FORMAT_XRGB8888: |
c34ce3d1 | 3450 | return PLANE_CTL_FORMAT_XRGB_8888; |
6156a456 CK |
3451 | /* |
3452 | * XXX: For ARBG/ABGR formats we default to expecting scanout buffers | |
3453 | * to be already pre-multiplied. We need to add a knob (or a different | |
3454 | * DRM_FORMAT) for user-space to configure that. | |
3455 | */ | |
f75fb42a | 3456 | case DRM_FORMAT_ABGR8888: |
c34ce3d1 | 3457 | return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX | |
6156a456 | 3458 | PLANE_CTL_ALPHA_SW_PREMULTIPLY; |
6156a456 | 3459 | case DRM_FORMAT_ARGB8888: |
c34ce3d1 | 3460 | return PLANE_CTL_FORMAT_XRGB_8888 | |
6156a456 | 3461 | PLANE_CTL_ALPHA_SW_PREMULTIPLY; |
70d21f0e | 3462 | case DRM_FORMAT_XRGB2101010: |
c34ce3d1 | 3463 | return PLANE_CTL_FORMAT_XRGB_2101010; |
70d21f0e | 3464 | case DRM_FORMAT_XBGR2101010: |
c34ce3d1 | 3465 | return PLANE_CTL_ORDER_RGBX | PLANE_CTL_FORMAT_XRGB_2101010; |
6156a456 | 3466 | case DRM_FORMAT_YUYV: |
c34ce3d1 | 3467 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YUYV; |
6156a456 | 3468 | case DRM_FORMAT_YVYU: |
c34ce3d1 | 3469 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YVYU; |
6156a456 | 3470 | case DRM_FORMAT_UYVY: |
c34ce3d1 | 3471 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_UYVY; |
6156a456 | 3472 | case DRM_FORMAT_VYUY: |
c34ce3d1 | 3473 | return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_VYUY; |
70d21f0e | 3474 | default: |
4249eeef | 3475 | MISSING_CASE(pixel_format); |
70d21f0e | 3476 | } |
8cfcba41 | 3477 | |
c34ce3d1 | 3478 | return 0; |
6156a456 | 3479 | } |
70d21f0e | 3480 | |
2e881264 | 3481 | static u32 skl_plane_ctl_tiling(uint64_t fb_modifier) |
6156a456 | 3482 | { |
6156a456 | 3483 | switch (fb_modifier) { |
2f075565 | 3484 | case DRM_FORMAT_MOD_LINEAR: |
70d21f0e | 3485 | break; |
30af77c4 | 3486 | case I915_FORMAT_MOD_X_TILED: |
c34ce3d1 | 3487 | return PLANE_CTL_TILED_X; |
b321803d | 3488 | case I915_FORMAT_MOD_Y_TILED: |
c34ce3d1 | 3489 | return PLANE_CTL_TILED_Y; |
2e2adb05 VS |
3490 | case I915_FORMAT_MOD_Y_TILED_CCS: |
3491 | return PLANE_CTL_TILED_Y | PLANE_CTL_DECOMPRESSION_ENABLE; | |
b321803d | 3492 | case I915_FORMAT_MOD_Yf_TILED: |
c34ce3d1 | 3493 | return PLANE_CTL_TILED_YF; |
2e2adb05 VS |
3494 | case I915_FORMAT_MOD_Yf_TILED_CCS: |
3495 | return PLANE_CTL_TILED_YF | PLANE_CTL_DECOMPRESSION_ENABLE; | |
70d21f0e | 3496 | default: |
6156a456 | 3497 | MISSING_CASE(fb_modifier); |
70d21f0e | 3498 | } |
8cfcba41 | 3499 | |
c34ce3d1 | 3500 | return 0; |
6156a456 | 3501 | } |
70d21f0e | 3502 | |
2e881264 | 3503 | static u32 skl_plane_ctl_rotation(unsigned int rotation) |
6156a456 | 3504 | { |
3b7a5119 | 3505 | switch (rotation) { |
c2c446ad | 3506 | case DRM_MODE_ROTATE_0: |
6156a456 | 3507 | break; |
1e8df167 | 3508 | /* |
c2c446ad | 3509 | * DRM_MODE_ROTATE_ is counter clockwise to stay compatible with Xrandr |
1e8df167 SJ |
3510 | * while i915 HW rotation is clockwise, thats why this swapping. |
3511 | */ | |
c2c446ad | 3512 | case DRM_MODE_ROTATE_90: |
1e8df167 | 3513 | return PLANE_CTL_ROTATE_270; |
c2c446ad | 3514 | case DRM_MODE_ROTATE_180: |
c34ce3d1 | 3515 | return PLANE_CTL_ROTATE_180; |
c2c446ad | 3516 | case DRM_MODE_ROTATE_270: |
1e8df167 | 3517 | return PLANE_CTL_ROTATE_90; |
6156a456 CK |
3518 | default: |
3519 | MISSING_CASE(rotation); | |
3520 | } | |
3521 | ||
c34ce3d1 | 3522 | return 0; |
6156a456 CK |
3523 | } |
3524 | ||
2e881264 VS |
3525 | u32 skl_plane_ctl(const struct intel_crtc_state *crtc_state, |
3526 | const struct intel_plane_state *plane_state) | |
46f788ba VS |
3527 | { |
3528 | struct drm_i915_private *dev_priv = | |
3529 | to_i915(plane_state->base.plane->dev); | |
3530 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
3531 | unsigned int rotation = plane_state->base.rotation; | |
2e881264 | 3532 | const struct drm_intel_sprite_colorkey *key = &plane_state->ckey; |
46f788ba VS |
3533 | u32 plane_ctl; |
3534 | ||
3535 | plane_ctl = PLANE_CTL_ENABLE; | |
3536 | ||
6602be0e | 3537 | if (!IS_GEMINILAKE(dev_priv) && !IS_CANNONLAKE(dev_priv)) { |
46f788ba VS |
3538 | plane_ctl |= |
3539 | PLANE_CTL_PIPE_GAMMA_ENABLE | | |
3540 | PLANE_CTL_PIPE_CSC_ENABLE | | |
3541 | PLANE_CTL_PLANE_GAMMA_DISABLE; | |
3542 | } | |
3543 | ||
3544 | plane_ctl |= skl_plane_ctl_format(fb->format->format); | |
3545 | plane_ctl |= skl_plane_ctl_tiling(fb->modifier); | |
3546 | plane_ctl |= skl_plane_ctl_rotation(rotation); | |
3547 | ||
2e881264 VS |
3548 | if (key->flags & I915_SET_COLORKEY_DESTINATION) |
3549 | plane_ctl |= PLANE_CTL_KEY_ENABLE_DESTINATION; | |
3550 | else if (key->flags & I915_SET_COLORKEY_SOURCE) | |
3551 | plane_ctl |= PLANE_CTL_KEY_ENABLE_SOURCE; | |
3552 | ||
46f788ba VS |
3553 | return plane_ctl; |
3554 | } | |
3555 | ||
282dbf9b | 3556 | static void skylake_update_primary_plane(struct intel_plane *plane, |
a8d201af ML |
3557 | const struct intel_crtc_state *crtc_state, |
3558 | const struct intel_plane_state *plane_state) | |
6156a456 | 3559 | { |
282dbf9b VS |
3560 | struct drm_i915_private *dev_priv = to_i915(plane->base.dev); |
3561 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); | |
3562 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
3563 | enum plane_id plane_id = plane->id; | |
3564 | enum pipe pipe = plane->pipe; | |
a0864d59 | 3565 | u32 plane_ctl = plane_state->ctl; |
a8d201af | 3566 | unsigned int rotation = plane_state->base.rotation; |
d2196774 | 3567 | u32 stride = skl_plane_stride(fb, 0, rotation); |
2e2adb05 | 3568 | u32 aux_stride = skl_plane_stride(fb, 1, rotation); |
b63a16f6 | 3569 | u32 surf_addr = plane_state->main.offset; |
a8d201af | 3570 | int scaler_id = plane_state->scaler_id; |
b63a16f6 VS |
3571 | int src_x = plane_state->main.x; |
3572 | int src_y = plane_state->main.y; | |
936e71e3 VS |
3573 | int src_w = drm_rect_width(&plane_state->base.src) >> 16; |
3574 | int src_h = drm_rect_height(&plane_state->base.src) >> 16; | |
3575 | int dst_x = plane_state->base.dst.x1; | |
3576 | int dst_y = plane_state->base.dst.y1; | |
3577 | int dst_w = drm_rect_width(&plane_state->base.dst); | |
3578 | int dst_h = drm_rect_height(&plane_state->base.dst); | |
dd584fc0 | 3579 | unsigned long irqflags; |
70d21f0e | 3580 | |
6687c906 VS |
3581 | /* Sizes are 0 based */ |
3582 | src_w--; | |
3583 | src_h--; | |
3584 | dst_w--; | |
3585 | dst_h--; | |
3586 | ||
282dbf9b | 3587 | crtc->dspaddr_offset = surf_addr; |
4c0b8a8b | 3588 | |
282dbf9b VS |
3589 | crtc->adjusted_x = src_x; |
3590 | crtc->adjusted_y = src_y; | |
2db3366b | 3591 | |
dd584fc0 VS |
3592 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); |
3593 | ||
6602be0e | 3594 | if (IS_GEMINILAKE(dev_priv) || IS_CANNONLAKE(dev_priv)) { |
dd584fc0 VS |
3595 | I915_WRITE_FW(PLANE_COLOR_CTL(pipe, plane_id), |
3596 | PLANE_COLOR_PIPE_GAMMA_ENABLE | | |
3597 | PLANE_COLOR_PIPE_CSC_ENABLE | | |
3598 | PLANE_COLOR_PLANE_GAMMA_DISABLE); | |
78587de2 VS |
3599 | } |
3600 | ||
dd584fc0 VS |
3601 | I915_WRITE_FW(PLANE_CTL(pipe, plane_id), plane_ctl); |
3602 | I915_WRITE_FW(PLANE_OFFSET(pipe, plane_id), (src_y << 16) | src_x); | |
3603 | I915_WRITE_FW(PLANE_STRIDE(pipe, plane_id), stride); | |
3604 | I915_WRITE_FW(PLANE_SIZE(pipe, plane_id), (src_h << 16) | src_w); | |
2e2adb05 VS |
3605 | I915_WRITE_FW(PLANE_AUX_DIST(pipe, plane_id), |
3606 | (plane_state->aux.offset - surf_addr) | aux_stride); | |
3607 | I915_WRITE_FW(PLANE_AUX_OFFSET(pipe, plane_id), | |
3608 | (plane_state->aux.y << 16) | plane_state->aux.x); | |
6156a456 CK |
3609 | |
3610 | if (scaler_id >= 0) { | |
3611 | uint32_t ps_ctrl = 0; | |
3612 | ||
3613 | WARN_ON(!dst_w || !dst_h); | |
8e816bb4 | 3614 | ps_ctrl = PS_SCALER_EN | PS_PLANE_SEL(plane_id) | |
6156a456 | 3615 | crtc_state->scaler_state.scalers[scaler_id].mode; |
dd584fc0 VS |
3616 | I915_WRITE_FW(SKL_PS_CTRL(pipe, scaler_id), ps_ctrl); |
3617 | I915_WRITE_FW(SKL_PS_PWR_GATE(pipe, scaler_id), 0); | |
3618 | I915_WRITE_FW(SKL_PS_WIN_POS(pipe, scaler_id), (dst_x << 16) | dst_y); | |
3619 | I915_WRITE_FW(SKL_PS_WIN_SZ(pipe, scaler_id), (dst_w << 16) | dst_h); | |
3620 | I915_WRITE_FW(PLANE_POS(pipe, plane_id), 0); | |
6156a456 | 3621 | } else { |
dd584fc0 | 3622 | I915_WRITE_FW(PLANE_POS(pipe, plane_id), (dst_y << 16) | dst_x); |
6156a456 CK |
3623 | } |
3624 | ||
dd584fc0 VS |
3625 | I915_WRITE_FW(PLANE_SURF(pipe, plane_id), |
3626 | intel_plane_ggtt_offset(plane_state) + surf_addr); | |
70d21f0e | 3627 | |
dd584fc0 VS |
3628 | POSTING_READ_FW(PLANE_SURF(pipe, plane_id)); |
3629 | ||
3630 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
70d21f0e DL |
3631 | } |
3632 | ||
282dbf9b VS |
3633 | static void skylake_disable_primary_plane(struct intel_plane *primary, |
3634 | struct intel_crtc *crtc) | |
17638cd6 | 3635 | { |
282dbf9b VS |
3636 | struct drm_i915_private *dev_priv = to_i915(primary->base.dev); |
3637 | enum plane_id plane_id = primary->id; | |
3638 | enum pipe pipe = primary->pipe; | |
dd584fc0 VS |
3639 | unsigned long irqflags; |
3640 | ||
3641 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); | |
62e0fb88 | 3642 | |
dd584fc0 VS |
3643 | I915_WRITE_FW(PLANE_CTL(pipe, plane_id), 0); |
3644 | I915_WRITE_FW(PLANE_SURF(pipe, plane_id), 0); | |
3645 | POSTING_READ_FW(PLANE_SURF(pipe, plane_id)); | |
3646 | ||
3647 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
a8d201af | 3648 | } |
29b9bde6 | 3649 | |
73974893 ML |
3650 | static int |
3651 | __intel_display_resume(struct drm_device *dev, | |
581e49fe ML |
3652 | struct drm_atomic_state *state, |
3653 | struct drm_modeset_acquire_ctx *ctx) | |
73974893 ML |
3654 | { |
3655 | struct drm_crtc_state *crtc_state; | |
3656 | struct drm_crtc *crtc; | |
3657 | int i, ret; | |
11c22da6 | 3658 | |
aecd36b8 | 3659 | intel_modeset_setup_hw_state(dev, ctx); |
29b74b7f | 3660 | i915_redisable_vga(to_i915(dev)); |
73974893 ML |
3661 | |
3662 | if (!state) | |
3663 | return 0; | |
3664 | ||
aa5e9b47 ML |
3665 | /* |
3666 | * We've duplicated the state, pointers to the old state are invalid. | |
3667 | * | |
3668 | * Don't attempt to use the old state until we commit the duplicated state. | |
3669 | */ | |
3670 | for_each_new_crtc_in_state(state, crtc, crtc_state, i) { | |
73974893 ML |
3671 | /* |
3672 | * Force recalculation even if we restore | |
3673 | * current state. With fast modeset this may not result | |
3674 | * in a modeset when the state is compatible. | |
3675 | */ | |
3676 | crtc_state->mode_changed = true; | |
96a02917 | 3677 | } |
73974893 ML |
3678 | |
3679 | /* ignore any reset values/BIOS leftovers in the WM registers */ | |
602ae835 VS |
3680 | if (!HAS_GMCH_DISPLAY(to_i915(dev))) |
3681 | to_intel_atomic_state(state)->skip_intermediate_wm = true; | |
73974893 | 3682 | |
581e49fe | 3683 | ret = drm_atomic_helper_commit_duplicated_state(state, ctx); |
73974893 ML |
3684 | |
3685 | WARN_ON(ret == -EDEADLK); | |
3686 | return ret; | |
96a02917 VS |
3687 | } |
3688 | ||
4ac2ba2f VS |
3689 | static bool gpu_reset_clobbers_display(struct drm_i915_private *dev_priv) |
3690 | { | |
ae98104b VS |
3691 | return intel_has_gpu_reset(dev_priv) && |
3692 | INTEL_GEN(dev_priv) < 5 && !IS_G4X(dev_priv); | |
4ac2ba2f VS |
3693 | } |
3694 | ||
c033666a | 3695 | void intel_prepare_reset(struct drm_i915_private *dev_priv) |
7514747d | 3696 | { |
73974893 ML |
3697 | struct drm_device *dev = &dev_priv->drm; |
3698 | struct drm_modeset_acquire_ctx *ctx = &dev_priv->reset_ctx; | |
3699 | struct drm_atomic_state *state; | |
3700 | int ret; | |
3701 | ||
ce87ea15 DV |
3702 | |
3703 | /* reset doesn't touch the display */ | |
4f044a88 | 3704 | if (!i915_modparams.force_reset_modeset_test && |
ce87ea15 DV |
3705 | !gpu_reset_clobbers_display(dev_priv)) |
3706 | return; | |
3707 | ||
9db529aa DV |
3708 | /* We have a modeset vs reset deadlock, defensively unbreak it. */ |
3709 | set_bit(I915_RESET_MODESET, &dev_priv->gpu_error.flags); | |
3710 | wake_up_all(&dev_priv->gpu_error.wait_queue); | |
3711 | ||
3712 | if (atomic_read(&dev_priv->gpu_error.pending_fb_pin)) { | |
3713 | DRM_DEBUG_KMS("Modeset potentially stuck, unbreaking through wedging\n"); | |
3714 | i915_gem_set_wedged(dev_priv); | |
3715 | } | |
97154ec2 | 3716 | |
73974893 ML |
3717 | /* |
3718 | * Need mode_config.mutex so that we don't | |
3719 | * trample ongoing ->detect() and whatnot. | |
3720 | */ | |
3721 | mutex_lock(&dev->mode_config.mutex); | |
3722 | drm_modeset_acquire_init(ctx, 0); | |
3723 | while (1) { | |
3724 | ret = drm_modeset_lock_all_ctx(dev, ctx); | |
3725 | if (ret != -EDEADLK) | |
3726 | break; | |
3727 | ||
3728 | drm_modeset_backoff(ctx); | |
3729 | } | |
f98ce92f VS |
3730 | /* |
3731 | * Disabling the crtcs gracefully seems nicer. Also the | |
3732 | * g33 docs say we should at least disable all the planes. | |
3733 | */ | |
73974893 ML |
3734 | state = drm_atomic_helper_duplicate_state(dev, ctx); |
3735 | if (IS_ERR(state)) { | |
3736 | ret = PTR_ERR(state); | |
73974893 | 3737 | DRM_ERROR("Duplicating state failed with %i\n", ret); |
1e5a15d6 | 3738 | return; |
73974893 ML |
3739 | } |
3740 | ||
3741 | ret = drm_atomic_helper_disable_all(dev, ctx); | |
3742 | if (ret) { | |
3743 | DRM_ERROR("Suspending crtc's failed with %i\n", ret); | |
1e5a15d6 ACO |
3744 | drm_atomic_state_put(state); |
3745 | return; | |
73974893 ML |
3746 | } |
3747 | ||
3748 | dev_priv->modeset_restore_state = state; | |
3749 | state->acquire_ctx = ctx; | |
7514747d VS |
3750 | } |
3751 | ||
c033666a | 3752 | void intel_finish_reset(struct drm_i915_private *dev_priv) |
7514747d | 3753 | { |
73974893 ML |
3754 | struct drm_device *dev = &dev_priv->drm; |
3755 | struct drm_modeset_acquire_ctx *ctx = &dev_priv->reset_ctx; | |
3756 | struct drm_atomic_state *state = dev_priv->modeset_restore_state; | |
3757 | int ret; | |
3758 | ||
ce87ea15 | 3759 | /* reset doesn't touch the display */ |
4f044a88 | 3760 | if (!i915_modparams.force_reset_modeset_test && |
ce87ea15 DV |
3761 | !gpu_reset_clobbers_display(dev_priv)) |
3762 | return; | |
3763 | ||
3764 | if (!state) | |
3765 | goto unlock; | |
3766 | ||
73974893 ML |
3767 | dev_priv->modeset_restore_state = NULL; |
3768 | ||
7514747d | 3769 | /* reset doesn't touch the display */ |
4ac2ba2f | 3770 | if (!gpu_reset_clobbers_display(dev_priv)) { |
ce87ea15 DV |
3771 | /* for testing only restore the display */ |
3772 | ret = __intel_display_resume(dev, state, ctx); | |
942d5d0d CW |
3773 | if (ret) |
3774 | DRM_ERROR("Restoring old state failed with %i\n", ret); | |
73974893 ML |
3775 | } else { |
3776 | /* | |
3777 | * The display has been reset as well, | |
3778 | * so need a full re-initialization. | |
3779 | */ | |
3780 | intel_runtime_pm_disable_interrupts(dev_priv); | |
3781 | intel_runtime_pm_enable_interrupts(dev_priv); | |
7514747d | 3782 | |
51f59205 | 3783 | intel_pps_unlock_regs_wa(dev_priv); |
73974893 | 3784 | intel_modeset_init_hw(dev); |
7514747d | 3785 | |
73974893 ML |
3786 | spin_lock_irq(&dev_priv->irq_lock); |
3787 | if (dev_priv->display.hpd_irq_setup) | |
3788 | dev_priv->display.hpd_irq_setup(dev_priv); | |
3789 | spin_unlock_irq(&dev_priv->irq_lock); | |
7514747d | 3790 | |
581e49fe | 3791 | ret = __intel_display_resume(dev, state, ctx); |
73974893 ML |
3792 | if (ret) |
3793 | DRM_ERROR("Restoring old state failed with %i\n", ret); | |
7514747d | 3794 | |
73974893 ML |
3795 | intel_hpd_init(dev_priv); |
3796 | } | |
7514747d | 3797 | |
ce87ea15 DV |
3798 | drm_atomic_state_put(state); |
3799 | unlock: | |
73974893 ML |
3800 | drm_modeset_drop_locks(ctx); |
3801 | drm_modeset_acquire_fini(ctx); | |
3802 | mutex_unlock(&dev->mode_config.mutex); | |
9db529aa DV |
3803 | |
3804 | clear_bit(I915_RESET_MODESET, &dev_priv->gpu_error.flags); | |
7514747d VS |
3805 | } |
3806 | ||
1a15b77b VS |
3807 | static void intel_update_pipe_config(const struct intel_crtc_state *old_crtc_state, |
3808 | const struct intel_crtc_state *new_crtc_state) | |
e30e8f75 | 3809 | { |
1a15b77b | 3810 | struct intel_crtc *crtc = to_intel_crtc(new_crtc_state->base.crtc); |
6315b5d3 | 3811 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
e30e8f75 | 3812 | |
bfd16b2a | 3813 | /* drm_atomic_helper_update_legacy_modeset_state might not be called. */ |
1a15b77b | 3814 | crtc->base.mode = new_crtc_state->base.mode; |
bfd16b2a | 3815 | |
e30e8f75 GP |
3816 | /* |
3817 | * Update pipe size and adjust fitter if needed: the reason for this is | |
3818 | * that in compute_mode_changes we check the native mode (not the pfit | |
3819 | * mode) to see if we can flip rather than do a full mode set. In the | |
3820 | * fastboot case, we'll flip, but if we don't update the pipesrc and | |
3821 | * pfit state, we'll end up with a big fb scanned out into the wrong | |
3822 | * sized surface. | |
e30e8f75 GP |
3823 | */ |
3824 | ||
e30e8f75 | 3825 | I915_WRITE(PIPESRC(crtc->pipe), |
1a15b77b VS |
3826 | ((new_crtc_state->pipe_src_w - 1) << 16) | |
3827 | (new_crtc_state->pipe_src_h - 1)); | |
bfd16b2a ML |
3828 | |
3829 | /* on skylake this is done by detaching scalers */ | |
6315b5d3 | 3830 | if (INTEL_GEN(dev_priv) >= 9) { |
bfd16b2a ML |
3831 | skl_detach_scalers(crtc); |
3832 | ||
1a15b77b | 3833 | if (new_crtc_state->pch_pfit.enabled) |
bfd16b2a | 3834 | skylake_pfit_enable(crtc); |
6e266956 | 3835 | } else if (HAS_PCH_SPLIT(dev_priv)) { |
1a15b77b | 3836 | if (new_crtc_state->pch_pfit.enabled) |
bfd16b2a ML |
3837 | ironlake_pfit_enable(crtc); |
3838 | else if (old_crtc_state->pch_pfit.enabled) | |
3839 | ironlake_pfit_disable(crtc, true); | |
e30e8f75 | 3840 | } |
e30e8f75 GP |
3841 | } |
3842 | ||
4cbe4b2b | 3843 | static void intel_fdi_normal_train(struct intel_crtc *crtc) |
5e84e1a4 | 3844 | { |
4cbe4b2b | 3845 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 3846 | struct drm_i915_private *dev_priv = to_i915(dev); |
4cbe4b2b | 3847 | int pipe = crtc->pipe; |
f0f59a00 VS |
3848 | i915_reg_t reg; |
3849 | u32 temp; | |
5e84e1a4 ZW |
3850 | |
3851 | /* enable normal train */ | |
3852 | reg = FDI_TX_CTL(pipe); | |
3853 | temp = I915_READ(reg); | |
fd6b8f43 | 3854 | if (IS_IVYBRIDGE(dev_priv)) { |
357555c0 JB |
3855 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
3856 | temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE; | |
61e499bf KP |
3857 | } else { |
3858 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3859 | temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE; | |
357555c0 | 3860 | } |
5e84e1a4 ZW |
3861 | I915_WRITE(reg, temp); |
3862 | ||
3863 | reg = FDI_RX_CTL(pipe); | |
3864 | temp = I915_READ(reg); | |
6e266956 | 3865 | if (HAS_PCH_CPT(dev_priv)) { |
5e84e1a4 ZW |
3866 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; |
3867 | temp |= FDI_LINK_TRAIN_NORMAL_CPT; | |
3868 | } else { | |
3869 | temp &= ~FDI_LINK_TRAIN_NONE; | |
3870 | temp |= FDI_LINK_TRAIN_NONE; | |
3871 | } | |
3872 | I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE); | |
3873 | ||
3874 | /* wait one idle pattern time */ | |
3875 | POSTING_READ(reg); | |
3876 | udelay(1000); | |
357555c0 JB |
3877 | |
3878 | /* IVB wants error correction enabled */ | |
fd6b8f43 | 3879 | if (IS_IVYBRIDGE(dev_priv)) |
357555c0 JB |
3880 | I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE | |
3881 | FDI_FE_ERRC_ENABLE); | |
5e84e1a4 ZW |
3882 | } |
3883 | ||
8db9d77b | 3884 | /* The FDI link training functions for ILK/Ibexpeak. */ |
dc4a1094 ACO |
3885 | static void ironlake_fdi_link_train(struct intel_crtc *crtc, |
3886 | const struct intel_crtc_state *crtc_state) | |
8db9d77b | 3887 | { |
4cbe4b2b | 3888 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 3889 | struct drm_i915_private *dev_priv = to_i915(dev); |
4cbe4b2b | 3890 | int pipe = crtc->pipe; |
f0f59a00 VS |
3891 | i915_reg_t reg; |
3892 | u32 temp, tries; | |
8db9d77b | 3893 | |
1c8562f6 | 3894 | /* FDI needs bits from pipe first */ |
0fc932b8 | 3895 | assert_pipe_enabled(dev_priv, pipe); |
0fc932b8 | 3896 | |
e1a44743 AJ |
3897 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
3898 | for train result */ | |
5eddb70b CW |
3899 | reg = FDI_RX_IMR(pipe); |
3900 | temp = I915_READ(reg); | |
e1a44743 AJ |
3901 | temp &= ~FDI_RX_SYMBOL_LOCK; |
3902 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
3903 | I915_WRITE(reg, temp); |
3904 | I915_READ(reg); | |
e1a44743 AJ |
3905 | udelay(150); |
3906 | ||
8db9d77b | 3907 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
3908 | reg = FDI_TX_CTL(pipe); |
3909 | temp = I915_READ(reg); | |
627eb5a3 | 3910 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
dc4a1094 | 3911 | temp |= FDI_DP_PORT_WIDTH(crtc_state->fdi_lanes); |
8db9d77b ZW |
3912 | temp &= ~FDI_LINK_TRAIN_NONE; |
3913 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b | 3914 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 3915 | |
5eddb70b CW |
3916 | reg = FDI_RX_CTL(pipe); |
3917 | temp = I915_READ(reg); | |
8db9d77b ZW |
3918 | temp &= ~FDI_LINK_TRAIN_NONE; |
3919 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b CW |
3920 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
3921 | ||
3922 | POSTING_READ(reg); | |
8db9d77b ZW |
3923 | udelay(150); |
3924 | ||
5b2adf89 | 3925 | /* Ironlake workaround, enable clock pointer after FDI enable*/ |
8f5718a6 DV |
3926 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
3927 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR | | |
3928 | FDI_RX_PHASE_SYNC_POINTER_EN); | |
5b2adf89 | 3929 | |
5eddb70b | 3930 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 3931 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 3932 | temp = I915_READ(reg); |
8db9d77b ZW |
3933 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
3934 | ||
3935 | if ((temp & FDI_RX_BIT_LOCK)) { | |
3936 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
5eddb70b | 3937 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); |
8db9d77b ZW |
3938 | break; |
3939 | } | |
8db9d77b | 3940 | } |
e1a44743 | 3941 | if (tries == 5) |
5eddb70b | 3942 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
3943 | |
3944 | /* Train 2 */ | |
5eddb70b CW |
3945 | reg = FDI_TX_CTL(pipe); |
3946 | temp = I915_READ(reg); | |
8db9d77b ZW |
3947 | temp &= ~FDI_LINK_TRAIN_NONE; |
3948 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 3949 | I915_WRITE(reg, temp); |
8db9d77b | 3950 | |
5eddb70b CW |
3951 | reg = FDI_RX_CTL(pipe); |
3952 | temp = I915_READ(reg); | |
8db9d77b ZW |
3953 | temp &= ~FDI_LINK_TRAIN_NONE; |
3954 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 3955 | I915_WRITE(reg, temp); |
8db9d77b | 3956 | |
5eddb70b CW |
3957 | POSTING_READ(reg); |
3958 | udelay(150); | |
8db9d77b | 3959 | |
5eddb70b | 3960 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 3961 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 3962 | temp = I915_READ(reg); |
8db9d77b ZW |
3963 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
3964 | ||
3965 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
5eddb70b | 3966 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); |
8db9d77b ZW |
3967 | DRM_DEBUG_KMS("FDI train 2 done.\n"); |
3968 | break; | |
3969 | } | |
8db9d77b | 3970 | } |
e1a44743 | 3971 | if (tries == 5) |
5eddb70b | 3972 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
3973 | |
3974 | DRM_DEBUG_KMS("FDI train done\n"); | |
5c5313c8 | 3975 | |
8db9d77b ZW |
3976 | } |
3977 | ||
0206e353 | 3978 | static const int snb_b_fdi_train_param[] = { |
8db9d77b ZW |
3979 | FDI_LINK_TRAIN_400MV_0DB_SNB_B, |
3980 | FDI_LINK_TRAIN_400MV_6DB_SNB_B, | |
3981 | FDI_LINK_TRAIN_600MV_3_5DB_SNB_B, | |
3982 | FDI_LINK_TRAIN_800MV_0DB_SNB_B, | |
3983 | }; | |
3984 | ||
3985 | /* The FDI link training functions for SNB/Cougarpoint. */ | |
dc4a1094 ACO |
3986 | static void gen6_fdi_link_train(struct intel_crtc *crtc, |
3987 | const struct intel_crtc_state *crtc_state) | |
8db9d77b | 3988 | { |
4cbe4b2b | 3989 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 3990 | struct drm_i915_private *dev_priv = to_i915(dev); |
4cbe4b2b | 3991 | int pipe = crtc->pipe; |
f0f59a00 VS |
3992 | i915_reg_t reg; |
3993 | u32 temp, i, retry; | |
8db9d77b | 3994 | |
e1a44743 AJ |
3995 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
3996 | for train result */ | |
5eddb70b CW |
3997 | reg = FDI_RX_IMR(pipe); |
3998 | temp = I915_READ(reg); | |
e1a44743 AJ |
3999 | temp &= ~FDI_RX_SYMBOL_LOCK; |
4000 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
4001 | I915_WRITE(reg, temp); |
4002 | ||
4003 | POSTING_READ(reg); | |
e1a44743 AJ |
4004 | udelay(150); |
4005 | ||
8db9d77b | 4006 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
4007 | reg = FDI_TX_CTL(pipe); |
4008 | temp = I915_READ(reg); | |
627eb5a3 | 4009 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
dc4a1094 | 4010 | temp |= FDI_DP_PORT_WIDTH(crtc_state->fdi_lanes); |
8db9d77b ZW |
4011 | temp &= ~FDI_LINK_TRAIN_NONE; |
4012 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
4013 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
4014 | /* SNB-B */ | |
4015 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
5eddb70b | 4016 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 4017 | |
d74cf324 DV |
4018 | I915_WRITE(FDI_RX_MISC(pipe), |
4019 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
4020 | ||
5eddb70b CW |
4021 | reg = FDI_RX_CTL(pipe); |
4022 | temp = I915_READ(reg); | |
6e266956 | 4023 | if (HAS_PCH_CPT(dev_priv)) { |
8db9d77b ZW |
4024 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; |
4025 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
4026 | } else { | |
4027 | temp &= ~FDI_LINK_TRAIN_NONE; | |
4028 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
4029 | } | |
5eddb70b CW |
4030 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
4031 | ||
4032 | POSTING_READ(reg); | |
8db9d77b ZW |
4033 | udelay(150); |
4034 | ||
0206e353 | 4035 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
4036 | reg = FDI_TX_CTL(pipe); |
4037 | temp = I915_READ(reg); | |
8db9d77b ZW |
4038 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
4039 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
4040 | I915_WRITE(reg, temp); |
4041 | ||
4042 | POSTING_READ(reg); | |
8db9d77b ZW |
4043 | udelay(500); |
4044 | ||
fa37d39e SP |
4045 | for (retry = 0; retry < 5; retry++) { |
4046 | reg = FDI_RX_IIR(pipe); | |
4047 | temp = I915_READ(reg); | |
4048 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
4049 | if (temp & FDI_RX_BIT_LOCK) { | |
4050 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
4051 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
4052 | break; | |
4053 | } | |
4054 | udelay(50); | |
8db9d77b | 4055 | } |
fa37d39e SP |
4056 | if (retry < 5) |
4057 | break; | |
8db9d77b ZW |
4058 | } |
4059 | if (i == 4) | |
5eddb70b | 4060 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
4061 | |
4062 | /* Train 2 */ | |
5eddb70b CW |
4063 | reg = FDI_TX_CTL(pipe); |
4064 | temp = I915_READ(reg); | |
8db9d77b ZW |
4065 | temp &= ~FDI_LINK_TRAIN_NONE; |
4066 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5db94019 | 4067 | if (IS_GEN6(dev_priv)) { |
8db9d77b ZW |
4068 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
4069 | /* SNB-B */ | |
4070 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
4071 | } | |
5eddb70b | 4072 | I915_WRITE(reg, temp); |
8db9d77b | 4073 | |
5eddb70b CW |
4074 | reg = FDI_RX_CTL(pipe); |
4075 | temp = I915_READ(reg); | |
6e266956 | 4076 | if (HAS_PCH_CPT(dev_priv)) { |
8db9d77b ZW |
4077 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; |
4078 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
4079 | } else { | |
4080 | temp &= ~FDI_LINK_TRAIN_NONE; | |
4081 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
4082 | } | |
5eddb70b CW |
4083 | I915_WRITE(reg, temp); |
4084 | ||
4085 | POSTING_READ(reg); | |
8db9d77b ZW |
4086 | udelay(150); |
4087 | ||
0206e353 | 4088 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
4089 | reg = FDI_TX_CTL(pipe); |
4090 | temp = I915_READ(reg); | |
8db9d77b ZW |
4091 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
4092 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
4093 | I915_WRITE(reg, temp); |
4094 | ||
4095 | POSTING_READ(reg); | |
8db9d77b ZW |
4096 | udelay(500); |
4097 | ||
fa37d39e SP |
4098 | for (retry = 0; retry < 5; retry++) { |
4099 | reg = FDI_RX_IIR(pipe); | |
4100 | temp = I915_READ(reg); | |
4101 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
4102 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
4103 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
4104 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
4105 | break; | |
4106 | } | |
4107 | udelay(50); | |
8db9d77b | 4108 | } |
fa37d39e SP |
4109 | if (retry < 5) |
4110 | break; | |
8db9d77b ZW |
4111 | } |
4112 | if (i == 4) | |
5eddb70b | 4113 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
4114 | |
4115 | DRM_DEBUG_KMS("FDI train done.\n"); | |
4116 | } | |
4117 | ||
357555c0 | 4118 | /* Manual link training for Ivy Bridge A0 parts */ |
dc4a1094 ACO |
4119 | static void ivb_manual_fdi_link_train(struct intel_crtc *crtc, |
4120 | const struct intel_crtc_state *crtc_state) | |
357555c0 | 4121 | { |
4cbe4b2b | 4122 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 4123 | struct drm_i915_private *dev_priv = to_i915(dev); |
4cbe4b2b | 4124 | int pipe = crtc->pipe; |
f0f59a00 VS |
4125 | i915_reg_t reg; |
4126 | u32 temp, i, j; | |
357555c0 JB |
4127 | |
4128 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit | |
4129 | for train result */ | |
4130 | reg = FDI_RX_IMR(pipe); | |
4131 | temp = I915_READ(reg); | |
4132 | temp &= ~FDI_RX_SYMBOL_LOCK; | |
4133 | temp &= ~FDI_RX_BIT_LOCK; | |
4134 | I915_WRITE(reg, temp); | |
4135 | ||
4136 | POSTING_READ(reg); | |
4137 | udelay(150); | |
4138 | ||
01a415fd DV |
4139 | DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n", |
4140 | I915_READ(FDI_RX_IIR(pipe))); | |
4141 | ||
139ccd3f JB |
4142 | /* Try each vswing and preemphasis setting twice before moving on */ |
4143 | for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) { | |
4144 | /* disable first in case we need to retry */ | |
4145 | reg = FDI_TX_CTL(pipe); | |
4146 | temp = I915_READ(reg); | |
4147 | temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB); | |
4148 | temp &= ~FDI_TX_ENABLE; | |
4149 | I915_WRITE(reg, temp); | |
357555c0 | 4150 | |
139ccd3f JB |
4151 | reg = FDI_RX_CTL(pipe); |
4152 | temp = I915_READ(reg); | |
4153 | temp &= ~FDI_LINK_TRAIN_AUTO; | |
4154 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
4155 | temp &= ~FDI_RX_ENABLE; | |
4156 | I915_WRITE(reg, temp); | |
357555c0 | 4157 | |
139ccd3f | 4158 | /* enable CPU FDI TX and PCH FDI RX */ |
357555c0 JB |
4159 | reg = FDI_TX_CTL(pipe); |
4160 | temp = I915_READ(reg); | |
139ccd3f | 4161 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
dc4a1094 | 4162 | temp |= FDI_DP_PORT_WIDTH(crtc_state->fdi_lanes); |
139ccd3f | 4163 | temp |= FDI_LINK_TRAIN_PATTERN_1_IVB; |
357555c0 | 4164 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
139ccd3f JB |
4165 | temp |= snb_b_fdi_train_param[j/2]; |
4166 | temp |= FDI_COMPOSITE_SYNC; | |
4167 | I915_WRITE(reg, temp | FDI_TX_ENABLE); | |
357555c0 | 4168 | |
139ccd3f JB |
4169 | I915_WRITE(FDI_RX_MISC(pipe), |
4170 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
357555c0 | 4171 | |
139ccd3f | 4172 | reg = FDI_RX_CTL(pipe); |
357555c0 | 4173 | temp = I915_READ(reg); |
139ccd3f JB |
4174 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; |
4175 | temp |= FDI_COMPOSITE_SYNC; | |
4176 | I915_WRITE(reg, temp | FDI_RX_ENABLE); | |
357555c0 | 4177 | |
139ccd3f JB |
4178 | POSTING_READ(reg); |
4179 | udelay(1); /* should be 0.5us */ | |
357555c0 | 4180 | |
139ccd3f JB |
4181 | for (i = 0; i < 4; i++) { |
4182 | reg = FDI_RX_IIR(pipe); | |
4183 | temp = I915_READ(reg); | |
4184 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 4185 | |
139ccd3f JB |
4186 | if (temp & FDI_RX_BIT_LOCK || |
4187 | (I915_READ(reg) & FDI_RX_BIT_LOCK)) { | |
4188 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
4189 | DRM_DEBUG_KMS("FDI train 1 done, level %i.\n", | |
4190 | i); | |
4191 | break; | |
4192 | } | |
4193 | udelay(1); /* should be 0.5us */ | |
4194 | } | |
4195 | if (i == 4) { | |
4196 | DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2); | |
4197 | continue; | |
4198 | } | |
357555c0 | 4199 | |
139ccd3f | 4200 | /* Train 2 */ |
357555c0 JB |
4201 | reg = FDI_TX_CTL(pipe); |
4202 | temp = I915_READ(reg); | |
139ccd3f JB |
4203 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
4204 | temp |= FDI_LINK_TRAIN_PATTERN_2_IVB; | |
4205 | I915_WRITE(reg, temp); | |
4206 | ||
4207 | reg = FDI_RX_CTL(pipe); | |
4208 | temp = I915_READ(reg); | |
4209 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
4210 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
357555c0 JB |
4211 | I915_WRITE(reg, temp); |
4212 | ||
4213 | POSTING_READ(reg); | |
139ccd3f | 4214 | udelay(2); /* should be 1.5us */ |
357555c0 | 4215 | |
139ccd3f JB |
4216 | for (i = 0; i < 4; i++) { |
4217 | reg = FDI_RX_IIR(pipe); | |
4218 | temp = I915_READ(reg); | |
4219 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 4220 | |
139ccd3f JB |
4221 | if (temp & FDI_RX_SYMBOL_LOCK || |
4222 | (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) { | |
4223 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
4224 | DRM_DEBUG_KMS("FDI train 2 done, level %i.\n", | |
4225 | i); | |
4226 | goto train_done; | |
4227 | } | |
4228 | udelay(2); /* should be 1.5us */ | |
357555c0 | 4229 | } |
139ccd3f JB |
4230 | if (i == 4) |
4231 | DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2); | |
357555c0 | 4232 | } |
357555c0 | 4233 | |
139ccd3f | 4234 | train_done: |
357555c0 JB |
4235 | DRM_DEBUG_KMS("FDI train done.\n"); |
4236 | } | |
4237 | ||
88cefb6c | 4238 | static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc) |
2c07245f | 4239 | { |
88cefb6c | 4240 | struct drm_device *dev = intel_crtc->base.dev; |
fac5e23e | 4241 | struct drm_i915_private *dev_priv = to_i915(dev); |
2c07245f | 4242 | int pipe = intel_crtc->pipe; |
f0f59a00 VS |
4243 | i915_reg_t reg; |
4244 | u32 temp; | |
c64e311e | 4245 | |
c98e9dcf | 4246 | /* enable PCH FDI RX PLL, wait warmup plus DMI latency */ |
5eddb70b CW |
4247 | reg = FDI_RX_CTL(pipe); |
4248 | temp = I915_READ(reg); | |
627eb5a3 | 4249 | temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16)); |
6e3c9717 | 4250 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes); |
dfd07d72 | 4251 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
5eddb70b CW |
4252 | I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE); |
4253 | ||
4254 | POSTING_READ(reg); | |
c98e9dcf JB |
4255 | udelay(200); |
4256 | ||
4257 | /* Switch from Rawclk to PCDclk */ | |
5eddb70b CW |
4258 | temp = I915_READ(reg); |
4259 | I915_WRITE(reg, temp | FDI_PCDCLK); | |
4260 | ||
4261 | POSTING_READ(reg); | |
c98e9dcf JB |
4262 | udelay(200); |
4263 | ||
20749730 PZ |
4264 | /* Enable CPU FDI TX PLL, always on for Ironlake */ |
4265 | reg = FDI_TX_CTL(pipe); | |
4266 | temp = I915_READ(reg); | |
4267 | if ((temp & FDI_TX_PLL_ENABLE) == 0) { | |
4268 | I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE); | |
5eddb70b | 4269 | |
20749730 PZ |
4270 | POSTING_READ(reg); |
4271 | udelay(100); | |
6be4a607 | 4272 | } |
0e23b99d JB |
4273 | } |
4274 | ||
88cefb6c DV |
4275 | static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc) |
4276 | { | |
4277 | struct drm_device *dev = intel_crtc->base.dev; | |
fac5e23e | 4278 | struct drm_i915_private *dev_priv = to_i915(dev); |
88cefb6c | 4279 | int pipe = intel_crtc->pipe; |
f0f59a00 VS |
4280 | i915_reg_t reg; |
4281 | u32 temp; | |
88cefb6c DV |
4282 | |
4283 | /* Switch from PCDclk to Rawclk */ | |
4284 | reg = FDI_RX_CTL(pipe); | |
4285 | temp = I915_READ(reg); | |
4286 | I915_WRITE(reg, temp & ~FDI_PCDCLK); | |
4287 | ||
4288 | /* Disable CPU FDI TX PLL */ | |
4289 | reg = FDI_TX_CTL(pipe); | |
4290 | temp = I915_READ(reg); | |
4291 | I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE); | |
4292 | ||
4293 | POSTING_READ(reg); | |
4294 | udelay(100); | |
4295 | ||
4296 | reg = FDI_RX_CTL(pipe); | |
4297 | temp = I915_READ(reg); | |
4298 | I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE); | |
4299 | ||
4300 | /* Wait for the clocks to turn off. */ | |
4301 | POSTING_READ(reg); | |
4302 | udelay(100); | |
4303 | } | |
4304 | ||
0fc932b8 JB |
4305 | static void ironlake_fdi_disable(struct drm_crtc *crtc) |
4306 | { | |
4307 | struct drm_device *dev = crtc->dev; | |
fac5e23e | 4308 | struct drm_i915_private *dev_priv = to_i915(dev); |
0fc932b8 JB |
4309 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4310 | int pipe = intel_crtc->pipe; | |
f0f59a00 VS |
4311 | i915_reg_t reg; |
4312 | u32 temp; | |
0fc932b8 JB |
4313 | |
4314 | /* disable CPU FDI tx and PCH FDI rx */ | |
4315 | reg = FDI_TX_CTL(pipe); | |
4316 | temp = I915_READ(reg); | |
4317 | I915_WRITE(reg, temp & ~FDI_TX_ENABLE); | |
4318 | POSTING_READ(reg); | |
4319 | ||
4320 | reg = FDI_RX_CTL(pipe); | |
4321 | temp = I915_READ(reg); | |
4322 | temp &= ~(0x7 << 16); | |
dfd07d72 | 4323 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
4324 | I915_WRITE(reg, temp & ~FDI_RX_ENABLE); |
4325 | ||
4326 | POSTING_READ(reg); | |
4327 | udelay(100); | |
4328 | ||
4329 | /* Ironlake workaround, disable clock pointer after downing FDI */ | |
6e266956 | 4330 | if (HAS_PCH_IBX(dev_priv)) |
6f06ce18 | 4331 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
0fc932b8 JB |
4332 | |
4333 | /* still set train pattern 1 */ | |
4334 | reg = FDI_TX_CTL(pipe); | |
4335 | temp = I915_READ(reg); | |
4336 | temp &= ~FDI_LINK_TRAIN_NONE; | |
4337 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
4338 | I915_WRITE(reg, temp); | |
4339 | ||
4340 | reg = FDI_RX_CTL(pipe); | |
4341 | temp = I915_READ(reg); | |
6e266956 | 4342 | if (HAS_PCH_CPT(dev_priv)) { |
0fc932b8 JB |
4343 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; |
4344 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
4345 | } else { | |
4346 | temp &= ~FDI_LINK_TRAIN_NONE; | |
4347 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
4348 | } | |
4349 | /* BPC in FDI rx is consistent with that in PIPECONF */ | |
4350 | temp &= ~(0x07 << 16); | |
dfd07d72 | 4351 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
4352 | I915_WRITE(reg, temp); |
4353 | ||
4354 | POSTING_READ(reg); | |
4355 | udelay(100); | |
4356 | } | |
4357 | ||
49d73912 | 4358 | bool intel_has_pending_fb_unpin(struct drm_i915_private *dev_priv) |
5dce5b93 | 4359 | { |
fa05887a DV |
4360 | struct drm_crtc *crtc; |
4361 | bool cleanup_done; | |
4362 | ||
4363 | drm_for_each_crtc(crtc, &dev_priv->drm) { | |
4364 | struct drm_crtc_commit *commit; | |
4365 | spin_lock(&crtc->commit_lock); | |
4366 | commit = list_first_entry_or_null(&crtc->commit_list, | |
4367 | struct drm_crtc_commit, commit_entry); | |
4368 | cleanup_done = commit ? | |
4369 | try_wait_for_completion(&commit->cleanup_done) : true; | |
4370 | spin_unlock(&crtc->commit_lock); | |
4371 | ||
4372 | if (cleanup_done) | |
5dce5b93 CW |
4373 | continue; |
4374 | ||
fa05887a | 4375 | drm_crtc_wait_one_vblank(crtc); |
5dce5b93 CW |
4376 | |
4377 | return true; | |
4378 | } | |
4379 | ||
4380 | return false; | |
4381 | } | |
4382 | ||
b7076546 | 4383 | void lpt_disable_iclkip(struct drm_i915_private *dev_priv) |
060f02d8 VS |
4384 | { |
4385 | u32 temp; | |
4386 | ||
4387 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE); | |
4388 | ||
4389 | mutex_lock(&dev_priv->sb_lock); | |
4390 | ||
4391 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); | |
4392 | temp |= SBI_SSCCTL_DISABLE; | |
4393 | intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK); | |
4394 | ||
4395 | mutex_unlock(&dev_priv->sb_lock); | |
4396 | } | |
4397 | ||
e615efe4 | 4398 | /* Program iCLKIP clock to the desired frequency */ |
0dcdc382 | 4399 | static void lpt_program_iclkip(struct intel_crtc *crtc) |
e615efe4 | 4400 | { |
0dcdc382 ACO |
4401 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
4402 | int clock = crtc->config->base.adjusted_mode.crtc_clock; | |
e615efe4 ED |
4403 | u32 divsel, phaseinc, auxdiv, phasedir = 0; |
4404 | u32 temp; | |
4405 | ||
060f02d8 | 4406 | lpt_disable_iclkip(dev_priv); |
e615efe4 | 4407 | |
64b46a06 VS |
4408 | /* The iCLK virtual clock root frequency is in MHz, |
4409 | * but the adjusted_mode->crtc_clock in in KHz. To get the | |
4410 | * divisors, it is necessary to divide one by another, so we | |
4411 | * convert the virtual clock precision to KHz here for higher | |
4412 | * precision. | |
4413 | */ | |
4414 | for (auxdiv = 0; auxdiv < 2; auxdiv++) { | |
e615efe4 ED |
4415 | u32 iclk_virtual_root_freq = 172800 * 1000; |
4416 | u32 iclk_pi_range = 64; | |
64b46a06 | 4417 | u32 desired_divisor; |
e615efe4 | 4418 | |
64b46a06 VS |
4419 | desired_divisor = DIV_ROUND_CLOSEST(iclk_virtual_root_freq, |
4420 | clock << auxdiv); | |
4421 | divsel = (desired_divisor / iclk_pi_range) - 2; | |
4422 | phaseinc = desired_divisor % iclk_pi_range; | |
e615efe4 | 4423 | |
64b46a06 VS |
4424 | /* |
4425 | * Near 20MHz is a corner case which is | |
4426 | * out of range for the 7-bit divisor | |
4427 | */ | |
4428 | if (divsel <= 0x7f) | |
4429 | break; | |
e615efe4 ED |
4430 | } |
4431 | ||
4432 | /* This should not happen with any sane values */ | |
4433 | WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) & | |
4434 | ~SBI_SSCDIVINTPHASE_DIVSEL_MASK); | |
4435 | WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) & | |
4436 | ~SBI_SSCDIVINTPHASE_INCVAL_MASK); | |
4437 | ||
4438 | DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n", | |
12d7ceed | 4439 | clock, |
e615efe4 ED |
4440 | auxdiv, |
4441 | divsel, | |
4442 | phasedir, | |
4443 | phaseinc); | |
4444 | ||
060f02d8 VS |
4445 | mutex_lock(&dev_priv->sb_lock); |
4446 | ||
e615efe4 | 4447 | /* Program SSCDIVINTPHASE6 */ |
988d6ee8 | 4448 | temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK); |
e615efe4 ED |
4449 | temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK; |
4450 | temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel); | |
4451 | temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK; | |
4452 | temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc); | |
4453 | temp |= SBI_SSCDIVINTPHASE_DIR(phasedir); | |
4454 | temp |= SBI_SSCDIVINTPHASE_PROPAGATE; | |
988d6ee8 | 4455 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK); |
e615efe4 ED |
4456 | |
4457 | /* Program SSCAUXDIV */ | |
988d6ee8 | 4458 | temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK); |
e615efe4 ED |
4459 | temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1); |
4460 | temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv); | |
988d6ee8 | 4461 | intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK); |
e615efe4 ED |
4462 | |
4463 | /* Enable modulator and associated divider */ | |
988d6ee8 | 4464 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); |
e615efe4 | 4465 | temp &= ~SBI_SSCCTL_DISABLE; |
988d6ee8 | 4466 | intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK); |
e615efe4 | 4467 | |
060f02d8 VS |
4468 | mutex_unlock(&dev_priv->sb_lock); |
4469 | ||
e615efe4 ED |
4470 | /* Wait for initialization time */ |
4471 | udelay(24); | |
4472 | ||
4473 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE); | |
4474 | } | |
4475 | ||
8802e5b6 VS |
4476 | int lpt_get_iclkip(struct drm_i915_private *dev_priv) |
4477 | { | |
4478 | u32 divsel, phaseinc, auxdiv; | |
4479 | u32 iclk_virtual_root_freq = 172800 * 1000; | |
4480 | u32 iclk_pi_range = 64; | |
4481 | u32 desired_divisor; | |
4482 | u32 temp; | |
4483 | ||
4484 | if ((I915_READ(PIXCLK_GATE) & PIXCLK_GATE_UNGATE) == 0) | |
4485 | return 0; | |
4486 | ||
4487 | mutex_lock(&dev_priv->sb_lock); | |
4488 | ||
4489 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); | |
4490 | if (temp & SBI_SSCCTL_DISABLE) { | |
4491 | mutex_unlock(&dev_priv->sb_lock); | |
4492 | return 0; | |
4493 | } | |
4494 | ||
4495 | temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK); | |
4496 | divsel = (temp & SBI_SSCDIVINTPHASE_DIVSEL_MASK) >> | |
4497 | SBI_SSCDIVINTPHASE_DIVSEL_SHIFT; | |
4498 | phaseinc = (temp & SBI_SSCDIVINTPHASE_INCVAL_MASK) >> | |
4499 | SBI_SSCDIVINTPHASE_INCVAL_SHIFT; | |
4500 | ||
4501 | temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK); | |
4502 | auxdiv = (temp & SBI_SSCAUXDIV_FINALDIV2SEL_MASK) >> | |
4503 | SBI_SSCAUXDIV_FINALDIV2SEL_SHIFT; | |
4504 | ||
4505 | mutex_unlock(&dev_priv->sb_lock); | |
4506 | ||
4507 | desired_divisor = (divsel + 2) * iclk_pi_range + phaseinc; | |
4508 | ||
4509 | return DIV_ROUND_CLOSEST(iclk_virtual_root_freq, | |
4510 | desired_divisor << auxdiv); | |
4511 | } | |
4512 | ||
275f01b2 DV |
4513 | static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc, |
4514 | enum pipe pch_transcoder) | |
4515 | { | |
4516 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 4517 | struct drm_i915_private *dev_priv = to_i915(dev); |
6e3c9717 | 4518 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
275f01b2 DV |
4519 | |
4520 | I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder), | |
4521 | I915_READ(HTOTAL(cpu_transcoder))); | |
4522 | I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder), | |
4523 | I915_READ(HBLANK(cpu_transcoder))); | |
4524 | I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder), | |
4525 | I915_READ(HSYNC(cpu_transcoder))); | |
4526 | ||
4527 | I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder), | |
4528 | I915_READ(VTOTAL(cpu_transcoder))); | |
4529 | I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder), | |
4530 | I915_READ(VBLANK(cpu_transcoder))); | |
4531 | I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder), | |
4532 | I915_READ(VSYNC(cpu_transcoder))); | |
4533 | I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder), | |
4534 | I915_READ(VSYNCSHIFT(cpu_transcoder))); | |
4535 | } | |
4536 | ||
003632d9 | 4537 | static void cpt_set_fdi_bc_bifurcation(struct drm_device *dev, bool enable) |
1fbc0d78 | 4538 | { |
fac5e23e | 4539 | struct drm_i915_private *dev_priv = to_i915(dev); |
1fbc0d78 DV |
4540 | uint32_t temp; |
4541 | ||
4542 | temp = I915_READ(SOUTH_CHICKEN1); | |
003632d9 | 4543 | if (!!(temp & FDI_BC_BIFURCATION_SELECT) == enable) |
1fbc0d78 DV |
4544 | return; |
4545 | ||
4546 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE); | |
4547 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE); | |
4548 | ||
003632d9 ACO |
4549 | temp &= ~FDI_BC_BIFURCATION_SELECT; |
4550 | if (enable) | |
4551 | temp |= FDI_BC_BIFURCATION_SELECT; | |
4552 | ||
4553 | DRM_DEBUG_KMS("%sabling fdi C rx\n", enable ? "en" : "dis"); | |
1fbc0d78 DV |
4554 | I915_WRITE(SOUTH_CHICKEN1, temp); |
4555 | POSTING_READ(SOUTH_CHICKEN1); | |
4556 | } | |
4557 | ||
4558 | static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc) | |
4559 | { | |
4560 | struct drm_device *dev = intel_crtc->base.dev; | |
1fbc0d78 DV |
4561 | |
4562 | switch (intel_crtc->pipe) { | |
4563 | case PIPE_A: | |
4564 | break; | |
4565 | case PIPE_B: | |
6e3c9717 | 4566 | if (intel_crtc->config->fdi_lanes > 2) |
003632d9 | 4567 | cpt_set_fdi_bc_bifurcation(dev, false); |
1fbc0d78 | 4568 | else |
003632d9 | 4569 | cpt_set_fdi_bc_bifurcation(dev, true); |
1fbc0d78 DV |
4570 | |
4571 | break; | |
4572 | case PIPE_C: | |
003632d9 | 4573 | cpt_set_fdi_bc_bifurcation(dev, true); |
1fbc0d78 DV |
4574 | |
4575 | break; | |
4576 | default: | |
4577 | BUG(); | |
4578 | } | |
4579 | } | |
4580 | ||
c48b5305 VS |
4581 | /* Return which DP Port should be selected for Transcoder DP control */ |
4582 | static enum port | |
4cbe4b2b | 4583 | intel_trans_dp_port_sel(struct intel_crtc *crtc) |
c48b5305 | 4584 | { |
4cbe4b2b | 4585 | struct drm_device *dev = crtc->base.dev; |
c48b5305 VS |
4586 | struct intel_encoder *encoder; |
4587 | ||
4cbe4b2b | 4588 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) { |
cca0502b | 4589 | if (encoder->type == INTEL_OUTPUT_DP || |
c48b5305 VS |
4590 | encoder->type == INTEL_OUTPUT_EDP) |
4591 | return enc_to_dig_port(&encoder->base)->port; | |
4592 | } | |
4593 | ||
4594 | return -1; | |
4595 | } | |
4596 | ||
f67a559d JB |
4597 | /* |
4598 | * Enable PCH resources required for PCH ports: | |
4599 | * - PCH PLLs | |
4600 | * - FDI training & RX/TX | |
4601 | * - update transcoder timings | |
4602 | * - DP transcoding bits | |
4603 | * - transcoder | |
4604 | */ | |
2ce42273 | 4605 | static void ironlake_pch_enable(const struct intel_crtc_state *crtc_state) |
0e23b99d | 4606 | { |
2ce42273 | 4607 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); |
4cbe4b2b | 4608 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 4609 | struct drm_i915_private *dev_priv = to_i915(dev); |
4cbe4b2b | 4610 | int pipe = crtc->pipe; |
f0f59a00 | 4611 | u32 temp; |
2c07245f | 4612 | |
ab9412ba | 4613 | assert_pch_transcoder_disabled(dev_priv, pipe); |
e7e164db | 4614 | |
fd6b8f43 | 4615 | if (IS_IVYBRIDGE(dev_priv)) |
4cbe4b2b | 4616 | ivybridge_update_fdi_bc_bifurcation(crtc); |
1fbc0d78 | 4617 | |
cd986abb DV |
4618 | /* Write the TU size bits before fdi link training, so that error |
4619 | * detection works. */ | |
4620 | I915_WRITE(FDI_RX_TUSIZE1(pipe), | |
4621 | I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK); | |
4622 | ||
c98e9dcf | 4623 | /* For PCH output, training FDI link */ |
dc4a1094 | 4624 | dev_priv->display.fdi_link_train(crtc, crtc_state); |
2c07245f | 4625 | |
3ad8a208 DV |
4626 | /* We need to program the right clock selection before writing the pixel |
4627 | * mutliplier into the DPLL. */ | |
6e266956 | 4628 | if (HAS_PCH_CPT(dev_priv)) { |
ee7b9f93 | 4629 | u32 sel; |
4b645f14 | 4630 | |
c98e9dcf | 4631 | temp = I915_READ(PCH_DPLL_SEL); |
11887397 DV |
4632 | temp |= TRANS_DPLL_ENABLE(pipe); |
4633 | sel = TRANS_DPLLB_SEL(pipe); | |
2ce42273 | 4634 | if (crtc_state->shared_dpll == |
8106ddbd | 4635 | intel_get_shared_dpll_by_id(dev_priv, DPLL_ID_PCH_PLL_B)) |
ee7b9f93 JB |
4636 | temp |= sel; |
4637 | else | |
4638 | temp &= ~sel; | |
c98e9dcf | 4639 | I915_WRITE(PCH_DPLL_SEL, temp); |
c98e9dcf | 4640 | } |
5eddb70b | 4641 | |
3ad8a208 DV |
4642 | /* XXX: pch pll's can be enabled any time before we enable the PCH |
4643 | * transcoder, and we actually should do this to not upset any PCH | |
4644 | * transcoder that already use the clock when we share it. | |
4645 | * | |
4646 | * Note that enable_shared_dpll tries to do the right thing, but | |
4647 | * get_shared_dpll unconditionally resets the pll - we need that to have | |
4648 | * the right LVDS enable sequence. */ | |
4cbe4b2b | 4649 | intel_enable_shared_dpll(crtc); |
3ad8a208 | 4650 | |
d9b6cb56 JB |
4651 | /* set transcoder timing, panel must allow it */ |
4652 | assert_panel_unlocked(dev_priv, pipe); | |
4cbe4b2b | 4653 | ironlake_pch_transcoder_set_timings(crtc, pipe); |
8db9d77b | 4654 | |
303b81e0 | 4655 | intel_fdi_normal_train(crtc); |
5e84e1a4 | 4656 | |
c98e9dcf | 4657 | /* For PCH DP, enable TRANS_DP_CTL */ |
6e266956 | 4658 | if (HAS_PCH_CPT(dev_priv) && |
2ce42273 | 4659 | intel_crtc_has_dp_encoder(crtc_state)) { |
9c4edaee | 4660 | const struct drm_display_mode *adjusted_mode = |
2ce42273 | 4661 | &crtc_state->base.adjusted_mode; |
dfd07d72 | 4662 | u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5; |
f0f59a00 | 4663 | i915_reg_t reg = TRANS_DP_CTL(pipe); |
5eddb70b CW |
4664 | temp = I915_READ(reg); |
4665 | temp &= ~(TRANS_DP_PORT_SEL_MASK | | |
220cad3c EA |
4666 | TRANS_DP_SYNC_MASK | |
4667 | TRANS_DP_BPC_MASK); | |
e3ef4479 | 4668 | temp |= TRANS_DP_OUTPUT_ENABLE; |
9325c9f0 | 4669 | temp |= bpc << 9; /* same format but at 11:9 */ |
c98e9dcf | 4670 | |
9c4edaee | 4671 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
5eddb70b | 4672 | temp |= TRANS_DP_HSYNC_ACTIVE_HIGH; |
9c4edaee | 4673 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
5eddb70b | 4674 | temp |= TRANS_DP_VSYNC_ACTIVE_HIGH; |
c98e9dcf JB |
4675 | |
4676 | switch (intel_trans_dp_port_sel(crtc)) { | |
c48b5305 | 4677 | case PORT_B: |
5eddb70b | 4678 | temp |= TRANS_DP_PORT_SEL_B; |
c98e9dcf | 4679 | break; |
c48b5305 | 4680 | case PORT_C: |
5eddb70b | 4681 | temp |= TRANS_DP_PORT_SEL_C; |
c98e9dcf | 4682 | break; |
c48b5305 | 4683 | case PORT_D: |
5eddb70b | 4684 | temp |= TRANS_DP_PORT_SEL_D; |
c98e9dcf JB |
4685 | break; |
4686 | default: | |
e95d41e1 | 4687 | BUG(); |
32f9d658 | 4688 | } |
2c07245f | 4689 | |
5eddb70b | 4690 | I915_WRITE(reg, temp); |
6be4a607 | 4691 | } |
b52eb4dc | 4692 | |
b8a4f404 | 4693 | ironlake_enable_pch_transcoder(dev_priv, pipe); |
f67a559d JB |
4694 | } |
4695 | ||
2ce42273 | 4696 | static void lpt_pch_enable(const struct intel_crtc_state *crtc_state) |
1507e5bd | 4697 | { |
2ce42273 | 4698 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); |
0dcdc382 | 4699 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
2ce42273 | 4700 | enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; |
1507e5bd | 4701 | |
a2196033 | 4702 | assert_pch_transcoder_disabled(dev_priv, PIPE_A); |
1507e5bd | 4703 | |
8c52b5e8 | 4704 | lpt_program_iclkip(crtc); |
1507e5bd | 4705 | |
0540e488 | 4706 | /* Set transcoder timing. */ |
0dcdc382 | 4707 | ironlake_pch_transcoder_set_timings(crtc, PIPE_A); |
1507e5bd | 4708 | |
937bb610 | 4709 | lpt_enable_pch_transcoder(dev_priv, cpu_transcoder); |
f67a559d JB |
4710 | } |
4711 | ||
a1520318 | 4712 | static void cpt_verify_modeset(struct drm_device *dev, int pipe) |
d4270e57 | 4713 | { |
fac5e23e | 4714 | struct drm_i915_private *dev_priv = to_i915(dev); |
f0f59a00 | 4715 | i915_reg_t dslreg = PIPEDSL(pipe); |
d4270e57 JB |
4716 | u32 temp; |
4717 | ||
4718 | temp = I915_READ(dslreg); | |
4719 | udelay(500); | |
4720 | if (wait_for(I915_READ(dslreg) != temp, 5)) { | |
d4270e57 | 4721 | if (wait_for(I915_READ(dslreg) != temp, 5)) |
84f44ce7 | 4722 | DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe)); |
d4270e57 JB |
4723 | } |
4724 | } | |
4725 | ||
86adf9d7 ML |
4726 | static int |
4727 | skl_update_scaler(struct intel_crtc_state *crtc_state, bool force_detach, | |
d96a7d2a | 4728 | unsigned int scaler_user, int *scaler_id, |
86adf9d7 | 4729 | int src_w, int src_h, int dst_w, int dst_h) |
a1b2278e | 4730 | { |
86adf9d7 ML |
4731 | struct intel_crtc_scaler_state *scaler_state = |
4732 | &crtc_state->scaler_state; | |
4733 | struct intel_crtc *intel_crtc = | |
4734 | to_intel_crtc(crtc_state->base.crtc); | |
7f58cbb1 MK |
4735 | struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev); |
4736 | const struct drm_display_mode *adjusted_mode = | |
4737 | &crtc_state->base.adjusted_mode; | |
a1b2278e | 4738 | int need_scaling; |
6156a456 | 4739 | |
d96a7d2a VS |
4740 | /* |
4741 | * Src coordinates are already rotated by 270 degrees for | |
4742 | * the 90/270 degree plane rotation cases (to match the | |
4743 | * GTT mapping), hence no need to account for rotation here. | |
4744 | */ | |
4745 | need_scaling = src_w != dst_w || src_h != dst_h; | |
a1b2278e | 4746 | |
e5c05931 SS |
4747 | if (crtc_state->ycbcr420 && scaler_user == SKL_CRTC_INDEX) |
4748 | need_scaling = true; | |
4749 | ||
7f58cbb1 MK |
4750 | /* |
4751 | * Scaling/fitting not supported in IF-ID mode in GEN9+ | |
4752 | * TODO: Interlace fetch mode doesn't support YUV420 planar formats. | |
4753 | * Once NV12 is enabled, handle it here while allocating scaler | |
4754 | * for NV12. | |
4755 | */ | |
4756 | if (INTEL_GEN(dev_priv) >= 9 && crtc_state->base.enable && | |
4757 | need_scaling && adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { | |
4758 | DRM_DEBUG_KMS("Pipe/Plane scaling not supported with IF-ID mode\n"); | |
4759 | return -EINVAL; | |
4760 | } | |
4761 | ||
a1b2278e CK |
4762 | /* |
4763 | * if plane is being disabled or scaler is no more required or force detach | |
4764 | * - free scaler binded to this plane/crtc | |
4765 | * - in order to do this, update crtc->scaler_usage | |
4766 | * | |
4767 | * Here scaler state in crtc_state is set free so that | |
4768 | * scaler can be assigned to other user. Actual register | |
4769 | * update to free the scaler is done in plane/panel-fit programming. | |
4770 | * For this purpose crtc/plane_state->scaler_id isn't reset here. | |
4771 | */ | |
86adf9d7 | 4772 | if (force_detach || !need_scaling) { |
a1b2278e | 4773 | if (*scaler_id >= 0) { |
86adf9d7 | 4774 | scaler_state->scaler_users &= ~(1 << scaler_user); |
a1b2278e CK |
4775 | scaler_state->scalers[*scaler_id].in_use = 0; |
4776 | ||
86adf9d7 ML |
4777 | DRM_DEBUG_KMS("scaler_user index %u.%u: " |
4778 | "Staged freeing scaler id %d scaler_users = 0x%x\n", | |
4779 | intel_crtc->pipe, scaler_user, *scaler_id, | |
a1b2278e CK |
4780 | scaler_state->scaler_users); |
4781 | *scaler_id = -1; | |
4782 | } | |
4783 | return 0; | |
4784 | } | |
4785 | ||
4786 | /* range checks */ | |
4787 | if (src_w < SKL_MIN_SRC_W || src_h < SKL_MIN_SRC_H || | |
4788 | dst_w < SKL_MIN_DST_W || dst_h < SKL_MIN_DST_H || | |
4789 | ||
4790 | src_w > SKL_MAX_SRC_W || src_h > SKL_MAX_SRC_H || | |
4791 | dst_w > SKL_MAX_DST_W || dst_h > SKL_MAX_DST_H) { | |
86adf9d7 | 4792 | DRM_DEBUG_KMS("scaler_user index %u.%u: src %ux%u dst %ux%u " |
a1b2278e | 4793 | "size is out of scaler range\n", |
86adf9d7 | 4794 | intel_crtc->pipe, scaler_user, src_w, src_h, dst_w, dst_h); |
a1b2278e CK |
4795 | return -EINVAL; |
4796 | } | |
4797 | ||
86adf9d7 ML |
4798 | /* mark this plane as a scaler user in crtc_state */ |
4799 | scaler_state->scaler_users |= (1 << scaler_user); | |
4800 | DRM_DEBUG_KMS("scaler_user index %u.%u: " | |
4801 | "staged scaling request for %ux%u->%ux%u scaler_users = 0x%x\n", | |
4802 | intel_crtc->pipe, scaler_user, src_w, src_h, dst_w, dst_h, | |
4803 | scaler_state->scaler_users); | |
4804 | ||
4805 | return 0; | |
4806 | } | |
4807 | ||
4808 | /** | |
4809 | * skl_update_scaler_crtc - Stages update to scaler state for a given crtc. | |
4810 | * | |
4811 | * @state: crtc's scaler state | |
86adf9d7 ML |
4812 | * |
4813 | * Return | |
4814 | * 0 - scaler_usage updated successfully | |
4815 | * error - requested scaling cannot be supported or other error condition | |
4816 | */ | |
e435d6e5 | 4817 | int skl_update_scaler_crtc(struct intel_crtc_state *state) |
86adf9d7 | 4818 | { |
7c5f93b0 | 4819 | const struct drm_display_mode *adjusted_mode = &state->base.adjusted_mode; |
86adf9d7 | 4820 | |
e435d6e5 | 4821 | return skl_update_scaler(state, !state->base.active, SKL_CRTC_INDEX, |
d96a7d2a | 4822 | &state->scaler_state.scaler_id, |
86adf9d7 | 4823 | state->pipe_src_w, state->pipe_src_h, |
aad941d5 | 4824 | adjusted_mode->crtc_hdisplay, adjusted_mode->crtc_vdisplay); |
86adf9d7 ML |
4825 | } |
4826 | ||
4827 | /** | |
4828 | * skl_update_scaler_plane - Stages update to scaler state for a given plane. | |
4829 | * | |
4830 | * @state: crtc's scaler state | |
86adf9d7 ML |
4831 | * @plane_state: atomic plane state to update |
4832 | * | |
4833 | * Return | |
4834 | * 0 - scaler_usage updated successfully | |
4835 | * error - requested scaling cannot be supported or other error condition | |
4836 | */ | |
da20eabd ML |
4837 | static int skl_update_scaler_plane(struct intel_crtc_state *crtc_state, |
4838 | struct intel_plane_state *plane_state) | |
86adf9d7 ML |
4839 | { |
4840 | ||
da20eabd ML |
4841 | struct intel_plane *intel_plane = |
4842 | to_intel_plane(plane_state->base.plane); | |
86adf9d7 ML |
4843 | struct drm_framebuffer *fb = plane_state->base.fb; |
4844 | int ret; | |
4845 | ||
936e71e3 | 4846 | bool force_detach = !fb || !plane_state->base.visible; |
86adf9d7 | 4847 | |
86adf9d7 ML |
4848 | ret = skl_update_scaler(crtc_state, force_detach, |
4849 | drm_plane_index(&intel_plane->base), | |
4850 | &plane_state->scaler_id, | |
936e71e3 VS |
4851 | drm_rect_width(&plane_state->base.src) >> 16, |
4852 | drm_rect_height(&plane_state->base.src) >> 16, | |
4853 | drm_rect_width(&plane_state->base.dst), | |
4854 | drm_rect_height(&plane_state->base.dst)); | |
86adf9d7 ML |
4855 | |
4856 | if (ret || plane_state->scaler_id < 0) | |
4857 | return ret; | |
4858 | ||
a1b2278e | 4859 | /* check colorkey */ |
818ed961 | 4860 | if (plane_state->ckey.flags != I915_SET_COLORKEY_NONE) { |
72660ce0 VS |
4861 | DRM_DEBUG_KMS("[PLANE:%d:%s] scaling with color key not allowed", |
4862 | intel_plane->base.base.id, | |
4863 | intel_plane->base.name); | |
a1b2278e CK |
4864 | return -EINVAL; |
4865 | } | |
4866 | ||
4867 | /* Check src format */ | |
438b74a5 | 4868 | switch (fb->format->format) { |
86adf9d7 ML |
4869 | case DRM_FORMAT_RGB565: |
4870 | case DRM_FORMAT_XBGR8888: | |
4871 | case DRM_FORMAT_XRGB8888: | |
4872 | case DRM_FORMAT_ABGR8888: | |
4873 | case DRM_FORMAT_ARGB8888: | |
4874 | case DRM_FORMAT_XRGB2101010: | |
4875 | case DRM_FORMAT_XBGR2101010: | |
4876 | case DRM_FORMAT_YUYV: | |
4877 | case DRM_FORMAT_YVYU: | |
4878 | case DRM_FORMAT_UYVY: | |
4879 | case DRM_FORMAT_VYUY: | |
4880 | break; | |
4881 | default: | |
72660ce0 VS |
4882 | DRM_DEBUG_KMS("[PLANE:%d:%s] FB:%d unsupported scaling format 0x%x\n", |
4883 | intel_plane->base.base.id, intel_plane->base.name, | |
438b74a5 | 4884 | fb->base.id, fb->format->format); |
86adf9d7 | 4885 | return -EINVAL; |
a1b2278e CK |
4886 | } |
4887 | ||
a1b2278e CK |
4888 | return 0; |
4889 | } | |
4890 | ||
e435d6e5 ML |
4891 | static void skylake_scaler_disable(struct intel_crtc *crtc) |
4892 | { | |
4893 | int i; | |
4894 | ||
4895 | for (i = 0; i < crtc->num_scalers; i++) | |
4896 | skl_detach_scaler(crtc, i); | |
4897 | } | |
4898 | ||
4899 | static void skylake_pfit_enable(struct intel_crtc *crtc) | |
bd2e244f JB |
4900 | { |
4901 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 4902 | struct drm_i915_private *dev_priv = to_i915(dev); |
bd2e244f | 4903 | int pipe = crtc->pipe; |
a1b2278e CK |
4904 | struct intel_crtc_scaler_state *scaler_state = |
4905 | &crtc->config->scaler_state; | |
4906 | ||
6e3c9717 | 4907 | if (crtc->config->pch_pfit.enabled) { |
a1b2278e CK |
4908 | int id; |
4909 | ||
c3f8ad57 | 4910 | if (WARN_ON(crtc->config->scaler_state.scaler_id < 0)) |
a1b2278e | 4911 | return; |
a1b2278e CK |
4912 | |
4913 | id = scaler_state->scaler_id; | |
4914 | I915_WRITE(SKL_PS_CTRL(pipe, id), PS_SCALER_EN | | |
4915 | PS_FILTER_MEDIUM | scaler_state->scalers[id].mode); | |
4916 | I915_WRITE(SKL_PS_WIN_POS(pipe, id), crtc->config->pch_pfit.pos); | |
4917 | I915_WRITE(SKL_PS_WIN_SZ(pipe, id), crtc->config->pch_pfit.size); | |
bd2e244f JB |
4918 | } |
4919 | } | |
4920 | ||
b074cec8 JB |
4921 | static void ironlake_pfit_enable(struct intel_crtc *crtc) |
4922 | { | |
4923 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 4924 | struct drm_i915_private *dev_priv = to_i915(dev); |
b074cec8 JB |
4925 | int pipe = crtc->pipe; |
4926 | ||
6e3c9717 | 4927 | if (crtc->config->pch_pfit.enabled) { |
b074cec8 JB |
4928 | /* Force use of hard-coded filter coefficients |
4929 | * as some pre-programmed values are broken, | |
4930 | * e.g. x201. | |
4931 | */ | |
fd6b8f43 | 4932 | if (IS_IVYBRIDGE(dev_priv) || IS_HASWELL(dev_priv)) |
b074cec8 JB |
4933 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 | |
4934 | PF_PIPE_SEL_IVB(pipe)); | |
4935 | else | |
4936 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3); | |
6e3c9717 ACO |
4937 | I915_WRITE(PF_WIN_POS(pipe), crtc->config->pch_pfit.pos); |
4938 | I915_WRITE(PF_WIN_SZ(pipe), crtc->config->pch_pfit.size); | |
d4270e57 JB |
4939 | } |
4940 | } | |
4941 | ||
20bc8673 | 4942 | void hsw_enable_ips(struct intel_crtc *crtc) |
d77e4531 | 4943 | { |
cea165c3 | 4944 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 4945 | struct drm_i915_private *dev_priv = to_i915(dev); |
d77e4531 | 4946 | |
6e3c9717 | 4947 | if (!crtc->config->ips_enabled) |
d77e4531 PZ |
4948 | return; |
4949 | ||
307e4498 ML |
4950 | /* |
4951 | * We can only enable IPS after we enable a plane and wait for a vblank | |
4952 | * This function is called from post_plane_update, which is run after | |
4953 | * a vblank wait. | |
4954 | */ | |
cea165c3 | 4955 | |
d77e4531 | 4956 | assert_plane_enabled(dev_priv, crtc->plane); |
8652744b | 4957 | if (IS_BROADWELL(dev_priv)) { |
2a114cc1 | 4958 | mutex_lock(&dev_priv->rps.hw_lock); |
61843f0e VS |
4959 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, |
4960 | IPS_ENABLE | IPS_PCODE_CONTROL)); | |
2a114cc1 BW |
4961 | mutex_unlock(&dev_priv->rps.hw_lock); |
4962 | /* Quoting Art Runyan: "its not safe to expect any particular | |
4963 | * value in IPS_CTL bit 31 after enabling IPS through the | |
e59150dc JB |
4964 | * mailbox." Moreover, the mailbox may return a bogus state, |
4965 | * so we need to just enable it and continue on. | |
2a114cc1 BW |
4966 | */ |
4967 | } else { | |
4968 | I915_WRITE(IPS_CTL, IPS_ENABLE); | |
4969 | /* The bit only becomes 1 in the next vblank, so this wait here | |
4970 | * is essentially intel_wait_for_vblank. If we don't have this | |
4971 | * and don't wait for vblanks until the end of crtc_enable, then | |
4972 | * the HW state readout code will complain that the expected | |
4973 | * IPS_CTL value is not the one we read. */ | |
2ec9ba3c CW |
4974 | if (intel_wait_for_register(dev_priv, |
4975 | IPS_CTL, IPS_ENABLE, IPS_ENABLE, | |
4976 | 50)) | |
2a114cc1 BW |
4977 | DRM_ERROR("Timed out waiting for IPS enable\n"); |
4978 | } | |
d77e4531 PZ |
4979 | } |
4980 | ||
20bc8673 | 4981 | void hsw_disable_ips(struct intel_crtc *crtc) |
d77e4531 PZ |
4982 | { |
4983 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 4984 | struct drm_i915_private *dev_priv = to_i915(dev); |
d77e4531 | 4985 | |
6e3c9717 | 4986 | if (!crtc->config->ips_enabled) |
d77e4531 PZ |
4987 | return; |
4988 | ||
4989 | assert_plane_enabled(dev_priv, crtc->plane); | |
8652744b | 4990 | if (IS_BROADWELL(dev_priv)) { |
2a114cc1 BW |
4991 | mutex_lock(&dev_priv->rps.hw_lock); |
4992 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0)); | |
4993 | mutex_unlock(&dev_priv->rps.hw_lock); | |
23d0b130 | 4994 | /* wait for pcode to finish disabling IPS, which may take up to 42ms */ |
b85c1ecf CW |
4995 | if (intel_wait_for_register(dev_priv, |
4996 | IPS_CTL, IPS_ENABLE, 0, | |
4997 | 42)) | |
23d0b130 | 4998 | DRM_ERROR("Timed out waiting for IPS disable\n"); |
e59150dc | 4999 | } else { |
2a114cc1 | 5000 | I915_WRITE(IPS_CTL, 0); |
e59150dc JB |
5001 | POSTING_READ(IPS_CTL); |
5002 | } | |
d77e4531 PZ |
5003 | |
5004 | /* We need to wait for a vblank before we can disable the plane. */ | |
0f0f74bc | 5005 | intel_wait_for_vblank(dev_priv, crtc->pipe); |
d77e4531 PZ |
5006 | } |
5007 | ||
7cac945f | 5008 | static void intel_crtc_dpms_overlay_disable(struct intel_crtc *intel_crtc) |
d3eedb1a | 5009 | { |
7cac945f | 5010 | if (intel_crtc->overlay) { |
d3eedb1a | 5011 | struct drm_device *dev = intel_crtc->base.dev; |
d3eedb1a VS |
5012 | |
5013 | mutex_lock(&dev->struct_mutex); | |
d3eedb1a | 5014 | (void) intel_overlay_switch_off(intel_crtc->overlay); |
d3eedb1a VS |
5015 | mutex_unlock(&dev->struct_mutex); |
5016 | } | |
5017 | ||
5018 | /* Let userspace switch the overlay on again. In most cases userspace | |
5019 | * has to recompute where to put it anyway. | |
5020 | */ | |
5021 | } | |
5022 | ||
87d4300a ML |
5023 | /** |
5024 | * intel_post_enable_primary - Perform operations after enabling primary plane | |
5025 | * @crtc: the CRTC whose primary plane was just enabled | |
5026 | * | |
5027 | * Performs potentially sleeping operations that must be done after the primary | |
5028 | * plane is enabled, such as updating FBC and IPS. Note that this may be | |
5029 | * called due to an explicit primary plane update, or due to an implicit | |
5030 | * re-enable that is caused when a sprite plane is updated to no longer | |
5031 | * completely hide the primary plane. | |
5032 | */ | |
5033 | static void | |
5034 | intel_post_enable_primary(struct drm_crtc *crtc) | |
a5c4d7bc VS |
5035 | { |
5036 | struct drm_device *dev = crtc->dev; | |
fac5e23e | 5037 | struct drm_i915_private *dev_priv = to_i915(dev); |
a5c4d7bc VS |
5038 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5039 | int pipe = intel_crtc->pipe; | |
a5c4d7bc | 5040 | |
87d4300a ML |
5041 | /* |
5042 | * FIXME IPS should be fine as long as one plane is | |
5043 | * enabled, but in practice it seems to have problems | |
5044 | * when going from primary only to sprite only and vice | |
5045 | * versa. | |
5046 | */ | |
a5c4d7bc VS |
5047 | hsw_enable_ips(intel_crtc); |
5048 | ||
f99d7069 | 5049 | /* |
87d4300a ML |
5050 | * Gen2 reports pipe underruns whenever all planes are disabled. |
5051 | * So don't enable underrun reporting before at least some planes | |
5052 | * are enabled. | |
5053 | * FIXME: Need to fix the logic to work when we turn off all planes | |
5054 | * but leave the pipe running. | |
f99d7069 | 5055 | */ |
5db94019 | 5056 | if (IS_GEN2(dev_priv)) |
87d4300a ML |
5057 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
5058 | ||
aca7b684 VS |
5059 | /* Underruns don't always raise interrupts, so check manually. */ |
5060 | intel_check_cpu_fifo_underruns(dev_priv); | |
5061 | intel_check_pch_fifo_underruns(dev_priv); | |
a5c4d7bc VS |
5062 | } |
5063 | ||
2622a081 | 5064 | /* FIXME move all this to pre_plane_update() with proper state tracking */ |
87d4300a ML |
5065 | static void |
5066 | intel_pre_disable_primary(struct drm_crtc *crtc) | |
a5c4d7bc VS |
5067 | { |
5068 | struct drm_device *dev = crtc->dev; | |
fac5e23e | 5069 | struct drm_i915_private *dev_priv = to_i915(dev); |
a5c4d7bc VS |
5070 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5071 | int pipe = intel_crtc->pipe; | |
a5c4d7bc | 5072 | |
87d4300a ML |
5073 | /* |
5074 | * Gen2 reports pipe underruns whenever all planes are disabled. | |
5075 | * So diasble underrun reporting before all the planes get disabled. | |
5076 | * FIXME: Need to fix the logic to work when we turn off all planes | |
5077 | * but leave the pipe running. | |
5078 | */ | |
5db94019 | 5079 | if (IS_GEN2(dev_priv)) |
87d4300a | 5080 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); |
a5c4d7bc | 5081 | |
2622a081 VS |
5082 | /* |
5083 | * FIXME IPS should be fine as long as one plane is | |
5084 | * enabled, but in practice it seems to have problems | |
5085 | * when going from primary only to sprite only and vice | |
5086 | * versa. | |
5087 | */ | |
5088 | hsw_disable_ips(intel_crtc); | |
5089 | } | |
5090 | ||
5091 | /* FIXME get rid of this and use pre_plane_update */ | |
5092 | static void | |
5093 | intel_pre_disable_primary_noatomic(struct drm_crtc *crtc) | |
5094 | { | |
5095 | struct drm_device *dev = crtc->dev; | |
fac5e23e | 5096 | struct drm_i915_private *dev_priv = to_i915(dev); |
2622a081 VS |
5097 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5098 | int pipe = intel_crtc->pipe; | |
5099 | ||
5100 | intel_pre_disable_primary(crtc); | |
5101 | ||
87d4300a ML |
5102 | /* |
5103 | * Vblank time updates from the shadow to live plane control register | |
5104 | * are blocked if the memory self-refresh mode is active at that | |
5105 | * moment. So to make sure the plane gets truly disabled, disable | |
5106 | * first the self-refresh mode. The self-refresh enable bit in turn | |
5107 | * will be checked/applied by the HW only at the next frame start | |
5108 | * event which is after the vblank start event, so we need to have a | |
5109 | * wait-for-vblank between disabling the plane and the pipe. | |
5110 | */ | |
11a85d6a VS |
5111 | if (HAS_GMCH_DISPLAY(dev_priv) && |
5112 | intel_set_memory_cxsr(dev_priv, false)) | |
0f0f74bc | 5113 | intel_wait_for_vblank(dev_priv, pipe); |
87d4300a ML |
5114 | } |
5115 | ||
5a21b665 DV |
5116 | static void intel_post_plane_update(struct intel_crtc_state *old_crtc_state) |
5117 | { | |
5118 | struct intel_crtc *crtc = to_intel_crtc(old_crtc_state->base.crtc); | |
5119 | struct drm_atomic_state *old_state = old_crtc_state->base.state; | |
5120 | struct intel_crtc_state *pipe_config = | |
f9a8c149 VS |
5121 | intel_atomic_get_new_crtc_state(to_intel_atomic_state(old_state), |
5122 | crtc); | |
5a21b665 DV |
5123 | struct drm_plane *primary = crtc->base.primary; |
5124 | struct drm_plane_state *old_pri_state = | |
5125 | drm_atomic_get_existing_plane_state(old_state, primary); | |
5126 | ||
5748b6a1 | 5127 | intel_frontbuffer_flip(to_i915(crtc->base.dev), pipe_config->fb_bits); |
5a21b665 | 5128 | |
5a21b665 | 5129 | if (pipe_config->update_wm_post && pipe_config->base.active) |
432081bc | 5130 | intel_update_watermarks(crtc); |
5a21b665 DV |
5131 | |
5132 | if (old_pri_state) { | |
5133 | struct intel_plane_state *primary_state = | |
f9a8c149 VS |
5134 | intel_atomic_get_new_plane_state(to_intel_atomic_state(old_state), |
5135 | to_intel_plane(primary)); | |
5a21b665 DV |
5136 | struct intel_plane_state *old_primary_state = |
5137 | to_intel_plane_state(old_pri_state); | |
5138 | ||
5139 | intel_fbc_post_update(crtc); | |
5140 | ||
936e71e3 | 5141 | if (primary_state->base.visible && |
5a21b665 | 5142 | (needs_modeset(&pipe_config->base) || |
936e71e3 | 5143 | !old_primary_state->base.visible)) |
5a21b665 DV |
5144 | intel_post_enable_primary(&crtc->base); |
5145 | } | |
5146 | } | |
5147 | ||
aa5e9b47 ML |
5148 | static void intel_pre_plane_update(struct intel_crtc_state *old_crtc_state, |
5149 | struct intel_crtc_state *pipe_config) | |
ac21b225 | 5150 | { |
5c74cd73 | 5151 | struct intel_crtc *crtc = to_intel_crtc(old_crtc_state->base.crtc); |
ac21b225 | 5152 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 5153 | struct drm_i915_private *dev_priv = to_i915(dev); |
5c74cd73 ML |
5154 | struct drm_atomic_state *old_state = old_crtc_state->base.state; |
5155 | struct drm_plane *primary = crtc->base.primary; | |
5156 | struct drm_plane_state *old_pri_state = | |
5157 | drm_atomic_get_existing_plane_state(old_state, primary); | |
5158 | bool modeset = needs_modeset(&pipe_config->base); | |
ccf010fb ML |
5159 | struct intel_atomic_state *old_intel_state = |
5160 | to_intel_atomic_state(old_state); | |
ac21b225 | 5161 | |
5c74cd73 ML |
5162 | if (old_pri_state) { |
5163 | struct intel_plane_state *primary_state = | |
f9a8c149 VS |
5164 | intel_atomic_get_new_plane_state(old_intel_state, |
5165 | to_intel_plane(primary)); | |
5c74cd73 ML |
5166 | struct intel_plane_state *old_primary_state = |
5167 | to_intel_plane_state(old_pri_state); | |
5168 | ||
faf68d92 | 5169 | intel_fbc_pre_update(crtc, pipe_config, primary_state); |
31ae71fc | 5170 | |
936e71e3 VS |
5171 | if (old_primary_state->base.visible && |
5172 | (modeset || !primary_state->base.visible)) | |
5c74cd73 ML |
5173 | intel_pre_disable_primary(&crtc->base); |
5174 | } | |
852eb00d | 5175 | |
5eeb798b VS |
5176 | /* |
5177 | * Vblank time updates from the shadow to live plane control register | |
5178 | * are blocked if the memory self-refresh mode is active at that | |
5179 | * moment. So to make sure the plane gets truly disabled, disable | |
5180 | * first the self-refresh mode. The self-refresh enable bit in turn | |
5181 | * will be checked/applied by the HW only at the next frame start | |
5182 | * event which is after the vblank start event, so we need to have a | |
5183 | * wait-for-vblank between disabling the plane and the pipe. | |
5184 | */ | |
5185 | if (HAS_GMCH_DISPLAY(dev_priv) && old_crtc_state->base.active && | |
5186 | pipe_config->disable_cxsr && intel_set_memory_cxsr(dev_priv, false)) | |
5187 | intel_wait_for_vblank(dev_priv, crtc->pipe); | |
92826fcd | 5188 | |
ed4a6a7c MR |
5189 | /* |
5190 | * IVB workaround: must disable low power watermarks for at least | |
5191 | * one frame before enabling scaling. LP watermarks can be re-enabled | |
5192 | * when scaling is disabled. | |
5193 | * | |
5194 | * WaCxSRDisabledForSpriteScaling:ivb | |
5195 | */ | |
ddd2b792 | 5196 | if (pipe_config->disable_lp_wm && ilk_disable_lp_wm(dev)) |
0f0f74bc | 5197 | intel_wait_for_vblank(dev_priv, crtc->pipe); |
ed4a6a7c MR |
5198 | |
5199 | /* | |
5200 | * If we're doing a modeset, we're done. No need to do any pre-vblank | |
5201 | * watermark programming here. | |
5202 | */ | |
5203 | if (needs_modeset(&pipe_config->base)) | |
5204 | return; | |
5205 | ||
5206 | /* | |
5207 | * For platforms that support atomic watermarks, program the | |
5208 | * 'intermediate' watermarks immediately. On pre-gen9 platforms, these | |
5209 | * will be the intermediate values that are safe for both pre- and | |
5210 | * post- vblank; when vblank happens, the 'active' values will be set | |
5211 | * to the final 'target' values and we'll do this again to get the | |
5212 | * optimal watermarks. For gen9+ platforms, the values we program here | |
5213 | * will be the final target values which will get automatically latched | |
5214 | * at vblank time; no further programming will be necessary. | |
5215 | * | |
5216 | * If a platform hasn't been transitioned to atomic watermarks yet, | |
5217 | * we'll continue to update watermarks the old way, if flags tell | |
5218 | * us to. | |
5219 | */ | |
5220 | if (dev_priv->display.initial_watermarks != NULL) | |
ccf010fb ML |
5221 | dev_priv->display.initial_watermarks(old_intel_state, |
5222 | pipe_config); | |
caed361d | 5223 | else if (pipe_config->update_wm_pre) |
432081bc | 5224 | intel_update_watermarks(crtc); |
ac21b225 ML |
5225 | } |
5226 | ||
d032ffa0 | 5227 | static void intel_crtc_disable_planes(struct drm_crtc *crtc, unsigned plane_mask) |
87d4300a ML |
5228 | { |
5229 | struct drm_device *dev = crtc->dev; | |
5230 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
d032ffa0 | 5231 | struct drm_plane *p; |
87d4300a ML |
5232 | int pipe = intel_crtc->pipe; |
5233 | ||
7cac945f | 5234 | intel_crtc_dpms_overlay_disable(intel_crtc); |
27321ae8 | 5235 | |
d032ffa0 | 5236 | drm_for_each_plane_mask(p, dev, plane_mask) |
282dbf9b | 5237 | to_intel_plane(p)->disable_plane(to_intel_plane(p), intel_crtc); |
f98551ae | 5238 | |
f99d7069 DV |
5239 | /* |
5240 | * FIXME: Once we grow proper nuclear flip support out of this we need | |
5241 | * to compute the mask of flip planes precisely. For the time being | |
5242 | * consider this a flip to a NULL plane. | |
5243 | */ | |
5748b6a1 | 5244 | intel_frontbuffer_flip(to_i915(dev), INTEL_FRONTBUFFER_ALL_MASK(pipe)); |
a5c4d7bc VS |
5245 | } |
5246 | ||
fb1c98b1 | 5247 | static void intel_encoders_pre_pll_enable(struct drm_crtc *crtc, |
fd6bbda9 | 5248 | struct intel_crtc_state *crtc_state, |
fb1c98b1 ML |
5249 | struct drm_atomic_state *old_state) |
5250 | { | |
aa5e9b47 | 5251 | struct drm_connector_state *conn_state; |
fb1c98b1 ML |
5252 | struct drm_connector *conn; |
5253 | int i; | |
5254 | ||
aa5e9b47 | 5255 | for_each_new_connector_in_state(old_state, conn, conn_state, i) { |
fb1c98b1 ML |
5256 | struct intel_encoder *encoder = |
5257 | to_intel_encoder(conn_state->best_encoder); | |
5258 | ||
5259 | if (conn_state->crtc != crtc) | |
5260 | continue; | |
5261 | ||
5262 | if (encoder->pre_pll_enable) | |
fd6bbda9 | 5263 | encoder->pre_pll_enable(encoder, crtc_state, conn_state); |
fb1c98b1 ML |
5264 | } |
5265 | } | |
5266 | ||
5267 | static void intel_encoders_pre_enable(struct drm_crtc *crtc, | |
fd6bbda9 | 5268 | struct intel_crtc_state *crtc_state, |
fb1c98b1 ML |
5269 | struct drm_atomic_state *old_state) |
5270 | { | |
aa5e9b47 | 5271 | struct drm_connector_state *conn_state; |
fb1c98b1 ML |
5272 | struct drm_connector *conn; |
5273 | int i; | |
5274 | ||
aa5e9b47 | 5275 | for_each_new_connector_in_state(old_state, conn, conn_state, i) { |
fb1c98b1 ML |
5276 | struct intel_encoder *encoder = |
5277 | to_intel_encoder(conn_state->best_encoder); | |
5278 | ||
5279 | if (conn_state->crtc != crtc) | |
5280 | continue; | |
5281 | ||
5282 | if (encoder->pre_enable) | |
fd6bbda9 | 5283 | encoder->pre_enable(encoder, crtc_state, conn_state); |
fb1c98b1 ML |
5284 | } |
5285 | } | |
5286 | ||
5287 | static void intel_encoders_enable(struct drm_crtc *crtc, | |
fd6bbda9 | 5288 | struct intel_crtc_state *crtc_state, |
fb1c98b1 ML |
5289 | struct drm_atomic_state *old_state) |
5290 | { | |
aa5e9b47 | 5291 | struct drm_connector_state *conn_state; |
fb1c98b1 ML |
5292 | struct drm_connector *conn; |
5293 | int i; | |
5294 | ||
aa5e9b47 | 5295 | for_each_new_connector_in_state(old_state, conn, conn_state, i) { |
fb1c98b1 ML |
5296 | struct intel_encoder *encoder = |
5297 | to_intel_encoder(conn_state->best_encoder); | |
5298 | ||
5299 | if (conn_state->crtc != crtc) | |
5300 | continue; | |
5301 | ||
fd6bbda9 | 5302 | encoder->enable(encoder, crtc_state, conn_state); |
fb1c98b1 ML |
5303 | intel_opregion_notify_encoder(encoder, true); |
5304 | } | |
5305 | } | |
5306 | ||
5307 | static void intel_encoders_disable(struct drm_crtc *crtc, | |
fd6bbda9 | 5308 | struct intel_crtc_state *old_crtc_state, |
fb1c98b1 ML |
5309 | struct drm_atomic_state *old_state) |
5310 | { | |
5311 | struct drm_connector_state *old_conn_state; | |
5312 | struct drm_connector *conn; | |
5313 | int i; | |
5314 | ||
aa5e9b47 | 5315 | for_each_old_connector_in_state(old_state, conn, old_conn_state, i) { |
fb1c98b1 ML |
5316 | struct intel_encoder *encoder = |
5317 | to_intel_encoder(old_conn_state->best_encoder); | |
5318 | ||
5319 | if (old_conn_state->crtc != crtc) | |
5320 | continue; | |
5321 | ||
5322 | intel_opregion_notify_encoder(encoder, false); | |
fd6bbda9 | 5323 | encoder->disable(encoder, old_crtc_state, old_conn_state); |
fb1c98b1 ML |
5324 | } |
5325 | } | |
5326 | ||
5327 | static void intel_encoders_post_disable(struct drm_crtc *crtc, | |
fd6bbda9 | 5328 | struct intel_crtc_state *old_crtc_state, |
fb1c98b1 ML |
5329 | struct drm_atomic_state *old_state) |
5330 | { | |
5331 | struct drm_connector_state *old_conn_state; | |
5332 | struct drm_connector *conn; | |
5333 | int i; | |
5334 | ||
aa5e9b47 | 5335 | for_each_old_connector_in_state(old_state, conn, old_conn_state, i) { |
fb1c98b1 ML |
5336 | struct intel_encoder *encoder = |
5337 | to_intel_encoder(old_conn_state->best_encoder); | |
5338 | ||
5339 | if (old_conn_state->crtc != crtc) | |
5340 | continue; | |
5341 | ||
5342 | if (encoder->post_disable) | |
fd6bbda9 | 5343 | encoder->post_disable(encoder, old_crtc_state, old_conn_state); |
fb1c98b1 ML |
5344 | } |
5345 | } | |
5346 | ||
5347 | static void intel_encoders_post_pll_disable(struct drm_crtc *crtc, | |
fd6bbda9 | 5348 | struct intel_crtc_state *old_crtc_state, |
fb1c98b1 ML |
5349 | struct drm_atomic_state *old_state) |
5350 | { | |
5351 | struct drm_connector_state *old_conn_state; | |
5352 | struct drm_connector *conn; | |
5353 | int i; | |
5354 | ||
aa5e9b47 | 5355 | for_each_old_connector_in_state(old_state, conn, old_conn_state, i) { |
fb1c98b1 ML |
5356 | struct intel_encoder *encoder = |
5357 | to_intel_encoder(old_conn_state->best_encoder); | |
5358 | ||
5359 | if (old_conn_state->crtc != crtc) | |
5360 | continue; | |
5361 | ||
5362 | if (encoder->post_pll_disable) | |
fd6bbda9 | 5363 | encoder->post_pll_disable(encoder, old_crtc_state, old_conn_state); |
fb1c98b1 ML |
5364 | } |
5365 | } | |
5366 | ||
4a806558 ML |
5367 | static void ironlake_crtc_enable(struct intel_crtc_state *pipe_config, |
5368 | struct drm_atomic_state *old_state) | |
f67a559d | 5369 | { |
4a806558 | 5370 | struct drm_crtc *crtc = pipe_config->base.crtc; |
f67a559d | 5371 | struct drm_device *dev = crtc->dev; |
fac5e23e | 5372 | struct drm_i915_private *dev_priv = to_i915(dev); |
f67a559d JB |
5373 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5374 | int pipe = intel_crtc->pipe; | |
ccf010fb ML |
5375 | struct intel_atomic_state *old_intel_state = |
5376 | to_intel_atomic_state(old_state); | |
f67a559d | 5377 | |
53d9f4e9 | 5378 | if (WARN_ON(intel_crtc->active)) |
f67a559d JB |
5379 | return; |
5380 | ||
b2c0593a VS |
5381 | /* |
5382 | * Sometimes spurious CPU pipe underruns happen during FDI | |
5383 | * training, at least with VGA+HDMI cloning. Suppress them. | |
5384 | * | |
5385 | * On ILK we get an occasional spurious CPU pipe underruns | |
5386 | * between eDP port A enable and vdd enable. Also PCH port | |
5387 | * enable seems to result in the occasional CPU pipe underrun. | |
5388 | * | |
5389 | * Spurious PCH underruns also occur during PCH enabling. | |
5390 | */ | |
5391 | if (intel_crtc->config->has_pch_encoder || IS_GEN5(dev_priv)) | |
5392 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
81b088ca VS |
5393 | if (intel_crtc->config->has_pch_encoder) |
5394 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false); | |
5395 | ||
6e3c9717 | 5396 | if (intel_crtc->config->has_pch_encoder) |
b14b1055 DV |
5397 | intel_prepare_shared_dpll(intel_crtc); |
5398 | ||
37a5650b | 5399 | if (intel_crtc_has_dp_encoder(intel_crtc->config)) |
fe3cd48d | 5400 | intel_dp_set_m_n(intel_crtc, M1_N1); |
29407aab DV |
5401 | |
5402 | intel_set_pipe_timings(intel_crtc); | |
bc58be60 | 5403 | intel_set_pipe_src_size(intel_crtc); |
29407aab | 5404 | |
6e3c9717 | 5405 | if (intel_crtc->config->has_pch_encoder) { |
29407aab | 5406 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6e3c9717 | 5407 | &intel_crtc->config->fdi_m_n, NULL); |
29407aab DV |
5408 | } |
5409 | ||
5410 | ironlake_set_pipeconf(crtc); | |
5411 | ||
f67a559d | 5412 | intel_crtc->active = true; |
8664281b | 5413 | |
fd6bbda9 | 5414 | intel_encoders_pre_enable(crtc, pipe_config, old_state); |
f67a559d | 5415 | |
6e3c9717 | 5416 | if (intel_crtc->config->has_pch_encoder) { |
fff367c7 DV |
5417 | /* Note: FDI PLL enabling _must_ be done before we enable the |
5418 | * cpu pipes, hence this is separate from all the other fdi/pch | |
5419 | * enabling. */ | |
88cefb6c | 5420 | ironlake_fdi_pll_enable(intel_crtc); |
46b6f814 DV |
5421 | } else { |
5422 | assert_fdi_tx_disabled(dev_priv, pipe); | |
5423 | assert_fdi_rx_disabled(dev_priv, pipe); | |
5424 | } | |
f67a559d | 5425 | |
b074cec8 | 5426 | ironlake_pfit_enable(intel_crtc); |
f67a559d | 5427 | |
9c54c0dd JB |
5428 | /* |
5429 | * On ILK+ LUT must be loaded before the pipe is running but with | |
5430 | * clocks enabled | |
5431 | */ | |
b95c5321 | 5432 | intel_color_load_luts(&pipe_config->base); |
9c54c0dd | 5433 | |
1d5bf5d9 | 5434 | if (dev_priv->display.initial_watermarks != NULL) |
ccf010fb | 5435 | dev_priv->display.initial_watermarks(old_intel_state, intel_crtc->config); |
e1fdc473 | 5436 | intel_enable_pipe(intel_crtc); |
f67a559d | 5437 | |
6e3c9717 | 5438 | if (intel_crtc->config->has_pch_encoder) |
2ce42273 | 5439 | ironlake_pch_enable(pipe_config); |
c98e9dcf | 5440 | |
f9b61ff6 DV |
5441 | assert_vblank_disabled(crtc); |
5442 | drm_crtc_vblank_on(crtc); | |
5443 | ||
fd6bbda9 | 5444 | intel_encoders_enable(crtc, pipe_config, old_state); |
61b77ddd | 5445 | |
6e266956 | 5446 | if (HAS_PCH_CPT(dev_priv)) |
a1520318 | 5447 | cpt_verify_modeset(dev, intel_crtc->pipe); |
37ca8d4c VS |
5448 | |
5449 | /* Must wait for vblank to avoid spurious PCH FIFO underruns */ | |
5450 | if (intel_crtc->config->has_pch_encoder) | |
0f0f74bc | 5451 | intel_wait_for_vblank(dev_priv, pipe); |
b2c0593a | 5452 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
37ca8d4c | 5453 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true); |
6be4a607 JB |
5454 | } |
5455 | ||
42db64ef PZ |
5456 | /* IPS only exists on ULT machines and is tied to pipe A. */ |
5457 | static bool hsw_crtc_supports_ips(struct intel_crtc *crtc) | |
5458 | { | |
50a0bc90 | 5459 | return HAS_IPS(to_i915(crtc->base.dev)) && crtc->pipe == PIPE_A; |
42db64ef PZ |
5460 | } |
5461 | ||
ed69cd40 ID |
5462 | static void glk_pipe_scaler_clock_gating_wa(struct drm_i915_private *dev_priv, |
5463 | enum pipe pipe, bool apply) | |
5464 | { | |
5465 | u32 val = I915_READ(CLKGATE_DIS_PSL(pipe)); | |
5466 | u32 mask = DPF_GATING_DIS | DPF_RAM_GATING_DIS | DPFR_GATING_DIS; | |
5467 | ||
5468 | if (apply) | |
5469 | val |= mask; | |
5470 | else | |
5471 | val &= ~mask; | |
5472 | ||
5473 | I915_WRITE(CLKGATE_DIS_PSL(pipe), val); | |
5474 | } | |
5475 | ||
4a806558 ML |
5476 | static void haswell_crtc_enable(struct intel_crtc_state *pipe_config, |
5477 | struct drm_atomic_state *old_state) | |
4f771f10 | 5478 | { |
4a806558 | 5479 | struct drm_crtc *crtc = pipe_config->base.crtc; |
6315b5d3 | 5480 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); |
4f771f10 | 5481 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
99d736a2 | 5482 | int pipe = intel_crtc->pipe, hsw_workaround_pipe; |
4d1de975 | 5483 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
ccf010fb ML |
5484 | struct intel_atomic_state *old_intel_state = |
5485 | to_intel_atomic_state(old_state); | |
ed69cd40 | 5486 | bool psl_clkgate_wa; |
4f771f10 | 5487 | |
53d9f4e9 | 5488 | if (WARN_ON(intel_crtc->active)) |
4f771f10 PZ |
5489 | return; |
5490 | ||
fd6bbda9 | 5491 | intel_encoders_pre_pll_enable(crtc, pipe_config, old_state); |
95a7a2ae | 5492 | |
8106ddbd | 5493 | if (intel_crtc->config->shared_dpll) |
df8ad70c DV |
5494 | intel_enable_shared_dpll(intel_crtc); |
5495 | ||
37a5650b | 5496 | if (intel_crtc_has_dp_encoder(intel_crtc->config)) |
fe3cd48d | 5497 | intel_dp_set_m_n(intel_crtc, M1_N1); |
229fca97 | 5498 | |
d7edc4e5 | 5499 | if (!transcoder_is_dsi(cpu_transcoder)) |
4d1de975 JN |
5500 | intel_set_pipe_timings(intel_crtc); |
5501 | ||
bc58be60 | 5502 | intel_set_pipe_src_size(intel_crtc); |
229fca97 | 5503 | |
4d1de975 JN |
5504 | if (cpu_transcoder != TRANSCODER_EDP && |
5505 | !transcoder_is_dsi(cpu_transcoder)) { | |
5506 | I915_WRITE(PIPE_MULT(cpu_transcoder), | |
6e3c9717 | 5507 | intel_crtc->config->pixel_multiplier - 1); |
ebb69c95 CT |
5508 | } |
5509 | ||
6e3c9717 | 5510 | if (intel_crtc->config->has_pch_encoder) { |
229fca97 | 5511 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6e3c9717 | 5512 | &intel_crtc->config->fdi_m_n, NULL); |
229fca97 DV |
5513 | } |
5514 | ||
d7edc4e5 | 5515 | if (!transcoder_is_dsi(cpu_transcoder)) |
4d1de975 JN |
5516 | haswell_set_pipeconf(crtc); |
5517 | ||
391bf048 | 5518 | haswell_set_pipemisc(crtc); |
229fca97 | 5519 | |
b95c5321 | 5520 | intel_color_set_csc(&pipe_config->base); |
229fca97 | 5521 | |
4f771f10 | 5522 | intel_crtc->active = true; |
8664281b | 5523 | |
fd6bbda9 | 5524 | intel_encoders_pre_enable(crtc, pipe_config, old_state); |
4f771f10 | 5525 | |
d7edc4e5 | 5526 | if (!transcoder_is_dsi(cpu_transcoder)) |
3dc38eea | 5527 | intel_ddi_enable_pipe_clock(pipe_config); |
4f771f10 | 5528 | |
ed69cd40 ID |
5529 | /* Display WA #1180: WaDisableScalarClockGating: glk, cnl */ |
5530 | psl_clkgate_wa = (IS_GEMINILAKE(dev_priv) || IS_CANNONLAKE(dev_priv)) && | |
5531 | intel_crtc->config->pch_pfit.enabled; | |
5532 | if (psl_clkgate_wa) | |
5533 | glk_pipe_scaler_clock_gating_wa(dev_priv, pipe, true); | |
5534 | ||
6315b5d3 | 5535 | if (INTEL_GEN(dev_priv) >= 9) |
e435d6e5 | 5536 | skylake_pfit_enable(intel_crtc); |
ff6d9f55 | 5537 | else |
1c132b44 | 5538 | ironlake_pfit_enable(intel_crtc); |
4f771f10 PZ |
5539 | |
5540 | /* | |
5541 | * On ILK+ LUT must be loaded before the pipe is running but with | |
5542 | * clocks enabled | |
5543 | */ | |
b95c5321 | 5544 | intel_color_load_luts(&pipe_config->base); |
4f771f10 | 5545 | |
3dc38eea | 5546 | intel_ddi_set_pipe_settings(pipe_config); |
d7edc4e5 | 5547 | if (!transcoder_is_dsi(cpu_transcoder)) |
3dc38eea | 5548 | intel_ddi_enable_transcoder_func(pipe_config); |
4f771f10 | 5549 | |
1d5bf5d9 | 5550 | if (dev_priv->display.initial_watermarks != NULL) |
3125d39f | 5551 | dev_priv->display.initial_watermarks(old_intel_state, pipe_config); |
4d1de975 JN |
5552 | |
5553 | /* XXX: Do the pipe assertions at the right place for BXT DSI. */ | |
d7edc4e5 | 5554 | if (!transcoder_is_dsi(cpu_transcoder)) |
4d1de975 | 5555 | intel_enable_pipe(intel_crtc); |
42db64ef | 5556 | |
6e3c9717 | 5557 | if (intel_crtc->config->has_pch_encoder) |
2ce42273 | 5558 | lpt_pch_enable(pipe_config); |
4f771f10 | 5559 | |
0037071d | 5560 | if (intel_crtc_has_type(intel_crtc->config, INTEL_OUTPUT_DP_MST)) |
3dc38eea | 5561 | intel_ddi_set_vc_payload_alloc(pipe_config, true); |
0e32b39c | 5562 | |
f9b61ff6 DV |
5563 | assert_vblank_disabled(crtc); |
5564 | drm_crtc_vblank_on(crtc); | |
5565 | ||
fd6bbda9 | 5566 | intel_encoders_enable(crtc, pipe_config, old_state); |
4f771f10 | 5567 | |
ed69cd40 ID |
5568 | if (psl_clkgate_wa) { |
5569 | intel_wait_for_vblank(dev_priv, pipe); | |
5570 | glk_pipe_scaler_clock_gating_wa(dev_priv, pipe, false); | |
5571 | } | |
5572 | ||
e4916946 PZ |
5573 | /* If we change the relative order between pipe/planes enabling, we need |
5574 | * to change the workaround. */ | |
99d736a2 | 5575 | hsw_workaround_pipe = pipe_config->hsw_workaround_pipe; |
772c2a51 | 5576 | if (IS_HASWELL(dev_priv) && hsw_workaround_pipe != INVALID_PIPE) { |
0f0f74bc VS |
5577 | intel_wait_for_vblank(dev_priv, hsw_workaround_pipe); |
5578 | intel_wait_for_vblank(dev_priv, hsw_workaround_pipe); | |
99d736a2 | 5579 | } |
4f771f10 PZ |
5580 | } |
5581 | ||
bfd16b2a | 5582 | static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force) |
3f8dce3a DV |
5583 | { |
5584 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 5585 | struct drm_i915_private *dev_priv = to_i915(dev); |
3f8dce3a DV |
5586 | int pipe = crtc->pipe; |
5587 | ||
5588 | /* To avoid upsetting the power well on haswell only disable the pfit if | |
5589 | * it's in use. The hw state code will make sure we get this right. */ | |
bfd16b2a | 5590 | if (force || crtc->config->pch_pfit.enabled) { |
3f8dce3a DV |
5591 | I915_WRITE(PF_CTL(pipe), 0); |
5592 | I915_WRITE(PF_WIN_POS(pipe), 0); | |
5593 | I915_WRITE(PF_WIN_SZ(pipe), 0); | |
5594 | } | |
5595 | } | |
5596 | ||
4a806558 ML |
5597 | static void ironlake_crtc_disable(struct intel_crtc_state *old_crtc_state, |
5598 | struct drm_atomic_state *old_state) | |
6be4a607 | 5599 | { |
4a806558 | 5600 | struct drm_crtc *crtc = old_crtc_state->base.crtc; |
6be4a607 | 5601 | struct drm_device *dev = crtc->dev; |
fac5e23e | 5602 | struct drm_i915_private *dev_priv = to_i915(dev); |
6be4a607 JB |
5603 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5604 | int pipe = intel_crtc->pipe; | |
b52eb4dc | 5605 | |
b2c0593a VS |
5606 | /* |
5607 | * Sometimes spurious CPU pipe underruns happen when the | |
5608 | * pipe is already disabled, but FDI RX/TX is still enabled. | |
5609 | * Happens at least with VGA+HDMI cloning. Suppress them. | |
5610 | */ | |
5611 | if (intel_crtc->config->has_pch_encoder) { | |
5612 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
37ca8d4c | 5613 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false); |
b2c0593a | 5614 | } |
37ca8d4c | 5615 | |
fd6bbda9 | 5616 | intel_encoders_disable(crtc, old_crtc_state, old_state); |
ea9d758d | 5617 | |
f9b61ff6 DV |
5618 | drm_crtc_vblank_off(crtc); |
5619 | assert_vblank_disabled(crtc); | |
5620 | ||
575f7ab7 | 5621 | intel_disable_pipe(intel_crtc); |
32f9d658 | 5622 | |
bfd16b2a | 5623 | ironlake_pfit_disable(intel_crtc, false); |
2c07245f | 5624 | |
b2c0593a | 5625 | if (intel_crtc->config->has_pch_encoder) |
5a74f70a VS |
5626 | ironlake_fdi_disable(crtc); |
5627 | ||
fd6bbda9 | 5628 | intel_encoders_post_disable(crtc, old_crtc_state, old_state); |
2c07245f | 5629 | |
6e3c9717 | 5630 | if (intel_crtc->config->has_pch_encoder) { |
d925c59a | 5631 | ironlake_disable_pch_transcoder(dev_priv, pipe); |
6be4a607 | 5632 | |
6e266956 | 5633 | if (HAS_PCH_CPT(dev_priv)) { |
f0f59a00 VS |
5634 | i915_reg_t reg; |
5635 | u32 temp; | |
5636 | ||
d925c59a DV |
5637 | /* disable TRANS_DP_CTL */ |
5638 | reg = TRANS_DP_CTL(pipe); | |
5639 | temp = I915_READ(reg); | |
5640 | temp &= ~(TRANS_DP_OUTPUT_ENABLE | | |
5641 | TRANS_DP_PORT_SEL_MASK); | |
5642 | temp |= TRANS_DP_PORT_SEL_NONE; | |
5643 | I915_WRITE(reg, temp); | |
5644 | ||
5645 | /* disable DPLL_SEL */ | |
5646 | temp = I915_READ(PCH_DPLL_SEL); | |
11887397 | 5647 | temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe)); |
d925c59a | 5648 | I915_WRITE(PCH_DPLL_SEL, temp); |
9db4a9c7 | 5649 | } |
e3421a18 | 5650 | |
d925c59a DV |
5651 | ironlake_fdi_pll_disable(intel_crtc); |
5652 | } | |
81b088ca | 5653 | |
b2c0593a | 5654 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
81b088ca | 5655 | intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true); |
6be4a607 | 5656 | } |
1b3c7a47 | 5657 | |
4a806558 ML |
5658 | static void haswell_crtc_disable(struct intel_crtc_state *old_crtc_state, |
5659 | struct drm_atomic_state *old_state) | |
ee7b9f93 | 5660 | { |
4a806558 | 5661 | struct drm_crtc *crtc = old_crtc_state->base.crtc; |
6315b5d3 | 5662 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); |
ee7b9f93 | 5663 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6e3c9717 | 5664 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
ee7b9f93 | 5665 | |
fd6bbda9 | 5666 | intel_encoders_disable(crtc, old_crtc_state, old_state); |
4f771f10 | 5667 | |
f9b61ff6 DV |
5668 | drm_crtc_vblank_off(crtc); |
5669 | assert_vblank_disabled(crtc); | |
5670 | ||
4d1de975 | 5671 | /* XXX: Do the pipe assertions at the right place for BXT DSI. */ |
d7edc4e5 | 5672 | if (!transcoder_is_dsi(cpu_transcoder)) |
4d1de975 | 5673 | intel_disable_pipe(intel_crtc); |
4f771f10 | 5674 | |
0037071d | 5675 | if (intel_crtc_has_type(intel_crtc->config, INTEL_OUTPUT_DP_MST)) |
3dc38eea | 5676 | intel_ddi_set_vc_payload_alloc(intel_crtc->config, false); |
a4bf214f | 5677 | |
d7edc4e5 | 5678 | if (!transcoder_is_dsi(cpu_transcoder)) |
7d4aefd0 | 5679 | intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder); |
4f771f10 | 5680 | |
6315b5d3 | 5681 | if (INTEL_GEN(dev_priv) >= 9) |
e435d6e5 | 5682 | skylake_scaler_disable(intel_crtc); |
ff6d9f55 | 5683 | else |
bfd16b2a | 5684 | ironlake_pfit_disable(intel_crtc, false); |
4f771f10 | 5685 | |
d7edc4e5 | 5686 | if (!transcoder_is_dsi(cpu_transcoder)) |
3dc38eea | 5687 | intel_ddi_disable_pipe_clock(intel_crtc->config); |
4f771f10 | 5688 | |
fd6bbda9 | 5689 | intel_encoders_post_disable(crtc, old_crtc_state, old_state); |
4f771f10 PZ |
5690 | } |
5691 | ||
2dd24552 JB |
5692 | static void i9xx_pfit_enable(struct intel_crtc *crtc) |
5693 | { | |
5694 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 5695 | struct drm_i915_private *dev_priv = to_i915(dev); |
6e3c9717 | 5696 | struct intel_crtc_state *pipe_config = crtc->config; |
2dd24552 | 5697 | |
681a8504 | 5698 | if (!pipe_config->gmch_pfit.control) |
2dd24552 JB |
5699 | return; |
5700 | ||
2dd24552 | 5701 | /* |
c0b03411 DV |
5702 | * The panel fitter should only be adjusted whilst the pipe is disabled, |
5703 | * according to register description and PRM. | |
2dd24552 | 5704 | */ |
c0b03411 DV |
5705 | WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE); |
5706 | assert_pipe_disabled(dev_priv, crtc->pipe); | |
2dd24552 | 5707 | |
b074cec8 JB |
5708 | I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios); |
5709 | I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control); | |
5a80c45c DV |
5710 | |
5711 | /* Border color in case we don't scale up to the full screen. Black by | |
5712 | * default, change to something else for debugging. */ | |
5713 | I915_WRITE(BCLRPAT(crtc->pipe), 0); | |
2dd24552 JB |
5714 | } |
5715 | ||
79f255a0 | 5716 | enum intel_display_power_domain intel_port_to_power_domain(enum port port) |
d05410f9 DA |
5717 | { |
5718 | switch (port) { | |
5719 | case PORT_A: | |
6331a704 | 5720 | return POWER_DOMAIN_PORT_DDI_A_LANES; |
d05410f9 | 5721 | case PORT_B: |
6331a704 | 5722 | return POWER_DOMAIN_PORT_DDI_B_LANES; |
d05410f9 | 5723 | case PORT_C: |
6331a704 | 5724 | return POWER_DOMAIN_PORT_DDI_C_LANES; |
d05410f9 | 5725 | case PORT_D: |
6331a704 | 5726 | return POWER_DOMAIN_PORT_DDI_D_LANES; |
d8e19f99 | 5727 | case PORT_E: |
6331a704 | 5728 | return POWER_DOMAIN_PORT_DDI_E_LANES; |
d05410f9 | 5729 | default: |
b9fec167 | 5730 | MISSING_CASE(port); |
d05410f9 DA |
5731 | return POWER_DOMAIN_PORT_OTHER; |
5732 | } | |
5733 | } | |
5734 | ||
d8fc70b7 ACO |
5735 | static u64 get_crtc_power_domains(struct drm_crtc *crtc, |
5736 | struct intel_crtc_state *crtc_state) | |
77d22dca | 5737 | { |
319be8ae | 5738 | struct drm_device *dev = crtc->dev; |
37255d8d | 5739 | struct drm_i915_private *dev_priv = to_i915(dev); |
74bff5f9 | 5740 | struct drm_encoder *encoder; |
319be8ae ID |
5741 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5742 | enum pipe pipe = intel_crtc->pipe; | |
d8fc70b7 | 5743 | u64 mask; |
74bff5f9 | 5744 | enum transcoder transcoder = crtc_state->cpu_transcoder; |
77d22dca | 5745 | |
74bff5f9 | 5746 | if (!crtc_state->base.active) |
292b990e ML |
5747 | return 0; |
5748 | ||
77d22dca ID |
5749 | mask = BIT(POWER_DOMAIN_PIPE(pipe)); |
5750 | mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder)); | |
74bff5f9 ML |
5751 | if (crtc_state->pch_pfit.enabled || |
5752 | crtc_state->pch_pfit.force_thru) | |
d8fc70b7 | 5753 | mask |= BIT_ULL(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe)); |
77d22dca | 5754 | |
74bff5f9 ML |
5755 | drm_for_each_encoder_mask(encoder, dev, crtc_state->base.encoder_mask) { |
5756 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); | |
5757 | ||
79f255a0 | 5758 | mask |= BIT_ULL(intel_encoder->power_domain); |
74bff5f9 | 5759 | } |
319be8ae | 5760 | |
37255d8d ML |
5761 | if (HAS_DDI(dev_priv) && crtc_state->has_audio) |
5762 | mask |= BIT(POWER_DOMAIN_AUDIO); | |
5763 | ||
15e7ec29 | 5764 | if (crtc_state->shared_dpll) |
d8fc70b7 | 5765 | mask |= BIT_ULL(POWER_DOMAIN_PLLS); |
15e7ec29 | 5766 | |
77d22dca ID |
5767 | return mask; |
5768 | } | |
5769 | ||
d2d15016 | 5770 | static u64 |
74bff5f9 ML |
5771 | modeset_get_crtc_power_domains(struct drm_crtc *crtc, |
5772 | struct intel_crtc_state *crtc_state) | |
77d22dca | 5773 | { |
fac5e23e | 5774 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); |
292b990e ML |
5775 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
5776 | enum intel_display_power_domain domain; | |
d8fc70b7 | 5777 | u64 domains, new_domains, old_domains; |
77d22dca | 5778 | |
292b990e | 5779 | old_domains = intel_crtc->enabled_power_domains; |
74bff5f9 ML |
5780 | intel_crtc->enabled_power_domains = new_domains = |
5781 | get_crtc_power_domains(crtc, crtc_state); | |
77d22dca | 5782 | |
5a21b665 | 5783 | domains = new_domains & ~old_domains; |
292b990e ML |
5784 | |
5785 | for_each_power_domain(domain, domains) | |
5786 | intel_display_power_get(dev_priv, domain); | |
5787 | ||
5a21b665 | 5788 | return old_domains & ~new_domains; |
292b990e ML |
5789 | } |
5790 | ||
5791 | static void modeset_put_power_domains(struct drm_i915_private *dev_priv, | |
d8fc70b7 | 5792 | u64 domains) |
292b990e ML |
5793 | { |
5794 | enum intel_display_power_domain domain; | |
5795 | ||
5796 | for_each_power_domain(domain, domains) | |
5797 | intel_display_power_put(dev_priv, domain); | |
5798 | } | |
77d22dca | 5799 | |
7ff89ca2 VS |
5800 | static void valleyview_crtc_enable(struct intel_crtc_state *pipe_config, |
5801 | struct drm_atomic_state *old_state) | |
adafdc6f | 5802 | { |
ff32c54e VS |
5803 | struct intel_atomic_state *old_intel_state = |
5804 | to_intel_atomic_state(old_state); | |
7ff89ca2 VS |
5805 | struct drm_crtc *crtc = pipe_config->base.crtc; |
5806 | struct drm_device *dev = crtc->dev; | |
5807 | struct drm_i915_private *dev_priv = to_i915(dev); | |
5808 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5809 | int pipe = intel_crtc->pipe; | |
adafdc6f | 5810 | |
7ff89ca2 VS |
5811 | if (WARN_ON(intel_crtc->active)) |
5812 | return; | |
adafdc6f | 5813 | |
7ff89ca2 VS |
5814 | if (intel_crtc_has_dp_encoder(intel_crtc->config)) |
5815 | intel_dp_set_m_n(intel_crtc, M1_N1); | |
b2045352 | 5816 | |
7ff89ca2 VS |
5817 | intel_set_pipe_timings(intel_crtc); |
5818 | intel_set_pipe_src_size(intel_crtc); | |
b2045352 | 5819 | |
7ff89ca2 VS |
5820 | if (IS_CHERRYVIEW(dev_priv) && pipe == PIPE_B) { |
5821 | struct drm_i915_private *dev_priv = to_i915(dev); | |
560a7ae4 | 5822 | |
7ff89ca2 VS |
5823 | I915_WRITE(CHV_BLEND(pipe), CHV_BLEND_LEGACY); |
5824 | I915_WRITE(CHV_CANVAS(pipe), 0); | |
560a7ae4 DL |
5825 | } |
5826 | ||
7ff89ca2 | 5827 | i9xx_set_pipeconf(intel_crtc); |
560a7ae4 | 5828 | |
7ff89ca2 | 5829 | intel_crtc->active = true; |
92891e45 | 5830 | |
7ff89ca2 | 5831 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); |
5f199dfa | 5832 | |
7ff89ca2 | 5833 | intel_encoders_pre_pll_enable(crtc, pipe_config, old_state); |
5f199dfa | 5834 | |
7ff89ca2 VS |
5835 | if (IS_CHERRYVIEW(dev_priv)) { |
5836 | chv_prepare_pll(intel_crtc, intel_crtc->config); | |
5837 | chv_enable_pll(intel_crtc, intel_crtc->config); | |
5838 | } else { | |
5839 | vlv_prepare_pll(intel_crtc, intel_crtc->config); | |
5840 | vlv_enable_pll(intel_crtc, intel_crtc->config); | |
5f199dfa VS |
5841 | } |
5842 | ||
7ff89ca2 | 5843 | intel_encoders_pre_enable(crtc, pipe_config, old_state); |
5f199dfa | 5844 | |
7ff89ca2 | 5845 | i9xx_pfit_enable(intel_crtc); |
89b3c3c7 | 5846 | |
7ff89ca2 | 5847 | intel_color_load_luts(&pipe_config->base); |
89b3c3c7 | 5848 | |
ff32c54e VS |
5849 | dev_priv->display.initial_watermarks(old_intel_state, |
5850 | pipe_config); | |
7ff89ca2 VS |
5851 | intel_enable_pipe(intel_crtc); |
5852 | ||
5853 | assert_vblank_disabled(crtc); | |
5854 | drm_crtc_vblank_on(crtc); | |
89b3c3c7 | 5855 | |
7ff89ca2 | 5856 | intel_encoders_enable(crtc, pipe_config, old_state); |
89b3c3c7 ACO |
5857 | } |
5858 | ||
7ff89ca2 | 5859 | static void i9xx_set_pll_dividers(struct intel_crtc *crtc) |
2b73001e | 5860 | { |
7ff89ca2 VS |
5861 | struct drm_device *dev = crtc->base.dev; |
5862 | struct drm_i915_private *dev_priv = to_i915(dev); | |
83d7c81f | 5863 | |
7ff89ca2 VS |
5864 | I915_WRITE(FP0(crtc->pipe), crtc->config->dpll_hw_state.fp0); |
5865 | I915_WRITE(FP1(crtc->pipe), crtc->config->dpll_hw_state.fp1); | |
2b73001e VS |
5866 | } |
5867 | ||
7ff89ca2 VS |
5868 | static void i9xx_crtc_enable(struct intel_crtc_state *pipe_config, |
5869 | struct drm_atomic_state *old_state) | |
2b73001e | 5870 | { |
04548cba VS |
5871 | struct intel_atomic_state *old_intel_state = |
5872 | to_intel_atomic_state(old_state); | |
7ff89ca2 VS |
5873 | struct drm_crtc *crtc = pipe_config->base.crtc; |
5874 | struct drm_device *dev = crtc->dev; | |
5875 | struct drm_i915_private *dev_priv = to_i915(dev); | |
5876 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5877 | enum pipe pipe = intel_crtc->pipe; | |
2b73001e | 5878 | |
7ff89ca2 VS |
5879 | if (WARN_ON(intel_crtc->active)) |
5880 | return; | |
2b73001e | 5881 | |
7ff89ca2 | 5882 | i9xx_set_pll_dividers(intel_crtc); |
2b73001e | 5883 | |
7ff89ca2 VS |
5884 | if (intel_crtc_has_dp_encoder(intel_crtc->config)) |
5885 | intel_dp_set_m_n(intel_crtc, M1_N1); | |
83d7c81f | 5886 | |
7ff89ca2 VS |
5887 | intel_set_pipe_timings(intel_crtc); |
5888 | intel_set_pipe_src_size(intel_crtc); | |
2b73001e | 5889 | |
7ff89ca2 | 5890 | i9xx_set_pipeconf(intel_crtc); |
f8437dd1 | 5891 | |
7ff89ca2 | 5892 | intel_crtc->active = true; |
5f199dfa | 5893 | |
7ff89ca2 VS |
5894 | if (!IS_GEN2(dev_priv)) |
5895 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true); | |
5f199dfa | 5896 | |
7ff89ca2 | 5897 | intel_encoders_pre_enable(crtc, pipe_config, old_state); |
f8437dd1 | 5898 | |
7ff89ca2 | 5899 | i9xx_enable_pll(intel_crtc); |
f8437dd1 | 5900 | |
7ff89ca2 | 5901 | i9xx_pfit_enable(intel_crtc); |
f8437dd1 | 5902 | |
7ff89ca2 | 5903 | intel_color_load_luts(&pipe_config->base); |
f8437dd1 | 5904 | |
04548cba VS |
5905 | if (dev_priv->display.initial_watermarks != NULL) |
5906 | dev_priv->display.initial_watermarks(old_intel_state, | |
5907 | intel_crtc->config); | |
5908 | else | |
5909 | intel_update_watermarks(intel_crtc); | |
7ff89ca2 | 5910 | intel_enable_pipe(intel_crtc); |
f8437dd1 | 5911 | |
7ff89ca2 VS |
5912 | assert_vblank_disabled(crtc); |
5913 | drm_crtc_vblank_on(crtc); | |
f8437dd1 | 5914 | |
7ff89ca2 VS |
5915 | intel_encoders_enable(crtc, pipe_config, old_state); |
5916 | } | |
f8437dd1 | 5917 | |
7ff89ca2 VS |
5918 | static void i9xx_pfit_disable(struct intel_crtc *crtc) |
5919 | { | |
5920 | struct drm_device *dev = crtc->base.dev; | |
5921 | struct drm_i915_private *dev_priv = to_i915(dev); | |
f8437dd1 | 5922 | |
7ff89ca2 | 5923 | if (!crtc->config->gmch_pfit.control) |
f8437dd1 | 5924 | return; |
f8437dd1 | 5925 | |
7ff89ca2 VS |
5926 | assert_pipe_disabled(dev_priv, crtc->pipe); |
5927 | ||
5928 | DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n", | |
5929 | I915_READ(PFIT_CONTROL)); | |
5930 | I915_WRITE(PFIT_CONTROL, 0); | |
f8437dd1 VK |
5931 | } |
5932 | ||
7ff89ca2 VS |
5933 | static void i9xx_crtc_disable(struct intel_crtc_state *old_crtc_state, |
5934 | struct drm_atomic_state *old_state) | |
f8437dd1 | 5935 | { |
7ff89ca2 VS |
5936 | struct drm_crtc *crtc = old_crtc_state->base.crtc; |
5937 | struct drm_device *dev = crtc->dev; | |
5938 | struct drm_i915_private *dev_priv = to_i915(dev); | |
5939 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5940 | int pipe = intel_crtc->pipe; | |
d66a2194 | 5941 | |
d66a2194 | 5942 | /* |
7ff89ca2 VS |
5943 | * On gen2 planes are double buffered but the pipe isn't, so we must |
5944 | * wait for planes to fully turn off before disabling the pipe. | |
d66a2194 | 5945 | */ |
7ff89ca2 VS |
5946 | if (IS_GEN2(dev_priv)) |
5947 | intel_wait_for_vblank(dev_priv, pipe); | |
d66a2194 | 5948 | |
7ff89ca2 | 5949 | intel_encoders_disable(crtc, old_crtc_state, old_state); |
d66a2194 | 5950 | |
7ff89ca2 VS |
5951 | drm_crtc_vblank_off(crtc); |
5952 | assert_vblank_disabled(crtc); | |
d66a2194 | 5953 | |
7ff89ca2 | 5954 | intel_disable_pipe(intel_crtc); |
d66a2194 | 5955 | |
7ff89ca2 | 5956 | i9xx_pfit_disable(intel_crtc); |
89b3c3c7 | 5957 | |
7ff89ca2 | 5958 | intel_encoders_post_disable(crtc, old_crtc_state, old_state); |
d66a2194 | 5959 | |
7ff89ca2 VS |
5960 | if (!intel_crtc_has_type(intel_crtc->config, INTEL_OUTPUT_DSI)) { |
5961 | if (IS_CHERRYVIEW(dev_priv)) | |
5962 | chv_disable_pll(dev_priv, pipe); | |
5963 | else if (IS_VALLEYVIEW(dev_priv)) | |
5964 | vlv_disable_pll(dev_priv, pipe); | |
5965 | else | |
5966 | i9xx_disable_pll(intel_crtc); | |
5967 | } | |
c2e001ef | 5968 | |
7ff89ca2 | 5969 | intel_encoders_post_pll_disable(crtc, old_crtc_state, old_state); |
89b3c3c7 | 5970 | |
7ff89ca2 VS |
5971 | if (!IS_GEN2(dev_priv)) |
5972 | intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false); | |
ff32c54e VS |
5973 | |
5974 | if (!dev_priv->display.initial_watermarks) | |
5975 | intel_update_watermarks(intel_crtc); | |
2ee0da16 VS |
5976 | |
5977 | /* clock the pipe down to 640x480@60 to potentially save power */ | |
5978 | if (IS_I830(dev_priv)) | |
5979 | i830_enable_pipe(dev_priv, pipe); | |
f8437dd1 VK |
5980 | } |
5981 | ||
da1d0e26 VS |
5982 | static void intel_crtc_disable_noatomic(struct drm_crtc *crtc, |
5983 | struct drm_modeset_acquire_ctx *ctx) | |
f8437dd1 | 5984 | { |
7ff89ca2 VS |
5985 | struct intel_encoder *encoder; |
5986 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5987 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); | |
5988 | enum intel_display_power_domain domain; | |
d2d15016 | 5989 | u64 domains; |
7ff89ca2 VS |
5990 | struct drm_atomic_state *state; |
5991 | struct intel_crtc_state *crtc_state; | |
5992 | int ret; | |
f8437dd1 | 5993 | |
7ff89ca2 VS |
5994 | if (!intel_crtc->active) |
5995 | return; | |
a8ca4934 | 5996 | |
7ff89ca2 | 5997 | if (crtc->primary->state->visible) { |
7ff89ca2 | 5998 | intel_pre_disable_primary_noatomic(crtc); |
709e05c3 | 5999 | |
7ff89ca2 VS |
6000 | intel_crtc_disable_planes(crtc, 1 << drm_plane_index(crtc->primary)); |
6001 | crtc->primary->state->visible = false; | |
6002 | } | |
5d96d8af | 6003 | |
7ff89ca2 VS |
6004 | state = drm_atomic_state_alloc(crtc->dev); |
6005 | if (!state) { | |
6006 | DRM_DEBUG_KMS("failed to disable [CRTC:%d:%s], out of memory", | |
6007 | crtc->base.id, crtc->name); | |
1c3f7700 | 6008 | return; |
7ff89ca2 | 6009 | } |
9f7eb31a | 6010 | |
da1d0e26 | 6011 | state->acquire_ctx = ctx; |
ea61791e | 6012 | |
7ff89ca2 VS |
6013 | /* Everything's already locked, -EDEADLK can't happen. */ |
6014 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); | |
6015 | ret = drm_atomic_add_affected_connectors(state, crtc); | |
9f7eb31a | 6016 | |
7ff89ca2 | 6017 | WARN_ON(IS_ERR(crtc_state) || ret); |
5d96d8af | 6018 | |
7ff89ca2 | 6019 | dev_priv->display.crtc_disable(crtc_state, state); |
4a806558 | 6020 | |
0853695c | 6021 | drm_atomic_state_put(state); |
842e0307 | 6022 | |
78108b7c VS |
6023 | DRM_DEBUG_KMS("[CRTC:%d:%s] hw state adjusted, was enabled, now disabled\n", |
6024 | crtc->base.id, crtc->name); | |
842e0307 ML |
6025 | |
6026 | WARN_ON(drm_atomic_set_mode_for_crtc(crtc->state, NULL) < 0); | |
6027 | crtc->state->active = false; | |
37d9078b | 6028 | intel_crtc->active = false; |
842e0307 ML |
6029 | crtc->enabled = false; |
6030 | crtc->state->connector_mask = 0; | |
6031 | crtc->state->encoder_mask = 0; | |
6032 | ||
6033 | for_each_encoder_on_crtc(crtc->dev, crtc, encoder) | |
6034 | encoder->base.crtc = NULL; | |
6035 | ||
58f9c0bc | 6036 | intel_fbc_disable(intel_crtc); |
432081bc | 6037 | intel_update_watermarks(intel_crtc); |
1f7457b1 | 6038 | intel_disable_shared_dpll(intel_crtc); |
b17d48e2 ML |
6039 | |
6040 | domains = intel_crtc->enabled_power_domains; | |
6041 | for_each_power_domain(domain, domains) | |
6042 | intel_display_power_put(dev_priv, domain); | |
6043 | intel_crtc->enabled_power_domains = 0; | |
565602d7 ML |
6044 | |
6045 | dev_priv->active_crtcs &= ~(1 << intel_crtc->pipe); | |
d305e061 | 6046 | dev_priv->min_cdclk[intel_crtc->pipe] = 0; |
b17d48e2 ML |
6047 | } |
6048 | ||
6b72d486 ML |
6049 | /* |
6050 | * turn all crtc's off, but do not adjust state | |
6051 | * This has to be paired with a call to intel_modeset_setup_hw_state. | |
6052 | */ | |
70e0bd74 | 6053 | int intel_display_suspend(struct drm_device *dev) |
ee7b9f93 | 6054 | { |
e2c8b870 | 6055 | struct drm_i915_private *dev_priv = to_i915(dev); |
70e0bd74 | 6056 | struct drm_atomic_state *state; |
e2c8b870 | 6057 | int ret; |
70e0bd74 | 6058 | |
e2c8b870 ML |
6059 | state = drm_atomic_helper_suspend(dev); |
6060 | ret = PTR_ERR_OR_ZERO(state); | |
70e0bd74 ML |
6061 | if (ret) |
6062 | DRM_ERROR("Suspending crtc's failed with %i\n", ret); | |
e2c8b870 ML |
6063 | else |
6064 | dev_priv->modeset_restore_state = state; | |
70e0bd74 | 6065 | return ret; |
ee7b9f93 JB |
6066 | } |
6067 | ||
ea5b213a | 6068 | void intel_encoder_destroy(struct drm_encoder *encoder) |
7e7d76c3 | 6069 | { |
4ef69c7a | 6070 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); |
ea5b213a | 6071 | |
ea5b213a CW |
6072 | drm_encoder_cleanup(encoder); |
6073 | kfree(intel_encoder); | |
7e7d76c3 JB |
6074 | } |
6075 | ||
0a91ca29 DV |
6076 | /* Cross check the actual hw state with our own modeset state tracking (and it's |
6077 | * internal consistency). */ | |
749d98b8 ML |
6078 | static void intel_connector_verify_state(struct drm_crtc_state *crtc_state, |
6079 | struct drm_connector_state *conn_state) | |
79e53945 | 6080 | { |
749d98b8 | 6081 | struct intel_connector *connector = to_intel_connector(conn_state->connector); |
35dd3c64 ML |
6082 | |
6083 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", | |
6084 | connector->base.base.id, | |
6085 | connector->base.name); | |
6086 | ||
0a91ca29 | 6087 | if (connector->get_hw_state(connector)) { |
e85376cb | 6088 | struct intel_encoder *encoder = connector->encoder; |
0a91ca29 | 6089 | |
749d98b8 | 6090 | I915_STATE_WARN(!crtc_state, |
35dd3c64 | 6091 | "connector enabled without attached crtc\n"); |
0a91ca29 | 6092 | |
749d98b8 | 6093 | if (!crtc_state) |
35dd3c64 ML |
6094 | return; |
6095 | ||
749d98b8 | 6096 | I915_STATE_WARN(!crtc_state->active, |
35dd3c64 ML |
6097 | "connector is active, but attached crtc isn't\n"); |
6098 | ||
e85376cb | 6099 | if (!encoder || encoder->type == INTEL_OUTPUT_DP_MST) |
35dd3c64 ML |
6100 | return; |
6101 | ||
e85376cb | 6102 | I915_STATE_WARN(conn_state->best_encoder != &encoder->base, |
35dd3c64 ML |
6103 | "atomic encoder doesn't match attached encoder\n"); |
6104 | ||
e85376cb | 6105 | I915_STATE_WARN(conn_state->crtc != encoder->base.crtc, |
35dd3c64 ML |
6106 | "attached encoder crtc differs from connector crtc\n"); |
6107 | } else { | |
749d98b8 | 6108 | I915_STATE_WARN(crtc_state && crtc_state->active, |
4d688a2a | 6109 | "attached crtc is active, but connector isn't\n"); |
749d98b8 | 6110 | I915_STATE_WARN(!crtc_state && conn_state->best_encoder, |
35dd3c64 | 6111 | "best encoder set without crtc!\n"); |
0a91ca29 | 6112 | } |
79e53945 JB |
6113 | } |
6114 | ||
08d9bc92 ACO |
6115 | int intel_connector_init(struct intel_connector *connector) |
6116 | { | |
11c1a9ec | 6117 | struct intel_digital_connector_state *conn_state; |
08d9bc92 | 6118 | |
11c1a9ec ML |
6119 | /* |
6120 | * Allocate enough memory to hold intel_digital_connector_state, | |
6121 | * This might be a few bytes too many, but for connectors that don't | |
6122 | * need it we'll free the state and allocate a smaller one on the first | |
6123 | * succesful commit anyway. | |
6124 | */ | |
6125 | conn_state = kzalloc(sizeof(*conn_state), GFP_KERNEL); | |
6126 | if (!conn_state) | |
08d9bc92 ACO |
6127 | return -ENOMEM; |
6128 | ||
11c1a9ec ML |
6129 | __drm_atomic_helper_connector_reset(&connector->base, |
6130 | &conn_state->base); | |
6131 | ||
08d9bc92 ACO |
6132 | return 0; |
6133 | } | |
6134 | ||
6135 | struct intel_connector *intel_connector_alloc(void) | |
6136 | { | |
6137 | struct intel_connector *connector; | |
6138 | ||
6139 | connector = kzalloc(sizeof *connector, GFP_KERNEL); | |
6140 | if (!connector) | |
6141 | return NULL; | |
6142 | ||
6143 | if (intel_connector_init(connector) < 0) { | |
6144 | kfree(connector); | |
6145 | return NULL; | |
6146 | } | |
6147 | ||
6148 | return connector; | |
6149 | } | |
6150 | ||
f0947c37 DV |
6151 | /* Simple connector->get_hw_state implementation for encoders that support only |
6152 | * one connector and no cloning and hence the encoder state determines the state | |
6153 | * of the connector. */ | |
6154 | bool intel_connector_get_hw_state(struct intel_connector *connector) | |
ea5b213a | 6155 | { |
24929352 | 6156 | enum pipe pipe = 0; |
f0947c37 | 6157 | struct intel_encoder *encoder = connector->encoder; |
ea5b213a | 6158 | |
f0947c37 | 6159 | return encoder->get_hw_state(encoder, &pipe); |
ea5b213a CW |
6160 | } |
6161 | ||
6d293983 | 6162 | static int pipe_required_fdi_lanes(struct intel_crtc_state *crtc_state) |
d272ddfa | 6163 | { |
6d293983 ACO |
6164 | if (crtc_state->base.enable && crtc_state->has_pch_encoder) |
6165 | return crtc_state->fdi_lanes; | |
d272ddfa VS |
6166 | |
6167 | return 0; | |
6168 | } | |
6169 | ||
6d293983 | 6170 | static int ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe, |
5cec258b | 6171 | struct intel_crtc_state *pipe_config) |
1857e1da | 6172 | { |
8652744b | 6173 | struct drm_i915_private *dev_priv = to_i915(dev); |
6d293983 ACO |
6174 | struct drm_atomic_state *state = pipe_config->base.state; |
6175 | struct intel_crtc *other_crtc; | |
6176 | struct intel_crtc_state *other_crtc_state; | |
6177 | ||
1857e1da DV |
6178 | DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n", |
6179 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6180 | if (pipe_config->fdi_lanes > 4) { | |
6181 | DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n", | |
6182 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6183 | return -EINVAL; |
1857e1da DV |
6184 | } |
6185 | ||
8652744b | 6186 | if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
1857e1da DV |
6187 | if (pipe_config->fdi_lanes > 2) { |
6188 | DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n", | |
6189 | pipe_config->fdi_lanes); | |
6d293983 | 6190 | return -EINVAL; |
1857e1da | 6191 | } else { |
6d293983 | 6192 | return 0; |
1857e1da DV |
6193 | } |
6194 | } | |
6195 | ||
b7f05d4a | 6196 | if (INTEL_INFO(dev_priv)->num_pipes == 2) |
6d293983 | 6197 | return 0; |
1857e1da DV |
6198 | |
6199 | /* Ivybridge 3 pipe is really complicated */ | |
6200 | switch (pipe) { | |
6201 | case PIPE_A: | |
6d293983 | 6202 | return 0; |
1857e1da | 6203 | case PIPE_B: |
6d293983 ACO |
6204 | if (pipe_config->fdi_lanes <= 2) |
6205 | return 0; | |
6206 | ||
b91eb5cc | 6207 | other_crtc = intel_get_crtc_for_pipe(dev_priv, PIPE_C); |
6d293983 ACO |
6208 | other_crtc_state = |
6209 | intel_atomic_get_crtc_state(state, other_crtc); | |
6210 | if (IS_ERR(other_crtc_state)) | |
6211 | return PTR_ERR(other_crtc_state); | |
6212 | ||
6213 | if (pipe_required_fdi_lanes(other_crtc_state) > 0) { | |
1857e1da DV |
6214 | DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n", |
6215 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6216 | return -EINVAL; |
1857e1da | 6217 | } |
6d293983 | 6218 | return 0; |
1857e1da | 6219 | case PIPE_C: |
251cc67c VS |
6220 | if (pipe_config->fdi_lanes > 2) { |
6221 | DRM_DEBUG_KMS("only 2 lanes on pipe %c: required %i lanes\n", | |
6222 | pipe_name(pipe), pipe_config->fdi_lanes); | |
6d293983 | 6223 | return -EINVAL; |
251cc67c | 6224 | } |
6d293983 | 6225 | |
b91eb5cc | 6226 | other_crtc = intel_get_crtc_for_pipe(dev_priv, PIPE_B); |
6d293983 ACO |
6227 | other_crtc_state = |
6228 | intel_atomic_get_crtc_state(state, other_crtc); | |
6229 | if (IS_ERR(other_crtc_state)) | |
6230 | return PTR_ERR(other_crtc_state); | |
6231 | ||
6232 | if (pipe_required_fdi_lanes(other_crtc_state) > 2) { | |
1857e1da | 6233 | DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n"); |
6d293983 | 6234 | return -EINVAL; |
1857e1da | 6235 | } |
6d293983 | 6236 | return 0; |
1857e1da DV |
6237 | default: |
6238 | BUG(); | |
6239 | } | |
6240 | } | |
6241 | ||
e29c22c0 DV |
6242 | #define RETRY 1 |
6243 | static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc, | |
5cec258b | 6244 | struct intel_crtc_state *pipe_config) |
877d48d5 | 6245 | { |
1857e1da | 6246 | struct drm_device *dev = intel_crtc->base.dev; |
7c5f93b0 | 6247 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
6d293983 ACO |
6248 | int lane, link_bw, fdi_dotclock, ret; |
6249 | bool needs_recompute = false; | |
877d48d5 | 6250 | |
e29c22c0 | 6251 | retry: |
877d48d5 DV |
6252 | /* FDI is a binary signal running at ~2.7GHz, encoding |
6253 | * each output octet as 10 bits. The actual frequency | |
6254 | * is stored as a divider into a 100MHz clock, and the | |
6255 | * mode pixel clock is stored in units of 1KHz. | |
6256 | * Hence the bw of each lane in terms of the mode signal | |
6257 | * is: | |
6258 | */ | |
21a727b3 | 6259 | link_bw = intel_fdi_link_freq(to_i915(dev), pipe_config); |
877d48d5 | 6260 | |
241bfc38 | 6261 | fdi_dotclock = adjusted_mode->crtc_clock; |
877d48d5 | 6262 | |
2bd89a07 | 6263 | lane = ironlake_get_lanes_required(fdi_dotclock, link_bw, |
877d48d5 DV |
6264 | pipe_config->pipe_bpp); |
6265 | ||
6266 | pipe_config->fdi_lanes = lane; | |
6267 | ||
2bd89a07 | 6268 | intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock, |
b31e85ed | 6269 | link_bw, &pipe_config->fdi_m_n, false); |
1857e1da | 6270 | |
e3b247da | 6271 | ret = ironlake_check_fdi_lanes(dev, intel_crtc->pipe, pipe_config); |
6d293983 | 6272 | if (ret == -EINVAL && pipe_config->pipe_bpp > 6*3) { |
e29c22c0 | 6273 | pipe_config->pipe_bpp -= 2*3; |
7ff89ca2 VS |
6274 | DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n", |
6275 | pipe_config->pipe_bpp); | |
6276 | needs_recompute = true; | |
6277 | pipe_config->bw_constrained = true; | |
257a7ffc | 6278 | |
7ff89ca2 | 6279 | goto retry; |
257a7ffc | 6280 | } |
79e53945 | 6281 | |
7ff89ca2 VS |
6282 | if (needs_recompute) |
6283 | return RETRY; | |
e70236a8 | 6284 | |
7ff89ca2 | 6285 | return ret; |
e70236a8 JB |
6286 | } |
6287 | ||
7ff89ca2 VS |
6288 | static bool pipe_config_supports_ips(struct drm_i915_private *dev_priv, |
6289 | struct intel_crtc_state *pipe_config) | |
e70236a8 | 6290 | { |
6e644626 VS |
6291 | if (pipe_config->ips_force_disable) |
6292 | return false; | |
6293 | ||
7ff89ca2 VS |
6294 | if (pipe_config->pipe_bpp > 24) |
6295 | return false; | |
e70236a8 | 6296 | |
7ff89ca2 VS |
6297 | /* HSW can handle pixel rate up to cdclk? */ |
6298 | if (IS_HASWELL(dev_priv)) | |
6299 | return true; | |
1b1d2716 | 6300 | |
65cd2b3f | 6301 | /* |
7ff89ca2 VS |
6302 | * We compare against max which means we must take |
6303 | * the increased cdclk requirement into account when | |
6304 | * calculating the new cdclk. | |
6305 | * | |
6306 | * Should measure whether using a lower cdclk w/o IPS | |
e70236a8 | 6307 | */ |
7ff89ca2 VS |
6308 | return pipe_config->pixel_rate <= |
6309 | dev_priv->max_cdclk_freq * 95 / 100; | |
e70236a8 | 6310 | } |
79e53945 | 6311 | |
7ff89ca2 VS |
6312 | static void hsw_compute_ips_config(struct intel_crtc *crtc, |
6313 | struct intel_crtc_state *pipe_config) | |
6314 | { | |
6315 | struct drm_device *dev = crtc->base.dev; | |
6316 | struct drm_i915_private *dev_priv = to_i915(dev); | |
34edce2f | 6317 | |
4f044a88 | 6318 | pipe_config->ips_enabled = i915_modparams.enable_ips && |
7ff89ca2 VS |
6319 | hsw_crtc_supports_ips(crtc) && |
6320 | pipe_config_supports_ips(dev_priv, pipe_config); | |
34edce2f VS |
6321 | } |
6322 | ||
7ff89ca2 | 6323 | static bool intel_crtc_supports_double_wide(const struct intel_crtc *crtc) |
34edce2f | 6324 | { |
7ff89ca2 | 6325 | const struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
34edce2f | 6326 | |
7ff89ca2 VS |
6327 | /* GDG double wide on either pipe, otherwise pipe A only */ |
6328 | return INTEL_INFO(dev_priv)->gen < 4 && | |
6329 | (crtc->pipe == PIPE_A || IS_I915G(dev_priv)); | |
34edce2f VS |
6330 | } |
6331 | ||
ceb99320 VS |
6332 | static uint32_t ilk_pipe_pixel_rate(const struct intel_crtc_state *pipe_config) |
6333 | { | |
6334 | uint32_t pixel_rate; | |
6335 | ||
6336 | pixel_rate = pipe_config->base.adjusted_mode.crtc_clock; | |
6337 | ||
6338 | /* | |
6339 | * We only use IF-ID interlacing. If we ever use | |
6340 | * PF-ID we'll need to adjust the pixel_rate here. | |
6341 | */ | |
6342 | ||
6343 | if (pipe_config->pch_pfit.enabled) { | |
6344 | uint64_t pipe_w, pipe_h, pfit_w, pfit_h; | |
6345 | uint32_t pfit_size = pipe_config->pch_pfit.size; | |
6346 | ||
6347 | pipe_w = pipe_config->pipe_src_w; | |
6348 | pipe_h = pipe_config->pipe_src_h; | |
6349 | ||
6350 | pfit_w = (pfit_size >> 16) & 0xFFFF; | |
6351 | pfit_h = pfit_size & 0xFFFF; | |
6352 | if (pipe_w < pfit_w) | |
6353 | pipe_w = pfit_w; | |
6354 | if (pipe_h < pfit_h) | |
6355 | pipe_h = pfit_h; | |
6356 | ||
6357 | if (WARN_ON(!pfit_w || !pfit_h)) | |
6358 | return pixel_rate; | |
6359 | ||
6360 | pixel_rate = div_u64((uint64_t) pixel_rate * pipe_w * pipe_h, | |
6361 | pfit_w * pfit_h); | |
6362 | } | |
6363 | ||
6364 | return pixel_rate; | |
6365 | } | |
6366 | ||
7ff89ca2 | 6367 | static void intel_crtc_compute_pixel_rate(struct intel_crtc_state *crtc_state) |
34edce2f | 6368 | { |
7ff89ca2 | 6369 | struct drm_i915_private *dev_priv = to_i915(crtc_state->base.crtc->dev); |
34edce2f | 6370 | |
7ff89ca2 VS |
6371 | if (HAS_GMCH_DISPLAY(dev_priv)) |
6372 | /* FIXME calculate proper pipe pixel rate for GMCH pfit */ | |
6373 | crtc_state->pixel_rate = | |
6374 | crtc_state->base.adjusted_mode.crtc_clock; | |
6375 | else | |
6376 | crtc_state->pixel_rate = | |
6377 | ilk_pipe_pixel_rate(crtc_state); | |
6378 | } | |
34edce2f | 6379 | |
7ff89ca2 VS |
6380 | static int intel_crtc_compute_config(struct intel_crtc *crtc, |
6381 | struct intel_crtc_state *pipe_config) | |
6382 | { | |
6383 | struct drm_device *dev = crtc->base.dev; | |
6384 | struct drm_i915_private *dev_priv = to_i915(dev); | |
6385 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; | |
6386 | int clock_limit = dev_priv->max_dotclk_freq; | |
34edce2f | 6387 | |
7ff89ca2 VS |
6388 | if (INTEL_GEN(dev_priv) < 4) { |
6389 | clock_limit = dev_priv->max_cdclk_freq * 9 / 10; | |
34edce2f | 6390 | |
7ff89ca2 VS |
6391 | /* |
6392 | * Enable double wide mode when the dot clock | |
6393 | * is > 90% of the (display) core speed. | |
6394 | */ | |
6395 | if (intel_crtc_supports_double_wide(crtc) && | |
6396 | adjusted_mode->crtc_clock > clock_limit) { | |
6397 | clock_limit = dev_priv->max_dotclk_freq; | |
6398 | pipe_config->double_wide = true; | |
6399 | } | |
34edce2f VS |
6400 | } |
6401 | ||
7ff89ca2 VS |
6402 | if (adjusted_mode->crtc_clock > clock_limit) { |
6403 | DRM_DEBUG_KMS("requested pixel clock (%d kHz) too high (max: %d kHz, double wide: %s)\n", | |
6404 | adjusted_mode->crtc_clock, clock_limit, | |
6405 | yesno(pipe_config->double_wide)); | |
6406 | return -EINVAL; | |
6407 | } | |
34edce2f | 6408 | |
25edf915 SS |
6409 | if (pipe_config->ycbcr420 && pipe_config->base.ctm) { |
6410 | /* | |
6411 | * There is only one pipe CSC unit per pipe, and we need that | |
6412 | * for output conversion from RGB->YCBCR. So if CTM is already | |
6413 | * applied we can't support YCBCR420 output. | |
6414 | */ | |
6415 | DRM_DEBUG_KMS("YCBCR420 and CTM together are not possible\n"); | |
6416 | return -EINVAL; | |
6417 | } | |
6418 | ||
7ff89ca2 VS |
6419 | /* |
6420 | * Pipe horizontal size must be even in: | |
6421 | * - DVO ganged mode | |
6422 | * - LVDS dual channel mode | |
6423 | * - Double wide pipe | |
6424 | */ | |
6425 | if ((intel_crtc_has_type(pipe_config, INTEL_OUTPUT_LVDS) && | |
6426 | intel_is_dual_link_lvds(dev)) || pipe_config->double_wide) | |
6427 | pipe_config->pipe_src_w &= ~1; | |
34edce2f | 6428 | |
7ff89ca2 VS |
6429 | /* Cantiga+ cannot handle modes with a hsync front porch of 0. |
6430 | * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw. | |
6431 | */ | |
6432 | if ((INTEL_GEN(dev_priv) > 4 || IS_G4X(dev_priv)) && | |
6433 | adjusted_mode->crtc_hsync_start == adjusted_mode->crtc_hdisplay) | |
6434 | return -EINVAL; | |
34edce2f | 6435 | |
7ff89ca2 | 6436 | intel_crtc_compute_pixel_rate(pipe_config); |
34edce2f | 6437 | |
7ff89ca2 VS |
6438 | if (HAS_IPS(dev_priv)) |
6439 | hsw_compute_ips_config(crtc, pipe_config); | |
34edce2f | 6440 | |
7ff89ca2 VS |
6441 | if (pipe_config->has_pch_encoder) |
6442 | return ironlake_fdi_compute_config(crtc, pipe_config); | |
34edce2f | 6443 | |
7ff89ca2 | 6444 | return 0; |
34edce2f VS |
6445 | } |
6446 | ||
2c07245f | 6447 | static void |
a65851af | 6448 | intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den) |
2c07245f | 6449 | { |
a65851af VS |
6450 | while (*num > DATA_LINK_M_N_MASK || |
6451 | *den > DATA_LINK_M_N_MASK) { | |
2c07245f ZW |
6452 | *num >>= 1; |
6453 | *den >>= 1; | |
6454 | } | |
6455 | } | |
6456 | ||
a65851af | 6457 | static void compute_m_n(unsigned int m, unsigned int n, |
b31e85ed JN |
6458 | uint32_t *ret_m, uint32_t *ret_n, |
6459 | bool reduce_m_n) | |
a65851af | 6460 | { |
9a86cda0 JN |
6461 | /* |
6462 | * Reduce M/N as much as possible without loss in precision. Several DP | |
6463 | * dongles in particular seem to be fussy about too large *link* M/N | |
6464 | * values. The passed in values are more likely to have the least | |
6465 | * significant bits zero than M after rounding below, so do this first. | |
6466 | */ | |
b31e85ed JN |
6467 | if (reduce_m_n) { |
6468 | while ((m & 1) == 0 && (n & 1) == 0) { | |
6469 | m >>= 1; | |
6470 | n >>= 1; | |
6471 | } | |
9a86cda0 JN |
6472 | } |
6473 | ||
a65851af VS |
6474 | *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX); |
6475 | *ret_m = div_u64((uint64_t) m * *ret_n, n); | |
6476 | intel_reduce_m_n_ratio(ret_m, ret_n); | |
6477 | } | |
6478 | ||
e69d0bc1 DV |
6479 | void |
6480 | intel_link_compute_m_n(int bits_per_pixel, int nlanes, | |
6481 | int pixel_clock, int link_clock, | |
b31e85ed JN |
6482 | struct intel_link_m_n *m_n, |
6483 | bool reduce_m_n) | |
2c07245f | 6484 | { |
e69d0bc1 | 6485 | m_n->tu = 64; |
a65851af VS |
6486 | |
6487 | compute_m_n(bits_per_pixel * pixel_clock, | |
6488 | link_clock * nlanes * 8, | |
b31e85ed JN |
6489 | &m_n->gmch_m, &m_n->gmch_n, |
6490 | reduce_m_n); | |
a65851af VS |
6491 | |
6492 | compute_m_n(pixel_clock, link_clock, | |
b31e85ed JN |
6493 | &m_n->link_m, &m_n->link_n, |
6494 | reduce_m_n); | |
2c07245f ZW |
6495 | } |
6496 | ||
a7615030 CW |
6497 | static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv) |
6498 | { | |
4f044a88 MW |
6499 | if (i915_modparams.panel_use_ssc >= 0) |
6500 | return i915_modparams.panel_use_ssc != 0; | |
41aa3448 | 6501 | return dev_priv->vbt.lvds_use_ssc |
435793df | 6502 | && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE); |
a7615030 CW |
6503 | } |
6504 | ||
7429e9d4 | 6505 | static uint32_t pnv_dpll_compute_fp(struct dpll *dpll) |
c65d77d8 | 6506 | { |
7df00d7a | 6507 | return (1 << dpll->n) << 16 | dpll->m2; |
7429e9d4 | 6508 | } |
f47709a9 | 6509 | |
7429e9d4 DV |
6510 | static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll) |
6511 | { | |
6512 | return dpll->n << 16 | dpll->m1 << 8 | dpll->m2; | |
c65d77d8 JB |
6513 | } |
6514 | ||
f47709a9 | 6515 | static void i9xx_update_pll_dividers(struct intel_crtc *crtc, |
190f68c5 | 6516 | struct intel_crtc_state *crtc_state, |
9e2c8475 | 6517 | struct dpll *reduced_clock) |
a7516a05 | 6518 | { |
9b1e14f4 | 6519 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
a7516a05 JB |
6520 | u32 fp, fp2 = 0; |
6521 | ||
9b1e14f4 | 6522 | if (IS_PINEVIEW(dev_priv)) { |
190f68c5 | 6523 | fp = pnv_dpll_compute_fp(&crtc_state->dpll); |
a7516a05 | 6524 | if (reduced_clock) |
7429e9d4 | 6525 | fp2 = pnv_dpll_compute_fp(reduced_clock); |
a7516a05 | 6526 | } else { |
190f68c5 | 6527 | fp = i9xx_dpll_compute_fp(&crtc_state->dpll); |
a7516a05 | 6528 | if (reduced_clock) |
7429e9d4 | 6529 | fp2 = i9xx_dpll_compute_fp(reduced_clock); |
a7516a05 JB |
6530 | } |
6531 | ||
190f68c5 | 6532 | crtc_state->dpll_hw_state.fp0 = fp; |
a7516a05 | 6533 | |
f47709a9 | 6534 | crtc->lowfreq_avail = false; |
2d84d2b3 | 6535 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS) && |
ab585dea | 6536 | reduced_clock) { |
190f68c5 | 6537 | crtc_state->dpll_hw_state.fp1 = fp2; |
f47709a9 | 6538 | crtc->lowfreq_avail = true; |
a7516a05 | 6539 | } else { |
190f68c5 | 6540 | crtc_state->dpll_hw_state.fp1 = fp; |
a7516a05 JB |
6541 | } |
6542 | } | |
6543 | ||
5e69f97f CML |
6544 | static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe |
6545 | pipe) | |
89b667f8 JB |
6546 | { |
6547 | u32 reg_val; | |
6548 | ||
6549 | /* | |
6550 | * PLLB opamp always calibrates to max value of 0x3f, force enable it | |
6551 | * and set it to a reasonable value instead. | |
6552 | */ | |
ab3c759a | 6553 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 JB |
6554 | reg_val &= 0xffffff00; |
6555 | reg_val |= 0x00000030; | |
ab3c759a | 6556 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 6557 | |
ab3c759a | 6558 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
ed58570f ID |
6559 | reg_val &= 0x00ffffff; |
6560 | reg_val |= 0x8c000000; | |
ab3c759a | 6561 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 | 6562 | |
ab3c759a | 6563 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 | 6564 | reg_val &= 0xffffff00; |
ab3c759a | 6565 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 6566 | |
ab3c759a | 6567 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
6568 | reg_val &= 0x00ffffff; |
6569 | reg_val |= 0xb0000000; | |
ab3c759a | 6570 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 JB |
6571 | } |
6572 | ||
b551842d DV |
6573 | static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc, |
6574 | struct intel_link_m_n *m_n) | |
6575 | { | |
6576 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 6577 | struct drm_i915_private *dev_priv = to_i915(dev); |
b551842d DV |
6578 | int pipe = crtc->pipe; |
6579 | ||
e3b95f1e DV |
6580 | I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
6581 | I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n); | |
6582 | I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m); | |
6583 | I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n); | |
b551842d DV |
6584 | } |
6585 | ||
6586 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, | |
f769cd24 VK |
6587 | struct intel_link_m_n *m_n, |
6588 | struct intel_link_m_n *m2_n2) | |
b551842d | 6589 | { |
6315b5d3 | 6590 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
b551842d | 6591 | int pipe = crtc->pipe; |
6e3c9717 | 6592 | enum transcoder transcoder = crtc->config->cpu_transcoder; |
b551842d | 6593 | |
6315b5d3 | 6594 | if (INTEL_GEN(dev_priv) >= 5) { |
b551842d DV |
6595 | I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m); |
6596 | I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n); | |
6597 | I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m); | |
6598 | I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n); | |
f769cd24 VK |
6599 | /* M2_N2 registers to be set only for gen < 8 (M2_N2 available |
6600 | * for gen < 8) and if DRRS is supported (to make sure the | |
6601 | * registers are not unnecessarily accessed). | |
6602 | */ | |
920a14b2 TU |
6603 | if (m2_n2 && (IS_CHERRYVIEW(dev_priv) || |
6604 | INTEL_GEN(dev_priv) < 8) && crtc->config->has_drrs) { | |
f769cd24 VK |
6605 | I915_WRITE(PIPE_DATA_M2(transcoder), |
6606 | TU_SIZE(m2_n2->tu) | m2_n2->gmch_m); | |
6607 | I915_WRITE(PIPE_DATA_N2(transcoder), m2_n2->gmch_n); | |
6608 | I915_WRITE(PIPE_LINK_M2(transcoder), m2_n2->link_m); | |
6609 | I915_WRITE(PIPE_LINK_N2(transcoder), m2_n2->link_n); | |
6610 | } | |
b551842d | 6611 | } else { |
e3b95f1e DV |
6612 | I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
6613 | I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n); | |
6614 | I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m); | |
6615 | I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n); | |
b551842d DV |
6616 | } |
6617 | } | |
6618 | ||
fe3cd48d | 6619 | void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n) |
03afc4a2 | 6620 | { |
fe3cd48d R |
6621 | struct intel_link_m_n *dp_m_n, *dp_m2_n2 = NULL; |
6622 | ||
6623 | if (m_n == M1_N1) { | |
6624 | dp_m_n = &crtc->config->dp_m_n; | |
6625 | dp_m2_n2 = &crtc->config->dp_m2_n2; | |
6626 | } else if (m_n == M2_N2) { | |
6627 | ||
6628 | /* | |
6629 | * M2_N2 registers are not supported. Hence m2_n2 divider value | |
6630 | * needs to be programmed into M1_N1. | |
6631 | */ | |
6632 | dp_m_n = &crtc->config->dp_m2_n2; | |
6633 | } else { | |
6634 | DRM_ERROR("Unsupported divider value\n"); | |
6635 | return; | |
6636 | } | |
6637 | ||
6e3c9717 ACO |
6638 | if (crtc->config->has_pch_encoder) |
6639 | intel_pch_transcoder_set_m_n(crtc, &crtc->config->dp_m_n); | |
03afc4a2 | 6640 | else |
fe3cd48d | 6641 | intel_cpu_transcoder_set_m_n(crtc, dp_m_n, dp_m2_n2); |
03afc4a2 DV |
6642 | } |
6643 | ||
251ac862 DV |
6644 | static void vlv_compute_dpll(struct intel_crtc *crtc, |
6645 | struct intel_crtc_state *pipe_config) | |
bdd4b6a6 | 6646 | { |
03ed5cbf | 6647 | pipe_config->dpll_hw_state.dpll = DPLL_INTEGRATED_REF_CLK_VLV | |
cd2d34d9 | 6648 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; |
03ed5cbf VS |
6649 | if (crtc->pipe != PIPE_A) |
6650 | pipe_config->dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
bdd4b6a6 | 6651 | |
cd2d34d9 | 6652 | /* DPLL not used with DSI, but still need the rest set up */ |
d7edc4e5 | 6653 | if (!intel_crtc_has_type(pipe_config, INTEL_OUTPUT_DSI)) |
cd2d34d9 VS |
6654 | pipe_config->dpll_hw_state.dpll |= DPLL_VCO_ENABLE | |
6655 | DPLL_EXT_BUFFER_ENABLE_VLV; | |
6656 | ||
03ed5cbf VS |
6657 | pipe_config->dpll_hw_state.dpll_md = |
6658 | (pipe_config->pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
6659 | } | |
bdd4b6a6 | 6660 | |
03ed5cbf VS |
6661 | static void chv_compute_dpll(struct intel_crtc *crtc, |
6662 | struct intel_crtc_state *pipe_config) | |
6663 | { | |
6664 | pipe_config->dpll_hw_state.dpll = DPLL_SSC_REF_CLK_CHV | | |
cd2d34d9 | 6665 | DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; |
03ed5cbf VS |
6666 | if (crtc->pipe != PIPE_A) |
6667 | pipe_config->dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; | |
6668 | ||
cd2d34d9 | 6669 | /* DPLL not used with DSI, but still need the rest set up */ |
d7edc4e5 | 6670 | if (!intel_crtc_has_type(pipe_config, INTEL_OUTPUT_DSI)) |
cd2d34d9 VS |
6671 | pipe_config->dpll_hw_state.dpll |= DPLL_VCO_ENABLE; |
6672 | ||
03ed5cbf VS |
6673 | pipe_config->dpll_hw_state.dpll_md = |
6674 | (pipe_config->pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
bdd4b6a6 DV |
6675 | } |
6676 | ||
d288f65f | 6677 | static void vlv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 6678 | const struct intel_crtc_state *pipe_config) |
a0c4da24 | 6679 | { |
f47709a9 | 6680 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 6681 | struct drm_i915_private *dev_priv = to_i915(dev); |
cd2d34d9 | 6682 | enum pipe pipe = crtc->pipe; |
bdd4b6a6 | 6683 | u32 mdiv; |
a0c4da24 | 6684 | u32 bestn, bestm1, bestm2, bestp1, bestp2; |
bdd4b6a6 | 6685 | u32 coreclk, reg_val; |
a0c4da24 | 6686 | |
cd2d34d9 VS |
6687 | /* Enable Refclk */ |
6688 | I915_WRITE(DPLL(pipe), | |
6689 | pipe_config->dpll_hw_state.dpll & | |
6690 | ~(DPLL_VCO_ENABLE | DPLL_EXT_BUFFER_ENABLE_VLV)); | |
6691 | ||
6692 | /* No need to actually set up the DPLL with DSI */ | |
6693 | if ((pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) == 0) | |
6694 | return; | |
6695 | ||
a580516d | 6696 | mutex_lock(&dev_priv->sb_lock); |
09153000 | 6697 | |
d288f65f VS |
6698 | bestn = pipe_config->dpll.n; |
6699 | bestm1 = pipe_config->dpll.m1; | |
6700 | bestm2 = pipe_config->dpll.m2; | |
6701 | bestp1 = pipe_config->dpll.p1; | |
6702 | bestp2 = pipe_config->dpll.p2; | |
a0c4da24 | 6703 | |
89b667f8 JB |
6704 | /* See eDP HDMI DPIO driver vbios notes doc */ |
6705 | ||
6706 | /* PLL B needs special handling */ | |
bdd4b6a6 | 6707 | if (pipe == PIPE_B) |
5e69f97f | 6708 | vlv_pllb_recal_opamp(dev_priv, pipe); |
89b667f8 JB |
6709 | |
6710 | /* Set up Tx target for periodic Rcomp update */ | |
ab3c759a | 6711 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f); |
89b667f8 JB |
6712 | |
6713 | /* Disable target IRef on PLL */ | |
ab3c759a | 6714 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe)); |
89b667f8 | 6715 | reg_val &= 0x00ffffff; |
ab3c759a | 6716 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val); |
89b667f8 JB |
6717 | |
6718 | /* Disable fast lock */ | |
ab3c759a | 6719 | vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610); |
89b667f8 JB |
6720 | |
6721 | /* Set idtafcrecal before PLL is enabled */ | |
a0c4da24 JB |
6722 | mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK)); |
6723 | mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT)); | |
6724 | mdiv |= ((bestn << DPIO_N_SHIFT)); | |
a0c4da24 | 6725 | mdiv |= (1 << DPIO_K_SHIFT); |
7df5080b JB |
6726 | |
6727 | /* | |
6728 | * Post divider depends on pixel clock rate, DAC vs digital (and LVDS, | |
6729 | * but we don't support that). | |
6730 | * Note: don't use the DAC post divider as it seems unstable. | |
6731 | */ | |
6732 | mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT); | |
ab3c759a | 6733 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 6734 | |
a0c4da24 | 6735 | mdiv |= DPIO_ENABLE_CALIBRATION; |
ab3c759a | 6736 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 6737 | |
89b667f8 | 6738 | /* Set HBR and RBR LPF coefficients */ |
d288f65f | 6739 | if (pipe_config->port_clock == 162000 || |
2d84d2b3 VS |
6740 | intel_crtc_has_type(crtc->config, INTEL_OUTPUT_ANALOG) || |
6741 | intel_crtc_has_type(crtc->config, INTEL_OUTPUT_HDMI)) | |
ab3c759a | 6742 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
885b0120 | 6743 | 0x009f0003); |
89b667f8 | 6744 | else |
ab3c759a | 6745 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
89b667f8 JB |
6746 | 0x00d0000f); |
6747 | ||
37a5650b | 6748 | if (intel_crtc_has_dp_encoder(pipe_config)) { |
89b667f8 | 6749 | /* Use SSC source */ |
bdd4b6a6 | 6750 | if (pipe == PIPE_A) |
ab3c759a | 6751 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
6752 | 0x0df40000); |
6753 | else | |
ab3c759a | 6754 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
6755 | 0x0df70000); |
6756 | } else { /* HDMI or VGA */ | |
6757 | /* Use bend source */ | |
bdd4b6a6 | 6758 | if (pipe == PIPE_A) |
ab3c759a | 6759 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
6760 | 0x0df70000); |
6761 | else | |
ab3c759a | 6762 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
6763 | 0x0df40000); |
6764 | } | |
a0c4da24 | 6765 | |
ab3c759a | 6766 | coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe)); |
89b667f8 | 6767 | coreclk = (coreclk & 0x0000ff00) | 0x01c00000; |
2210ce7f | 6768 | if (intel_crtc_has_dp_encoder(crtc->config)) |
89b667f8 | 6769 | coreclk |= 0x01000000; |
ab3c759a | 6770 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk); |
a0c4da24 | 6771 | |
ab3c759a | 6772 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000); |
a580516d | 6773 | mutex_unlock(&dev_priv->sb_lock); |
a0c4da24 JB |
6774 | } |
6775 | ||
d288f65f | 6776 | static void chv_prepare_pll(struct intel_crtc *crtc, |
5cec258b | 6777 | const struct intel_crtc_state *pipe_config) |
9d556c99 CML |
6778 | { |
6779 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 6780 | struct drm_i915_private *dev_priv = to_i915(dev); |
cd2d34d9 | 6781 | enum pipe pipe = crtc->pipe; |
9d556c99 | 6782 | enum dpio_channel port = vlv_pipe_to_channel(pipe); |
9cbe40c1 | 6783 | u32 loopfilter, tribuf_calcntr; |
9d556c99 | 6784 | u32 bestn, bestm1, bestm2, bestp1, bestp2, bestm2_frac; |
a945ce7e | 6785 | u32 dpio_val; |
9cbe40c1 | 6786 | int vco; |
9d556c99 | 6787 | |
cd2d34d9 VS |
6788 | /* Enable Refclk and SSC */ |
6789 | I915_WRITE(DPLL(pipe), | |
6790 | pipe_config->dpll_hw_state.dpll & ~DPLL_VCO_ENABLE); | |
6791 | ||
6792 | /* No need to actually set up the DPLL with DSI */ | |
6793 | if ((pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) == 0) | |
6794 | return; | |
6795 | ||
d288f65f VS |
6796 | bestn = pipe_config->dpll.n; |
6797 | bestm2_frac = pipe_config->dpll.m2 & 0x3fffff; | |
6798 | bestm1 = pipe_config->dpll.m1; | |
6799 | bestm2 = pipe_config->dpll.m2 >> 22; | |
6800 | bestp1 = pipe_config->dpll.p1; | |
6801 | bestp2 = pipe_config->dpll.p2; | |
9cbe40c1 | 6802 | vco = pipe_config->dpll.vco; |
a945ce7e | 6803 | dpio_val = 0; |
9cbe40c1 | 6804 | loopfilter = 0; |
9d556c99 | 6805 | |
a580516d | 6806 | mutex_lock(&dev_priv->sb_lock); |
9d556c99 | 6807 | |
9d556c99 CML |
6808 | /* p1 and p2 divider */ |
6809 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW13(port), | |
6810 | 5 << DPIO_CHV_S1_DIV_SHIFT | | |
6811 | bestp1 << DPIO_CHV_P1_DIV_SHIFT | | |
6812 | bestp2 << DPIO_CHV_P2_DIV_SHIFT | | |
6813 | 1 << DPIO_CHV_K_DIV_SHIFT); | |
6814 | ||
6815 | /* Feedback post-divider - m2 */ | |
6816 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2); | |
6817 | ||
6818 | /* Feedback refclk divider - n and m1 */ | |
6819 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW1(port), | |
6820 | DPIO_CHV_M1_DIV_BY_2 | | |
6821 | 1 << DPIO_CHV_N_DIV_SHIFT); | |
6822 | ||
6823 | /* M2 fraction division */ | |
25a25dfc | 6824 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW2(port), bestm2_frac); |
9d556c99 CML |
6825 | |
6826 | /* M2 fraction division enable */ | |
a945ce7e VP |
6827 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port)); |
6828 | dpio_val &= ~(DPIO_CHV_FEEDFWD_GAIN_MASK | DPIO_CHV_FRAC_DIV_EN); | |
6829 | dpio_val |= (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT); | |
6830 | if (bestm2_frac) | |
6831 | dpio_val |= DPIO_CHV_FRAC_DIV_EN; | |
6832 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW3(port), dpio_val); | |
9d556c99 | 6833 | |
de3a0fde VP |
6834 | /* Program digital lock detect threshold */ |
6835 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW9(port)); | |
6836 | dpio_val &= ~(DPIO_CHV_INT_LOCK_THRESHOLD_MASK | | |
6837 | DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE); | |
6838 | dpio_val |= (0x5 << DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT); | |
6839 | if (!bestm2_frac) | |
6840 | dpio_val |= DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE; | |
6841 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW9(port), dpio_val); | |
6842 | ||
9d556c99 | 6843 | /* Loop filter */ |
9cbe40c1 VP |
6844 | if (vco == 5400000) { |
6845 | loopfilter |= (0x3 << DPIO_CHV_PROP_COEFF_SHIFT); | |
6846 | loopfilter |= (0x8 << DPIO_CHV_INT_COEFF_SHIFT); | |
6847 | loopfilter |= (0x1 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
6848 | tribuf_calcntr = 0x9; | |
6849 | } else if (vco <= 6200000) { | |
6850 | loopfilter |= (0x5 << DPIO_CHV_PROP_COEFF_SHIFT); | |
6851 | loopfilter |= (0xB << DPIO_CHV_INT_COEFF_SHIFT); | |
6852 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
6853 | tribuf_calcntr = 0x9; | |
6854 | } else if (vco <= 6480000) { | |
6855 | loopfilter |= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT); | |
6856 | loopfilter |= (0x9 << DPIO_CHV_INT_COEFF_SHIFT); | |
6857 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
6858 | tribuf_calcntr = 0x8; | |
6859 | } else { | |
6860 | /* Not supported. Apply the same limits as in the max case */ | |
6861 | loopfilter |= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT); | |
6862 | loopfilter |= (0x9 << DPIO_CHV_INT_COEFF_SHIFT); | |
6863 | loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT); | |
6864 | tribuf_calcntr = 0; | |
6865 | } | |
9d556c99 CML |
6866 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter); |
6867 | ||
968040b2 | 6868 | dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW8(port)); |
9cbe40c1 VP |
6869 | dpio_val &= ~DPIO_CHV_TDC_TARGET_CNT_MASK; |
6870 | dpio_val |= (tribuf_calcntr << DPIO_CHV_TDC_TARGET_CNT_SHIFT); | |
6871 | vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW8(port), dpio_val); | |
6872 | ||
9d556c99 CML |
6873 | /* AFC Recal */ |
6874 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), | |
6875 | vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)) | | |
6876 | DPIO_AFC_RECAL); | |
6877 | ||
a580516d | 6878 | mutex_unlock(&dev_priv->sb_lock); |
9d556c99 CML |
6879 | } |
6880 | ||
d288f65f VS |
6881 | /** |
6882 | * vlv_force_pll_on - forcibly enable just the PLL | |
6883 | * @dev_priv: i915 private structure | |
6884 | * @pipe: pipe PLL to enable | |
6885 | * @dpll: PLL configuration | |
6886 | * | |
6887 | * Enable the PLL for @pipe using the supplied @dpll config. To be used | |
6888 | * in cases where we need the PLL enabled even when @pipe is not going to | |
6889 | * be enabled. | |
6890 | */ | |
30ad9814 | 6891 | int vlv_force_pll_on(struct drm_i915_private *dev_priv, enum pipe pipe, |
3f36b937 | 6892 | const struct dpll *dpll) |
d288f65f | 6893 | { |
b91eb5cc | 6894 | struct intel_crtc *crtc = intel_get_crtc_for_pipe(dev_priv, pipe); |
3f36b937 TU |
6895 | struct intel_crtc_state *pipe_config; |
6896 | ||
6897 | pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL); | |
6898 | if (!pipe_config) | |
6899 | return -ENOMEM; | |
6900 | ||
6901 | pipe_config->base.crtc = &crtc->base; | |
6902 | pipe_config->pixel_multiplier = 1; | |
6903 | pipe_config->dpll = *dpll; | |
d288f65f | 6904 | |
30ad9814 | 6905 | if (IS_CHERRYVIEW(dev_priv)) { |
3f36b937 TU |
6906 | chv_compute_dpll(crtc, pipe_config); |
6907 | chv_prepare_pll(crtc, pipe_config); | |
6908 | chv_enable_pll(crtc, pipe_config); | |
d288f65f | 6909 | } else { |
3f36b937 TU |
6910 | vlv_compute_dpll(crtc, pipe_config); |
6911 | vlv_prepare_pll(crtc, pipe_config); | |
6912 | vlv_enable_pll(crtc, pipe_config); | |
d288f65f | 6913 | } |
3f36b937 TU |
6914 | |
6915 | kfree(pipe_config); | |
6916 | ||
6917 | return 0; | |
d288f65f VS |
6918 | } |
6919 | ||
6920 | /** | |
6921 | * vlv_force_pll_off - forcibly disable just the PLL | |
6922 | * @dev_priv: i915 private structure | |
6923 | * @pipe: pipe PLL to disable | |
6924 | * | |
6925 | * Disable the PLL for @pipe. To be used in cases where we need | |
6926 | * the PLL enabled even when @pipe is not going to be enabled. | |
6927 | */ | |
30ad9814 | 6928 | void vlv_force_pll_off(struct drm_i915_private *dev_priv, enum pipe pipe) |
d288f65f | 6929 | { |
30ad9814 VS |
6930 | if (IS_CHERRYVIEW(dev_priv)) |
6931 | chv_disable_pll(dev_priv, pipe); | |
d288f65f | 6932 | else |
30ad9814 | 6933 | vlv_disable_pll(dev_priv, pipe); |
d288f65f VS |
6934 | } |
6935 | ||
251ac862 DV |
6936 | static void i9xx_compute_dpll(struct intel_crtc *crtc, |
6937 | struct intel_crtc_state *crtc_state, | |
9e2c8475 | 6938 | struct dpll *reduced_clock) |
eb1cbe48 | 6939 | { |
9b1e14f4 | 6940 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
eb1cbe48 | 6941 | u32 dpll; |
190f68c5 | 6942 | struct dpll *clock = &crtc_state->dpll; |
eb1cbe48 | 6943 | |
190f68c5 | 6944 | i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock); |
2a8f64ca | 6945 | |
eb1cbe48 DV |
6946 | dpll = DPLL_VGA_MODE_DIS; |
6947 | ||
2d84d2b3 | 6948 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) |
eb1cbe48 DV |
6949 | dpll |= DPLLB_MODE_LVDS; |
6950 | else | |
6951 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
6cc5f341 | 6952 | |
73f67aa8 JN |
6953 | if (IS_I945G(dev_priv) || IS_I945GM(dev_priv) || |
6954 | IS_G33(dev_priv) || IS_PINEVIEW(dev_priv)) { | |
190f68c5 | 6955 | dpll |= (crtc_state->pixel_multiplier - 1) |
198a037f | 6956 | << SDVO_MULTIPLIER_SHIFT_HIRES; |
eb1cbe48 | 6957 | } |
198a037f | 6958 | |
3d6e9ee0 VS |
6959 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_SDVO) || |
6960 | intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) | |
4a33e48d | 6961 | dpll |= DPLL_SDVO_HIGH_SPEED; |
198a037f | 6962 | |
37a5650b | 6963 | if (intel_crtc_has_dp_encoder(crtc_state)) |
4a33e48d | 6964 | dpll |= DPLL_SDVO_HIGH_SPEED; |
eb1cbe48 DV |
6965 | |
6966 | /* compute bitmask from p1 value */ | |
9b1e14f4 | 6967 | if (IS_PINEVIEW(dev_priv)) |
eb1cbe48 DV |
6968 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW; |
6969 | else { | |
6970 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
9beb5fea | 6971 | if (IS_G4X(dev_priv) && reduced_clock) |
eb1cbe48 DV |
6972 | dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; |
6973 | } | |
6974 | switch (clock->p2) { | |
6975 | case 5: | |
6976 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
6977 | break; | |
6978 | case 7: | |
6979 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
6980 | break; | |
6981 | case 10: | |
6982 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
6983 | break; | |
6984 | case 14: | |
6985 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
6986 | break; | |
6987 | } | |
9b1e14f4 | 6988 | if (INTEL_GEN(dev_priv) >= 4) |
eb1cbe48 DV |
6989 | dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT); |
6990 | ||
190f68c5 | 6991 | if (crtc_state->sdvo_tv_clock) |
eb1cbe48 | 6992 | dpll |= PLL_REF_INPUT_TVCLKINBC; |
2d84d2b3 | 6993 | else if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS) && |
ceb41007 | 6994 | intel_panel_use_ssc(dev_priv)) |
eb1cbe48 DV |
6995 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
6996 | else | |
6997 | dpll |= PLL_REF_INPUT_DREFCLK; | |
6998 | ||
6999 | dpll |= DPLL_VCO_ENABLE; | |
190f68c5 | 7000 | crtc_state->dpll_hw_state.dpll = dpll; |
8bcc2795 | 7001 | |
9b1e14f4 | 7002 | if (INTEL_GEN(dev_priv) >= 4) { |
190f68c5 | 7003 | u32 dpll_md = (crtc_state->pixel_multiplier - 1) |
ef1b460d | 7004 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; |
190f68c5 | 7005 | crtc_state->dpll_hw_state.dpll_md = dpll_md; |
eb1cbe48 DV |
7006 | } |
7007 | } | |
7008 | ||
251ac862 DV |
7009 | static void i8xx_compute_dpll(struct intel_crtc *crtc, |
7010 | struct intel_crtc_state *crtc_state, | |
9e2c8475 | 7011 | struct dpll *reduced_clock) |
eb1cbe48 | 7012 | { |
f47709a9 | 7013 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 7014 | struct drm_i915_private *dev_priv = to_i915(dev); |
eb1cbe48 | 7015 | u32 dpll; |
190f68c5 | 7016 | struct dpll *clock = &crtc_state->dpll; |
eb1cbe48 | 7017 | |
190f68c5 | 7018 | i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock); |
2a8f64ca | 7019 | |
eb1cbe48 DV |
7020 | dpll = DPLL_VGA_MODE_DIS; |
7021 | ||
2d84d2b3 | 7022 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
eb1cbe48 DV |
7023 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
7024 | } else { | |
7025 | if (clock->p1 == 2) | |
7026 | dpll |= PLL_P1_DIVIDE_BY_TWO; | |
7027 | else | |
7028 | dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
7029 | if (clock->p2 == 4) | |
7030 | dpll |= PLL_P2_DIVIDE_BY_4; | |
7031 | } | |
7032 | ||
50a0bc90 TU |
7033 | if (!IS_I830(dev_priv) && |
7034 | intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DVO)) | |
4a33e48d DV |
7035 | dpll |= DPLL_DVO_2X_MODE; |
7036 | ||
2d84d2b3 | 7037 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS) && |
ceb41007 | 7038 | intel_panel_use_ssc(dev_priv)) |
eb1cbe48 DV |
7039 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
7040 | else | |
7041 | dpll |= PLL_REF_INPUT_DREFCLK; | |
7042 | ||
7043 | dpll |= DPLL_VCO_ENABLE; | |
190f68c5 | 7044 | crtc_state->dpll_hw_state.dpll = dpll; |
eb1cbe48 DV |
7045 | } |
7046 | ||
8a654f3b | 7047 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc) |
b0e77b9c | 7048 | { |
6315b5d3 | 7049 | struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev); |
b0e77b9c | 7050 | enum pipe pipe = intel_crtc->pipe; |
6e3c9717 | 7051 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
7c5f93b0 | 7052 | const struct drm_display_mode *adjusted_mode = &intel_crtc->config->base.adjusted_mode; |
1caea6e9 VS |
7053 | uint32_t crtc_vtotal, crtc_vblank_end; |
7054 | int vsyncshift = 0; | |
4d8a62ea DV |
7055 | |
7056 | /* We need to be careful not to changed the adjusted mode, for otherwise | |
7057 | * the hw state checker will get angry at the mismatch. */ | |
7058 | crtc_vtotal = adjusted_mode->crtc_vtotal; | |
7059 | crtc_vblank_end = adjusted_mode->crtc_vblank_end; | |
b0e77b9c | 7060 | |
609aeaca | 7061 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { |
b0e77b9c | 7062 | /* the chip adds 2 halflines automatically */ |
4d8a62ea DV |
7063 | crtc_vtotal -= 1; |
7064 | crtc_vblank_end -= 1; | |
609aeaca | 7065 | |
2d84d2b3 | 7066 | if (intel_crtc_has_type(intel_crtc->config, INTEL_OUTPUT_SDVO)) |
609aeaca VS |
7067 | vsyncshift = (adjusted_mode->crtc_htotal - 1) / 2; |
7068 | else | |
7069 | vsyncshift = adjusted_mode->crtc_hsync_start - | |
7070 | adjusted_mode->crtc_htotal / 2; | |
1caea6e9 VS |
7071 | if (vsyncshift < 0) |
7072 | vsyncshift += adjusted_mode->crtc_htotal; | |
b0e77b9c PZ |
7073 | } |
7074 | ||
6315b5d3 | 7075 | if (INTEL_GEN(dev_priv) > 3) |
fe2b8f9d | 7076 | I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift); |
b0e77b9c | 7077 | |
fe2b8f9d | 7078 | I915_WRITE(HTOTAL(cpu_transcoder), |
b0e77b9c PZ |
7079 | (adjusted_mode->crtc_hdisplay - 1) | |
7080 | ((adjusted_mode->crtc_htotal - 1) << 16)); | |
fe2b8f9d | 7081 | I915_WRITE(HBLANK(cpu_transcoder), |
b0e77b9c PZ |
7082 | (adjusted_mode->crtc_hblank_start - 1) | |
7083 | ((adjusted_mode->crtc_hblank_end - 1) << 16)); | |
fe2b8f9d | 7084 | I915_WRITE(HSYNC(cpu_transcoder), |
b0e77b9c PZ |
7085 | (adjusted_mode->crtc_hsync_start - 1) | |
7086 | ((adjusted_mode->crtc_hsync_end - 1) << 16)); | |
7087 | ||
fe2b8f9d | 7088 | I915_WRITE(VTOTAL(cpu_transcoder), |
b0e77b9c | 7089 | (adjusted_mode->crtc_vdisplay - 1) | |
4d8a62ea | 7090 | ((crtc_vtotal - 1) << 16)); |
fe2b8f9d | 7091 | I915_WRITE(VBLANK(cpu_transcoder), |
b0e77b9c | 7092 | (adjusted_mode->crtc_vblank_start - 1) | |
4d8a62ea | 7093 | ((crtc_vblank_end - 1) << 16)); |
fe2b8f9d | 7094 | I915_WRITE(VSYNC(cpu_transcoder), |
b0e77b9c PZ |
7095 | (adjusted_mode->crtc_vsync_start - 1) | |
7096 | ((adjusted_mode->crtc_vsync_end - 1) << 16)); | |
7097 | ||
b5e508d4 PZ |
7098 | /* Workaround: when the EDP input selection is B, the VTOTAL_B must be |
7099 | * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is | |
7100 | * documented on the DDI_FUNC_CTL register description, EDP Input Select | |
7101 | * bits. */ | |
772c2a51 | 7102 | if (IS_HASWELL(dev_priv) && cpu_transcoder == TRANSCODER_EDP && |
b5e508d4 PZ |
7103 | (pipe == PIPE_B || pipe == PIPE_C)) |
7104 | I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder))); | |
7105 | ||
bc58be60 JN |
7106 | } |
7107 | ||
7108 | static void intel_set_pipe_src_size(struct intel_crtc *intel_crtc) | |
7109 | { | |
7110 | struct drm_device *dev = intel_crtc->base.dev; | |
fac5e23e | 7111 | struct drm_i915_private *dev_priv = to_i915(dev); |
bc58be60 JN |
7112 | enum pipe pipe = intel_crtc->pipe; |
7113 | ||
b0e77b9c PZ |
7114 | /* pipesrc controls the size that is scaled from, which should |
7115 | * always be the user's requested size. | |
7116 | */ | |
7117 | I915_WRITE(PIPESRC(pipe), | |
6e3c9717 ACO |
7118 | ((intel_crtc->config->pipe_src_w - 1) << 16) | |
7119 | (intel_crtc->config->pipe_src_h - 1)); | |
b0e77b9c PZ |
7120 | } |
7121 | ||
1bd1bd80 | 7122 | static void intel_get_pipe_timings(struct intel_crtc *crtc, |
5cec258b | 7123 | struct intel_crtc_state *pipe_config) |
1bd1bd80 DV |
7124 | { |
7125 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 7126 | struct drm_i915_private *dev_priv = to_i915(dev); |
1bd1bd80 DV |
7127 | enum transcoder cpu_transcoder = pipe_config->cpu_transcoder; |
7128 | uint32_t tmp; | |
7129 | ||
7130 | tmp = I915_READ(HTOTAL(cpu_transcoder)); | |
2d112de7 ACO |
7131 | pipe_config->base.adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1; |
7132 | pipe_config->base.adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7133 | tmp = I915_READ(HBLANK(cpu_transcoder)); |
2d112de7 ACO |
7134 | pipe_config->base.adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1; |
7135 | pipe_config->base.adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7136 | tmp = I915_READ(HSYNC(cpu_transcoder)); |
2d112de7 ACO |
7137 | pipe_config->base.adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1; |
7138 | pipe_config->base.adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 DV |
7139 | |
7140 | tmp = I915_READ(VTOTAL(cpu_transcoder)); | |
2d112de7 ACO |
7141 | pipe_config->base.adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1; |
7142 | pipe_config->base.adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7143 | tmp = I915_READ(VBLANK(cpu_transcoder)); |
2d112de7 ACO |
7144 | pipe_config->base.adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1; |
7145 | pipe_config->base.adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 | 7146 | tmp = I915_READ(VSYNC(cpu_transcoder)); |
2d112de7 ACO |
7147 | pipe_config->base.adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1; |
7148 | pipe_config->base.adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1; | |
1bd1bd80 DV |
7149 | |
7150 | if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) { | |
2d112de7 ACO |
7151 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE; |
7152 | pipe_config->base.adjusted_mode.crtc_vtotal += 1; | |
7153 | pipe_config->base.adjusted_mode.crtc_vblank_end += 1; | |
1bd1bd80 | 7154 | } |
bc58be60 JN |
7155 | } |
7156 | ||
7157 | static void intel_get_pipe_src_size(struct intel_crtc *crtc, | |
7158 | struct intel_crtc_state *pipe_config) | |
7159 | { | |
7160 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 7161 | struct drm_i915_private *dev_priv = to_i915(dev); |
bc58be60 | 7162 | u32 tmp; |
1bd1bd80 DV |
7163 | |
7164 | tmp = I915_READ(PIPESRC(crtc->pipe)); | |
37327abd VS |
7165 | pipe_config->pipe_src_h = (tmp & 0xffff) + 1; |
7166 | pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1; | |
7167 | ||
2d112de7 ACO |
7168 | pipe_config->base.mode.vdisplay = pipe_config->pipe_src_h; |
7169 | pipe_config->base.mode.hdisplay = pipe_config->pipe_src_w; | |
1bd1bd80 DV |
7170 | } |
7171 | ||
f6a83288 | 7172 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5cec258b | 7173 | struct intel_crtc_state *pipe_config) |
babea61d | 7174 | { |
2d112de7 ACO |
7175 | mode->hdisplay = pipe_config->base.adjusted_mode.crtc_hdisplay; |
7176 | mode->htotal = pipe_config->base.adjusted_mode.crtc_htotal; | |
7177 | mode->hsync_start = pipe_config->base.adjusted_mode.crtc_hsync_start; | |
7178 | mode->hsync_end = pipe_config->base.adjusted_mode.crtc_hsync_end; | |
babea61d | 7179 | |
2d112de7 ACO |
7180 | mode->vdisplay = pipe_config->base.adjusted_mode.crtc_vdisplay; |
7181 | mode->vtotal = pipe_config->base.adjusted_mode.crtc_vtotal; | |
7182 | mode->vsync_start = pipe_config->base.adjusted_mode.crtc_vsync_start; | |
7183 | mode->vsync_end = pipe_config->base.adjusted_mode.crtc_vsync_end; | |
babea61d | 7184 | |
2d112de7 | 7185 | mode->flags = pipe_config->base.adjusted_mode.flags; |
cd13f5ab | 7186 | mode->type = DRM_MODE_TYPE_DRIVER; |
babea61d | 7187 | |
2d112de7 | 7188 | mode->clock = pipe_config->base.adjusted_mode.crtc_clock; |
cd13f5ab ML |
7189 | |
7190 | mode->hsync = drm_mode_hsync(mode); | |
7191 | mode->vrefresh = drm_mode_vrefresh(mode); | |
7192 | drm_mode_set_name(mode); | |
babea61d JB |
7193 | } |
7194 | ||
84b046f3 DV |
7195 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc) |
7196 | { | |
6315b5d3 | 7197 | struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev); |
84b046f3 DV |
7198 | uint32_t pipeconf; |
7199 | ||
9f11a9e4 | 7200 | pipeconf = 0; |
84b046f3 | 7201 | |
e56134bc VS |
7202 | /* we keep both pipes enabled on 830 */ |
7203 | if (IS_I830(dev_priv)) | |
b6b5d049 | 7204 | pipeconf |= I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE; |
67c72a12 | 7205 | |
6e3c9717 | 7206 | if (intel_crtc->config->double_wide) |
cf532bb2 | 7207 | pipeconf |= PIPECONF_DOUBLE_WIDE; |
84b046f3 | 7208 | |
ff9ce46e | 7209 | /* only g4x and later have fancy bpc/dither controls */ |
9beb5fea TU |
7210 | if (IS_G4X(dev_priv) || IS_VALLEYVIEW(dev_priv) || |
7211 | IS_CHERRYVIEW(dev_priv)) { | |
ff9ce46e | 7212 | /* Bspec claims that we can't use dithering for 30bpp pipes. */ |
6e3c9717 | 7213 | if (intel_crtc->config->dither && intel_crtc->config->pipe_bpp != 30) |
ff9ce46e | 7214 | pipeconf |= PIPECONF_DITHER_EN | |
84b046f3 | 7215 | PIPECONF_DITHER_TYPE_SP; |
84b046f3 | 7216 | |
6e3c9717 | 7217 | switch (intel_crtc->config->pipe_bpp) { |
ff9ce46e DV |
7218 | case 18: |
7219 | pipeconf |= PIPECONF_6BPC; | |
7220 | break; | |
7221 | case 24: | |
7222 | pipeconf |= PIPECONF_8BPC; | |
7223 | break; | |
7224 | case 30: | |
7225 | pipeconf |= PIPECONF_10BPC; | |
7226 | break; | |
7227 | default: | |
7228 | /* Case prevented by intel_choose_pipe_bpp_dither. */ | |
7229 | BUG(); | |
84b046f3 DV |
7230 | } |
7231 | } | |
7232 | ||
56b857a5 | 7233 | if (HAS_PIPE_CXSR(dev_priv)) { |
84b046f3 DV |
7234 | if (intel_crtc->lowfreq_avail) { |
7235 | DRM_DEBUG_KMS("enabling CxSR downclocking\n"); | |
7236 | pipeconf |= PIPECONF_CXSR_DOWNCLOCK; | |
7237 | } else { | |
7238 | DRM_DEBUG_KMS("disabling CxSR downclocking\n"); | |
84b046f3 DV |
7239 | } |
7240 | } | |
7241 | ||
6e3c9717 | 7242 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) { |
6315b5d3 | 7243 | if (INTEL_GEN(dev_priv) < 4 || |
2d84d2b3 | 7244 | intel_crtc_has_type(intel_crtc->config, INTEL_OUTPUT_SDVO)) |
efc2cfff VS |
7245 | pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION; |
7246 | else | |
7247 | pipeconf |= PIPECONF_INTERLACE_W_SYNC_SHIFT; | |
7248 | } else | |
84b046f3 DV |
7249 | pipeconf |= PIPECONF_PROGRESSIVE; |
7250 | ||
920a14b2 | 7251 | if ((IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) && |
666a4537 | 7252 | intel_crtc->config->limited_color_range) |
9f11a9e4 | 7253 | pipeconf |= PIPECONF_COLOR_RANGE_SELECT; |
9c8e09b7 | 7254 | |
84b046f3 DV |
7255 | I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf); |
7256 | POSTING_READ(PIPECONF(intel_crtc->pipe)); | |
7257 | } | |
7258 | ||
81c97f52 ACO |
7259 | static int i8xx_crtc_compute_clock(struct intel_crtc *crtc, |
7260 | struct intel_crtc_state *crtc_state) | |
7261 | { | |
7262 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 7263 | struct drm_i915_private *dev_priv = to_i915(dev); |
1b6f4958 | 7264 | const struct intel_limit *limit; |
81c97f52 ACO |
7265 | int refclk = 48000; |
7266 | ||
7267 | memset(&crtc_state->dpll_hw_state, 0, | |
7268 | sizeof(crtc_state->dpll_hw_state)); | |
7269 | ||
2d84d2b3 | 7270 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
81c97f52 ACO |
7271 | if (intel_panel_use_ssc(dev_priv)) { |
7272 | refclk = dev_priv->vbt.lvds_ssc_freq; | |
7273 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
7274 | } | |
7275 | ||
7276 | limit = &intel_limits_i8xx_lvds; | |
2d84d2b3 | 7277 | } else if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DVO)) { |
81c97f52 ACO |
7278 | limit = &intel_limits_i8xx_dvo; |
7279 | } else { | |
7280 | limit = &intel_limits_i8xx_dac; | |
7281 | } | |
7282 | ||
7283 | if (!crtc_state->clock_set && | |
7284 | !i9xx_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7285 | refclk, NULL, &crtc_state->dpll)) { | |
7286 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7287 | return -EINVAL; | |
7288 | } | |
7289 | ||
7290 | i8xx_compute_dpll(crtc, crtc_state, NULL); | |
7291 | ||
7292 | return 0; | |
7293 | } | |
7294 | ||
19ec6693 ACO |
7295 | static int g4x_crtc_compute_clock(struct intel_crtc *crtc, |
7296 | struct intel_crtc_state *crtc_state) | |
7297 | { | |
7298 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 7299 | struct drm_i915_private *dev_priv = to_i915(dev); |
1b6f4958 | 7300 | const struct intel_limit *limit; |
19ec6693 ACO |
7301 | int refclk = 96000; |
7302 | ||
7303 | memset(&crtc_state->dpll_hw_state, 0, | |
7304 | sizeof(crtc_state->dpll_hw_state)); | |
7305 | ||
2d84d2b3 | 7306 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
19ec6693 ACO |
7307 | if (intel_panel_use_ssc(dev_priv)) { |
7308 | refclk = dev_priv->vbt.lvds_ssc_freq; | |
7309 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
7310 | } | |
7311 | ||
7312 | if (intel_is_dual_link_lvds(dev)) | |
7313 | limit = &intel_limits_g4x_dual_channel_lvds; | |
7314 | else | |
7315 | limit = &intel_limits_g4x_single_channel_lvds; | |
2d84d2b3 VS |
7316 | } else if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI) || |
7317 | intel_crtc_has_type(crtc_state, INTEL_OUTPUT_ANALOG)) { | |
19ec6693 | 7318 | limit = &intel_limits_g4x_hdmi; |
2d84d2b3 | 7319 | } else if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_SDVO)) { |
19ec6693 ACO |
7320 | limit = &intel_limits_g4x_sdvo; |
7321 | } else { | |
7322 | /* The option is for other outputs */ | |
7323 | limit = &intel_limits_i9xx_sdvo; | |
7324 | } | |
7325 | ||
7326 | if (!crtc_state->clock_set && | |
7327 | !g4x_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7328 | refclk, NULL, &crtc_state->dpll)) { | |
7329 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7330 | return -EINVAL; | |
7331 | } | |
7332 | ||
7333 | i9xx_compute_dpll(crtc, crtc_state, NULL); | |
7334 | ||
7335 | return 0; | |
7336 | } | |
7337 | ||
70e8aa21 ACO |
7338 | static int pnv_crtc_compute_clock(struct intel_crtc *crtc, |
7339 | struct intel_crtc_state *crtc_state) | |
7340 | { | |
7341 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 7342 | struct drm_i915_private *dev_priv = to_i915(dev); |
1b6f4958 | 7343 | const struct intel_limit *limit; |
70e8aa21 ACO |
7344 | int refclk = 96000; |
7345 | ||
7346 | memset(&crtc_state->dpll_hw_state, 0, | |
7347 | sizeof(crtc_state->dpll_hw_state)); | |
7348 | ||
2d84d2b3 | 7349 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
70e8aa21 ACO |
7350 | if (intel_panel_use_ssc(dev_priv)) { |
7351 | refclk = dev_priv->vbt.lvds_ssc_freq; | |
7352 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
7353 | } | |
7354 | ||
7355 | limit = &intel_limits_pineview_lvds; | |
7356 | } else { | |
7357 | limit = &intel_limits_pineview_sdvo; | |
7358 | } | |
7359 | ||
7360 | if (!crtc_state->clock_set && | |
7361 | !pnv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7362 | refclk, NULL, &crtc_state->dpll)) { | |
7363 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7364 | return -EINVAL; | |
7365 | } | |
7366 | ||
7367 | i9xx_compute_dpll(crtc, crtc_state, NULL); | |
7368 | ||
7369 | return 0; | |
7370 | } | |
7371 | ||
190f68c5 ACO |
7372 | static int i9xx_crtc_compute_clock(struct intel_crtc *crtc, |
7373 | struct intel_crtc_state *crtc_state) | |
79e53945 | 7374 | { |
c7653199 | 7375 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 7376 | struct drm_i915_private *dev_priv = to_i915(dev); |
1b6f4958 | 7377 | const struct intel_limit *limit; |
81c97f52 | 7378 | int refclk = 96000; |
79e53945 | 7379 | |
dd3cd74a ACO |
7380 | memset(&crtc_state->dpll_hw_state, 0, |
7381 | sizeof(crtc_state->dpll_hw_state)); | |
7382 | ||
2d84d2b3 | 7383 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
70e8aa21 ACO |
7384 | if (intel_panel_use_ssc(dev_priv)) { |
7385 | refclk = dev_priv->vbt.lvds_ssc_freq; | |
7386 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
7387 | } | |
43565a06 | 7388 | |
70e8aa21 ACO |
7389 | limit = &intel_limits_i9xx_lvds; |
7390 | } else { | |
7391 | limit = &intel_limits_i9xx_sdvo; | |
81c97f52 | 7392 | } |
79e53945 | 7393 | |
70e8aa21 ACO |
7394 | if (!crtc_state->clock_set && |
7395 | !i9xx_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7396 | refclk, NULL, &crtc_state->dpll)) { | |
7397 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7398 | return -EINVAL; | |
f47709a9 | 7399 | } |
7026d4ac | 7400 | |
81c97f52 | 7401 | i9xx_compute_dpll(crtc, crtc_state, NULL); |
79e53945 | 7402 | |
c8f7a0db | 7403 | return 0; |
f564048e EA |
7404 | } |
7405 | ||
65b3d6a9 ACO |
7406 | static int chv_crtc_compute_clock(struct intel_crtc *crtc, |
7407 | struct intel_crtc_state *crtc_state) | |
7408 | { | |
7409 | int refclk = 100000; | |
1b6f4958 | 7410 | const struct intel_limit *limit = &intel_limits_chv; |
65b3d6a9 ACO |
7411 | |
7412 | memset(&crtc_state->dpll_hw_state, 0, | |
7413 | sizeof(crtc_state->dpll_hw_state)); | |
7414 | ||
65b3d6a9 ACO |
7415 | if (!crtc_state->clock_set && |
7416 | !chv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7417 | refclk, NULL, &crtc_state->dpll)) { | |
7418 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7419 | return -EINVAL; | |
7420 | } | |
7421 | ||
7422 | chv_compute_dpll(crtc, crtc_state); | |
7423 | ||
7424 | return 0; | |
7425 | } | |
7426 | ||
7427 | static int vlv_crtc_compute_clock(struct intel_crtc *crtc, | |
7428 | struct intel_crtc_state *crtc_state) | |
7429 | { | |
7430 | int refclk = 100000; | |
1b6f4958 | 7431 | const struct intel_limit *limit = &intel_limits_vlv; |
65b3d6a9 ACO |
7432 | |
7433 | memset(&crtc_state->dpll_hw_state, 0, | |
7434 | sizeof(crtc_state->dpll_hw_state)); | |
7435 | ||
65b3d6a9 ACO |
7436 | if (!crtc_state->clock_set && |
7437 | !vlv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, | |
7438 | refclk, NULL, &crtc_state->dpll)) { | |
7439 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); | |
7440 | return -EINVAL; | |
7441 | } | |
7442 | ||
7443 | vlv_compute_dpll(crtc, crtc_state); | |
7444 | ||
7445 | return 0; | |
7446 | } | |
7447 | ||
2fa2fe9a | 7448 | static void i9xx_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 7449 | struct intel_crtc_state *pipe_config) |
2fa2fe9a | 7450 | { |
6315b5d3 | 7451 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
2fa2fe9a DV |
7452 | uint32_t tmp; |
7453 | ||
50a0bc90 TU |
7454 | if (INTEL_GEN(dev_priv) <= 3 && |
7455 | (IS_I830(dev_priv) || !IS_MOBILE(dev_priv))) | |
dc9e7dec VS |
7456 | return; |
7457 | ||
2fa2fe9a | 7458 | tmp = I915_READ(PFIT_CONTROL); |
06922821 DV |
7459 | if (!(tmp & PFIT_ENABLE)) |
7460 | return; | |
2fa2fe9a | 7461 | |
06922821 | 7462 | /* Check whether the pfit is attached to our pipe. */ |
6315b5d3 | 7463 | if (INTEL_GEN(dev_priv) < 4) { |
2fa2fe9a DV |
7464 | if (crtc->pipe != PIPE_B) |
7465 | return; | |
2fa2fe9a DV |
7466 | } else { |
7467 | if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT)) | |
7468 | return; | |
7469 | } | |
7470 | ||
06922821 | 7471 | pipe_config->gmch_pfit.control = tmp; |
2fa2fe9a | 7472 | pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS); |
2fa2fe9a DV |
7473 | } |
7474 | ||
acbec814 | 7475 | static void vlv_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 7476 | struct intel_crtc_state *pipe_config) |
acbec814 JB |
7477 | { |
7478 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 7479 | struct drm_i915_private *dev_priv = to_i915(dev); |
acbec814 | 7480 | int pipe = pipe_config->cpu_transcoder; |
9e2c8475 | 7481 | struct dpll clock; |
acbec814 | 7482 | u32 mdiv; |
662c6ecb | 7483 | int refclk = 100000; |
acbec814 | 7484 | |
b521973b VS |
7485 | /* In case of DSI, DPLL will not be used */ |
7486 | if ((pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) == 0) | |
f573de5a SK |
7487 | return; |
7488 | ||
a580516d | 7489 | mutex_lock(&dev_priv->sb_lock); |
ab3c759a | 7490 | mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe)); |
a580516d | 7491 | mutex_unlock(&dev_priv->sb_lock); |
acbec814 JB |
7492 | |
7493 | clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7; | |
7494 | clock.m2 = mdiv & DPIO_M2DIV_MASK; | |
7495 | clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf; | |
7496 | clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7; | |
7497 | clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f; | |
7498 | ||
dccbea3b | 7499 | pipe_config->port_clock = vlv_calc_dpll_params(refclk, &clock); |
acbec814 JB |
7500 | } |
7501 | ||
5724dbd1 DL |
7502 | static void |
7503 | i9xx_get_initial_plane_config(struct intel_crtc *crtc, | |
7504 | struct intel_initial_plane_config *plane_config) | |
1ad292b5 JB |
7505 | { |
7506 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 7507 | struct drm_i915_private *dev_priv = to_i915(dev); |
1ad292b5 JB |
7508 | u32 val, base, offset; |
7509 | int pipe = crtc->pipe, plane = crtc->plane; | |
7510 | int fourcc, pixel_format; | |
6761dd31 | 7511 | unsigned int aligned_height; |
b113d5ee | 7512 | struct drm_framebuffer *fb; |
1b842c89 | 7513 | struct intel_framebuffer *intel_fb; |
1ad292b5 | 7514 | |
42a7b088 DL |
7515 | val = I915_READ(DSPCNTR(plane)); |
7516 | if (!(val & DISPLAY_PLANE_ENABLE)) | |
7517 | return; | |
7518 | ||
d9806c9f | 7519 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 7520 | if (!intel_fb) { |
1ad292b5 JB |
7521 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
7522 | return; | |
7523 | } | |
7524 | ||
1b842c89 DL |
7525 | fb = &intel_fb->base; |
7526 | ||
d2e9f5fc VS |
7527 | fb->dev = dev; |
7528 | ||
6315b5d3 | 7529 | if (INTEL_GEN(dev_priv) >= 4) { |
18c5247e | 7530 | if (val & DISPPLANE_TILED) { |
49af449b | 7531 | plane_config->tiling = I915_TILING_X; |
bae781b2 | 7532 | fb->modifier = I915_FORMAT_MOD_X_TILED; |
18c5247e DV |
7533 | } |
7534 | } | |
1ad292b5 JB |
7535 | |
7536 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
b35d63fa | 7537 | fourcc = i9xx_format_to_fourcc(pixel_format); |
2f3f4763 | 7538 | fb->format = drm_format_info(fourcc); |
1ad292b5 | 7539 | |
6315b5d3 | 7540 | if (INTEL_GEN(dev_priv) >= 4) { |
49af449b | 7541 | if (plane_config->tiling) |
1ad292b5 JB |
7542 | offset = I915_READ(DSPTILEOFF(plane)); |
7543 | else | |
7544 | offset = I915_READ(DSPLINOFF(plane)); | |
7545 | base = I915_READ(DSPSURF(plane)) & 0xfffff000; | |
7546 | } else { | |
7547 | base = I915_READ(DSPADDR(plane)); | |
7548 | } | |
7549 | plane_config->base = base; | |
7550 | ||
7551 | val = I915_READ(PIPESRC(pipe)); | |
b113d5ee DL |
7552 | fb->width = ((val >> 16) & 0xfff) + 1; |
7553 | fb->height = ((val >> 0) & 0xfff) + 1; | |
1ad292b5 JB |
7554 | |
7555 | val = I915_READ(DSPSTRIDE(pipe)); | |
b113d5ee | 7556 | fb->pitches[0] = val & 0xffffffc0; |
1ad292b5 | 7557 | |
d88c4afd | 7558 | aligned_height = intel_fb_align_height(fb, 0, fb->height); |
1ad292b5 | 7559 | |
f37b5c2b | 7560 | plane_config->size = fb->pitches[0] * aligned_height; |
1ad292b5 | 7561 | |
2844a921 DL |
7562 | DRM_DEBUG_KMS("pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", |
7563 | pipe_name(pipe), plane, fb->width, fb->height, | |
272725c7 | 7564 | fb->format->cpp[0] * 8, base, fb->pitches[0], |
2844a921 | 7565 | plane_config->size); |
1ad292b5 | 7566 | |
2d14030b | 7567 | plane_config->fb = intel_fb; |
1ad292b5 JB |
7568 | } |
7569 | ||
70b23a98 | 7570 | static void chv_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 7571 | struct intel_crtc_state *pipe_config) |
70b23a98 VS |
7572 | { |
7573 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 7574 | struct drm_i915_private *dev_priv = to_i915(dev); |
70b23a98 VS |
7575 | int pipe = pipe_config->cpu_transcoder; |
7576 | enum dpio_channel port = vlv_pipe_to_channel(pipe); | |
9e2c8475 | 7577 | struct dpll clock; |
0d7b6b11 | 7578 | u32 cmn_dw13, pll_dw0, pll_dw1, pll_dw2, pll_dw3; |
70b23a98 VS |
7579 | int refclk = 100000; |
7580 | ||
b521973b VS |
7581 | /* In case of DSI, DPLL will not be used */ |
7582 | if ((pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE) == 0) | |
7583 | return; | |
7584 | ||
a580516d | 7585 | mutex_lock(&dev_priv->sb_lock); |
70b23a98 VS |
7586 | cmn_dw13 = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW13(port)); |
7587 | pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port)); | |
7588 | pll_dw1 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW1(port)); | |
7589 | pll_dw2 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW2(port)); | |
0d7b6b11 | 7590 | pll_dw3 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port)); |
a580516d | 7591 | mutex_unlock(&dev_priv->sb_lock); |
70b23a98 VS |
7592 | |
7593 | clock.m1 = (pll_dw1 & 0x7) == DPIO_CHV_M1_DIV_BY_2 ? 2 : 0; | |
0d7b6b11 ID |
7594 | clock.m2 = (pll_dw0 & 0xff) << 22; |
7595 | if (pll_dw3 & DPIO_CHV_FRAC_DIV_EN) | |
7596 | clock.m2 |= pll_dw2 & 0x3fffff; | |
70b23a98 VS |
7597 | clock.n = (pll_dw1 >> DPIO_CHV_N_DIV_SHIFT) & 0xf; |
7598 | clock.p1 = (cmn_dw13 >> DPIO_CHV_P1_DIV_SHIFT) & 0x7; | |
7599 | clock.p2 = (cmn_dw13 >> DPIO_CHV_P2_DIV_SHIFT) & 0x1f; | |
7600 | ||
dccbea3b | 7601 | pipe_config->port_clock = chv_calc_dpll_params(refclk, &clock); |
70b23a98 VS |
7602 | } |
7603 | ||
0e8ffe1b | 7604 | static bool i9xx_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 7605 | struct intel_crtc_state *pipe_config) |
0e8ffe1b | 7606 | { |
6315b5d3 | 7607 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
1729050e | 7608 | enum intel_display_power_domain power_domain; |
0e8ffe1b | 7609 | uint32_t tmp; |
1729050e | 7610 | bool ret; |
0e8ffe1b | 7611 | |
1729050e ID |
7612 | power_domain = POWER_DOMAIN_PIPE(crtc->pipe); |
7613 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) | |
b5482bd0 ID |
7614 | return false; |
7615 | ||
e143a21c | 7616 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
8106ddbd | 7617 | pipe_config->shared_dpll = NULL; |
eccb140b | 7618 | |
1729050e ID |
7619 | ret = false; |
7620 | ||
0e8ffe1b DV |
7621 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
7622 | if (!(tmp & PIPECONF_ENABLE)) | |
1729050e | 7623 | goto out; |
0e8ffe1b | 7624 | |
9beb5fea TU |
7625 | if (IS_G4X(dev_priv) || IS_VALLEYVIEW(dev_priv) || |
7626 | IS_CHERRYVIEW(dev_priv)) { | |
42571aef VS |
7627 | switch (tmp & PIPECONF_BPC_MASK) { |
7628 | case PIPECONF_6BPC: | |
7629 | pipe_config->pipe_bpp = 18; | |
7630 | break; | |
7631 | case PIPECONF_8BPC: | |
7632 | pipe_config->pipe_bpp = 24; | |
7633 | break; | |
7634 | case PIPECONF_10BPC: | |
7635 | pipe_config->pipe_bpp = 30; | |
7636 | break; | |
7637 | default: | |
7638 | break; | |
7639 | } | |
7640 | } | |
7641 | ||
920a14b2 | 7642 | if ((IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) && |
666a4537 | 7643 | (tmp & PIPECONF_COLOR_RANGE_SELECT)) |
b5a9fa09 DV |
7644 | pipe_config->limited_color_range = true; |
7645 | ||
6315b5d3 | 7646 | if (INTEL_GEN(dev_priv) < 4) |
282740f7 VS |
7647 | pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE; |
7648 | ||
1bd1bd80 | 7649 | intel_get_pipe_timings(crtc, pipe_config); |
bc58be60 | 7650 | intel_get_pipe_src_size(crtc, pipe_config); |
1bd1bd80 | 7651 | |
2fa2fe9a DV |
7652 | i9xx_get_pfit_config(crtc, pipe_config); |
7653 | ||
6315b5d3 | 7654 | if (INTEL_GEN(dev_priv) >= 4) { |
c231775c | 7655 | /* No way to read it out on pipes B and C */ |
920a14b2 | 7656 | if (IS_CHERRYVIEW(dev_priv) && crtc->pipe != PIPE_A) |
c231775c VS |
7657 | tmp = dev_priv->chv_dpll_md[crtc->pipe]; |
7658 | else | |
7659 | tmp = I915_READ(DPLL_MD(crtc->pipe)); | |
6c49f241 DV |
7660 | pipe_config->pixel_multiplier = |
7661 | ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK) | |
7662 | >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1; | |
8bcc2795 | 7663 | pipe_config->dpll_hw_state.dpll_md = tmp; |
50a0bc90 | 7664 | } else if (IS_I945G(dev_priv) || IS_I945GM(dev_priv) || |
73f67aa8 | 7665 | IS_G33(dev_priv) || IS_PINEVIEW(dev_priv)) { |
6c49f241 DV |
7666 | tmp = I915_READ(DPLL(crtc->pipe)); |
7667 | pipe_config->pixel_multiplier = | |
7668 | ((tmp & SDVO_MULTIPLIER_MASK) | |
7669 | >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1; | |
7670 | } else { | |
7671 | /* Note that on i915G/GM the pixel multiplier is in the sdvo | |
7672 | * port and will be fixed up in the encoder->get_config | |
7673 | * function. */ | |
7674 | pipe_config->pixel_multiplier = 1; | |
7675 | } | |
8bcc2795 | 7676 | pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe)); |
920a14b2 | 7677 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) { |
1c4e0274 VS |
7678 | /* |
7679 | * DPLL_DVO_2X_MODE must be enabled for both DPLLs | |
7680 | * on 830. Filter it out here so that we don't | |
7681 | * report errors due to that. | |
7682 | */ | |
50a0bc90 | 7683 | if (IS_I830(dev_priv)) |
1c4e0274 VS |
7684 | pipe_config->dpll_hw_state.dpll &= ~DPLL_DVO_2X_MODE; |
7685 | ||
8bcc2795 DV |
7686 | pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe)); |
7687 | pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe)); | |
165e901c VS |
7688 | } else { |
7689 | /* Mask out read-only status bits. */ | |
7690 | pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV | | |
7691 | DPLL_PORTC_READY_MASK | | |
7692 | DPLL_PORTB_READY_MASK); | |
8bcc2795 | 7693 | } |
6c49f241 | 7694 | |
920a14b2 | 7695 | if (IS_CHERRYVIEW(dev_priv)) |
70b23a98 | 7696 | chv_crtc_clock_get(crtc, pipe_config); |
11a914c2 | 7697 | else if (IS_VALLEYVIEW(dev_priv)) |
acbec814 JB |
7698 | vlv_crtc_clock_get(crtc, pipe_config); |
7699 | else | |
7700 | i9xx_crtc_clock_get(crtc, pipe_config); | |
18442d08 | 7701 | |
0f64614d VS |
7702 | /* |
7703 | * Normally the dotclock is filled in by the encoder .get_config() | |
7704 | * but in case the pipe is enabled w/o any ports we need a sane | |
7705 | * default. | |
7706 | */ | |
7707 | pipe_config->base.adjusted_mode.crtc_clock = | |
7708 | pipe_config->port_clock / pipe_config->pixel_multiplier; | |
7709 | ||
1729050e ID |
7710 | ret = true; |
7711 | ||
7712 | out: | |
7713 | intel_display_power_put(dev_priv, power_domain); | |
7714 | ||
7715 | return ret; | |
0e8ffe1b DV |
7716 | } |
7717 | ||
c39055b0 | 7718 | static void ironlake_init_pch_refclk(struct drm_i915_private *dev_priv) |
13d83a67 | 7719 | { |
13d83a67 | 7720 | struct intel_encoder *encoder; |
1c1a24d2 | 7721 | int i; |
74cfd7ac | 7722 | u32 val, final; |
13d83a67 | 7723 | bool has_lvds = false; |
199e5d79 | 7724 | bool has_cpu_edp = false; |
199e5d79 | 7725 | bool has_panel = false; |
99eb6a01 KP |
7726 | bool has_ck505 = false; |
7727 | bool can_ssc = false; | |
1c1a24d2 | 7728 | bool using_ssc_source = false; |
13d83a67 JB |
7729 | |
7730 | /* We need to take the global config into account */ | |
c39055b0 | 7731 | for_each_intel_encoder(&dev_priv->drm, encoder) { |
199e5d79 KP |
7732 | switch (encoder->type) { |
7733 | case INTEL_OUTPUT_LVDS: | |
7734 | has_panel = true; | |
7735 | has_lvds = true; | |
7736 | break; | |
7737 | case INTEL_OUTPUT_EDP: | |
7738 | has_panel = true; | |
2de6905f | 7739 | if (enc_to_dig_port(&encoder->base)->port == PORT_A) |
199e5d79 KP |
7740 | has_cpu_edp = true; |
7741 | break; | |
6847d71b PZ |
7742 | default: |
7743 | break; | |
13d83a67 JB |
7744 | } |
7745 | } | |
7746 | ||
6e266956 | 7747 | if (HAS_PCH_IBX(dev_priv)) { |
41aa3448 | 7748 | has_ck505 = dev_priv->vbt.display_clock_mode; |
99eb6a01 KP |
7749 | can_ssc = has_ck505; |
7750 | } else { | |
7751 | has_ck505 = false; | |
7752 | can_ssc = true; | |
7753 | } | |
7754 | ||
1c1a24d2 L |
7755 | /* Check if any DPLLs are using the SSC source */ |
7756 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { | |
7757 | u32 temp = I915_READ(PCH_DPLL(i)); | |
7758 | ||
7759 | if (!(temp & DPLL_VCO_ENABLE)) | |
7760 | continue; | |
7761 | ||
7762 | if ((temp & PLL_REF_INPUT_MASK) == | |
7763 | PLLB_REF_INPUT_SPREADSPECTRUMIN) { | |
7764 | using_ssc_source = true; | |
7765 | break; | |
7766 | } | |
7767 | } | |
7768 | ||
7769 | DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d using_ssc_source %d\n", | |
7770 | has_panel, has_lvds, has_ck505, using_ssc_source); | |
13d83a67 JB |
7771 | |
7772 | /* Ironlake: try to setup display ref clock before DPLL | |
7773 | * enabling. This is only under driver's control after | |
7774 | * PCH B stepping, previous chipset stepping should be | |
7775 | * ignoring this setting. | |
7776 | */ | |
74cfd7ac CW |
7777 | val = I915_READ(PCH_DREF_CONTROL); |
7778 | ||
7779 | /* As we must carefully and slowly disable/enable each source in turn, | |
7780 | * compute the final state we want first and check if we need to | |
7781 | * make any changes at all. | |
7782 | */ | |
7783 | final = val; | |
7784 | final &= ~DREF_NONSPREAD_SOURCE_MASK; | |
7785 | if (has_ck505) | |
7786 | final |= DREF_NONSPREAD_CK505_ENABLE; | |
7787 | else | |
7788 | final |= DREF_NONSPREAD_SOURCE_ENABLE; | |
7789 | ||
8c07eb68 | 7790 | final &= ~DREF_SSC_SOURCE_MASK; |
74cfd7ac | 7791 | final &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
8c07eb68 | 7792 | final &= ~DREF_SSC1_ENABLE; |
74cfd7ac CW |
7793 | |
7794 | if (has_panel) { | |
7795 | final |= DREF_SSC_SOURCE_ENABLE; | |
7796 | ||
7797 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
7798 | final |= DREF_SSC1_ENABLE; | |
7799 | ||
7800 | if (has_cpu_edp) { | |
7801 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
7802 | final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; | |
7803 | else | |
7804 | final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; | |
7805 | } else | |
7806 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
1c1a24d2 L |
7807 | } else if (using_ssc_source) { |
7808 | final |= DREF_SSC_SOURCE_ENABLE; | |
7809 | final |= DREF_SSC1_ENABLE; | |
74cfd7ac CW |
7810 | } |
7811 | ||
7812 | if (final == val) | |
7813 | return; | |
7814 | ||
13d83a67 | 7815 | /* Always enable nonspread source */ |
74cfd7ac | 7816 | val &= ~DREF_NONSPREAD_SOURCE_MASK; |
13d83a67 | 7817 | |
99eb6a01 | 7818 | if (has_ck505) |
74cfd7ac | 7819 | val |= DREF_NONSPREAD_CK505_ENABLE; |
99eb6a01 | 7820 | else |
74cfd7ac | 7821 | val |= DREF_NONSPREAD_SOURCE_ENABLE; |
13d83a67 | 7822 | |
199e5d79 | 7823 | if (has_panel) { |
74cfd7ac CW |
7824 | val &= ~DREF_SSC_SOURCE_MASK; |
7825 | val |= DREF_SSC_SOURCE_ENABLE; | |
13d83a67 | 7826 | |
199e5d79 | 7827 | /* SSC must be turned on before enabling the CPU output */ |
99eb6a01 | 7828 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 7829 | DRM_DEBUG_KMS("Using SSC on panel\n"); |
74cfd7ac | 7830 | val |= DREF_SSC1_ENABLE; |
e77166b5 | 7831 | } else |
74cfd7ac | 7832 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 KP |
7833 | |
7834 | /* Get SSC going before enabling the outputs */ | |
74cfd7ac | 7835 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
7836 | POSTING_READ(PCH_DREF_CONTROL); |
7837 | udelay(200); | |
7838 | ||
74cfd7ac | 7839 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
13d83a67 JB |
7840 | |
7841 | /* Enable CPU source on CPU attached eDP */ | |
199e5d79 | 7842 | if (has_cpu_edp) { |
99eb6a01 | 7843 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 7844 | DRM_DEBUG_KMS("Using SSC on eDP\n"); |
74cfd7ac | 7845 | val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; |
eba905b2 | 7846 | } else |
74cfd7ac | 7847 | val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; |
199e5d79 | 7848 | } else |
74cfd7ac | 7849 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 7850 | |
74cfd7ac | 7851 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
7852 | POSTING_READ(PCH_DREF_CONTROL); |
7853 | udelay(200); | |
7854 | } else { | |
1c1a24d2 | 7855 | DRM_DEBUG_KMS("Disabling CPU source output\n"); |
199e5d79 | 7856 | |
74cfd7ac | 7857 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
199e5d79 KP |
7858 | |
7859 | /* Turn off CPU output */ | |
74cfd7ac | 7860 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 7861 | |
74cfd7ac | 7862 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
7863 | POSTING_READ(PCH_DREF_CONTROL); |
7864 | udelay(200); | |
7865 | ||
1c1a24d2 L |
7866 | if (!using_ssc_source) { |
7867 | DRM_DEBUG_KMS("Disabling SSC source\n"); | |
199e5d79 | 7868 | |
1c1a24d2 L |
7869 | /* Turn off the SSC source */ |
7870 | val &= ~DREF_SSC_SOURCE_MASK; | |
7871 | val |= DREF_SSC_SOURCE_DISABLE; | |
f165d283 | 7872 | |
1c1a24d2 L |
7873 | /* Turn off SSC1 */ |
7874 | val &= ~DREF_SSC1_ENABLE; | |
7875 | ||
7876 | I915_WRITE(PCH_DREF_CONTROL, val); | |
7877 | POSTING_READ(PCH_DREF_CONTROL); | |
7878 | udelay(200); | |
7879 | } | |
13d83a67 | 7880 | } |
74cfd7ac CW |
7881 | |
7882 | BUG_ON(val != final); | |
13d83a67 JB |
7883 | } |
7884 | ||
f31f2d55 | 7885 | static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv) |
dde86e2d | 7886 | { |
f31f2d55 | 7887 | uint32_t tmp; |
dde86e2d | 7888 | |
0ff066a9 PZ |
7889 | tmp = I915_READ(SOUTH_CHICKEN2); |
7890 | tmp |= FDI_MPHY_IOSFSB_RESET_CTL; | |
7891 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 7892 | |
cf3598c2 ID |
7893 | if (wait_for_us(I915_READ(SOUTH_CHICKEN2) & |
7894 | FDI_MPHY_IOSFSB_RESET_STATUS, 100)) | |
0ff066a9 | 7895 | DRM_ERROR("FDI mPHY reset assert timeout\n"); |
dde86e2d | 7896 | |
0ff066a9 PZ |
7897 | tmp = I915_READ(SOUTH_CHICKEN2); |
7898 | tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL; | |
7899 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 7900 | |
cf3598c2 ID |
7901 | if (wait_for_us((I915_READ(SOUTH_CHICKEN2) & |
7902 | FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100)) | |
0ff066a9 | 7903 | DRM_ERROR("FDI mPHY reset de-assert timeout\n"); |
f31f2d55 PZ |
7904 | } |
7905 | ||
7906 | /* WaMPhyProgramming:hsw */ | |
7907 | static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv) | |
7908 | { | |
7909 | uint32_t tmp; | |
dde86e2d PZ |
7910 | |
7911 | tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY); | |
7912 | tmp &= ~(0xFF << 24); | |
7913 | tmp |= (0x12 << 24); | |
7914 | intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY); | |
7915 | ||
dde86e2d PZ |
7916 | tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY); |
7917 | tmp |= (1 << 11); | |
7918 | intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY); | |
7919 | ||
7920 | tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY); | |
7921 | tmp |= (1 << 11); | |
7922 | intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY); | |
7923 | ||
dde86e2d PZ |
7924 | tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY); |
7925 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
7926 | intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY); | |
7927 | ||
7928 | tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY); | |
7929 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
7930 | intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY); | |
7931 | ||
0ff066a9 PZ |
7932 | tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY); |
7933 | tmp &= ~(7 << 13); | |
7934 | tmp |= (5 << 13); | |
7935 | intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY); | |
dde86e2d | 7936 | |
0ff066a9 PZ |
7937 | tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY); |
7938 | tmp &= ~(7 << 13); | |
7939 | tmp |= (5 << 13); | |
7940 | intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY); | |
dde86e2d PZ |
7941 | |
7942 | tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY); | |
7943 | tmp &= ~0xFF; | |
7944 | tmp |= 0x1C; | |
7945 | intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY); | |
7946 | ||
7947 | tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY); | |
7948 | tmp &= ~0xFF; | |
7949 | tmp |= 0x1C; | |
7950 | intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY); | |
7951 | ||
7952 | tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY); | |
7953 | tmp &= ~(0xFF << 16); | |
7954 | tmp |= (0x1C << 16); | |
7955 | intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY); | |
7956 | ||
7957 | tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY); | |
7958 | tmp &= ~(0xFF << 16); | |
7959 | tmp |= (0x1C << 16); | |
7960 | intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY); | |
7961 | ||
0ff066a9 PZ |
7962 | tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY); |
7963 | tmp |= (1 << 27); | |
7964 | intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY); | |
dde86e2d | 7965 | |
0ff066a9 PZ |
7966 | tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY); |
7967 | tmp |= (1 << 27); | |
7968 | intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY); | |
dde86e2d | 7969 | |
0ff066a9 PZ |
7970 | tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY); |
7971 | tmp &= ~(0xF << 28); | |
7972 | tmp |= (4 << 28); | |
7973 | intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY); | |
dde86e2d | 7974 | |
0ff066a9 PZ |
7975 | tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY); |
7976 | tmp &= ~(0xF << 28); | |
7977 | tmp |= (4 << 28); | |
7978 | intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY); | |
f31f2d55 PZ |
7979 | } |
7980 | ||
2fa86a1f PZ |
7981 | /* Implements 3 different sequences from BSpec chapter "Display iCLK |
7982 | * Programming" based on the parameters passed: | |
7983 | * - Sequence to enable CLKOUT_DP | |
7984 | * - Sequence to enable CLKOUT_DP without spread | |
7985 | * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O | |
7986 | */ | |
c39055b0 ACO |
7987 | static void lpt_enable_clkout_dp(struct drm_i915_private *dev_priv, |
7988 | bool with_spread, bool with_fdi) | |
f31f2d55 | 7989 | { |
2fa86a1f PZ |
7990 | uint32_t reg, tmp; |
7991 | ||
7992 | if (WARN(with_fdi && !with_spread, "FDI requires downspread\n")) | |
7993 | with_spread = true; | |
4f8036a2 TU |
7994 | if (WARN(HAS_PCH_LPT_LP(dev_priv) && |
7995 | with_fdi, "LP PCH doesn't have FDI\n")) | |
2fa86a1f | 7996 | with_fdi = false; |
f31f2d55 | 7997 | |
a580516d | 7998 | mutex_lock(&dev_priv->sb_lock); |
f31f2d55 PZ |
7999 | |
8000 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8001 | tmp &= ~SBI_SSCCTL_DISABLE; | |
8002 | tmp |= SBI_SSCCTL_PATHALT; | |
8003 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8004 | ||
8005 | udelay(24); | |
8006 | ||
2fa86a1f PZ |
8007 | if (with_spread) { |
8008 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8009 | tmp &= ~SBI_SSCCTL_PATHALT; | |
8010 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
f31f2d55 | 8011 | |
2fa86a1f PZ |
8012 | if (with_fdi) { |
8013 | lpt_reset_fdi_mphy(dev_priv); | |
8014 | lpt_program_fdi_mphy(dev_priv); | |
8015 | } | |
8016 | } | |
dde86e2d | 8017 | |
4f8036a2 | 8018 | reg = HAS_PCH_LPT_LP(dev_priv) ? SBI_GEN0 : SBI_DBUFF0; |
2fa86a1f PZ |
8019 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); |
8020 | tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
8021 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
c00db246 | 8022 | |
a580516d | 8023 | mutex_unlock(&dev_priv->sb_lock); |
dde86e2d PZ |
8024 | } |
8025 | ||
47701c3b | 8026 | /* Sequence to disable CLKOUT_DP */ |
c39055b0 | 8027 | static void lpt_disable_clkout_dp(struct drm_i915_private *dev_priv) |
47701c3b | 8028 | { |
47701c3b PZ |
8029 | uint32_t reg, tmp; |
8030 | ||
a580516d | 8031 | mutex_lock(&dev_priv->sb_lock); |
47701c3b | 8032 | |
4f8036a2 | 8033 | reg = HAS_PCH_LPT_LP(dev_priv) ? SBI_GEN0 : SBI_DBUFF0; |
47701c3b PZ |
8034 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); |
8035 | tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
8036 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
8037 | ||
8038 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
8039 | if (!(tmp & SBI_SSCCTL_DISABLE)) { | |
8040 | if (!(tmp & SBI_SSCCTL_PATHALT)) { | |
8041 | tmp |= SBI_SSCCTL_PATHALT; | |
8042 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8043 | udelay(32); | |
8044 | } | |
8045 | tmp |= SBI_SSCCTL_DISABLE; | |
8046 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
8047 | } | |
8048 | ||
a580516d | 8049 | mutex_unlock(&dev_priv->sb_lock); |
47701c3b PZ |
8050 | } |
8051 | ||
f7be2c21 VS |
8052 | #define BEND_IDX(steps) ((50 + (steps)) / 5) |
8053 | ||
8054 | static const uint16_t sscdivintphase[] = { | |
8055 | [BEND_IDX( 50)] = 0x3B23, | |
8056 | [BEND_IDX( 45)] = 0x3B23, | |
8057 | [BEND_IDX( 40)] = 0x3C23, | |
8058 | [BEND_IDX( 35)] = 0x3C23, | |
8059 | [BEND_IDX( 30)] = 0x3D23, | |
8060 | [BEND_IDX( 25)] = 0x3D23, | |
8061 | [BEND_IDX( 20)] = 0x3E23, | |
8062 | [BEND_IDX( 15)] = 0x3E23, | |
8063 | [BEND_IDX( 10)] = 0x3F23, | |
8064 | [BEND_IDX( 5)] = 0x3F23, | |
8065 | [BEND_IDX( 0)] = 0x0025, | |
8066 | [BEND_IDX( -5)] = 0x0025, | |
8067 | [BEND_IDX(-10)] = 0x0125, | |
8068 | [BEND_IDX(-15)] = 0x0125, | |
8069 | [BEND_IDX(-20)] = 0x0225, | |
8070 | [BEND_IDX(-25)] = 0x0225, | |
8071 | [BEND_IDX(-30)] = 0x0325, | |
8072 | [BEND_IDX(-35)] = 0x0325, | |
8073 | [BEND_IDX(-40)] = 0x0425, | |
8074 | [BEND_IDX(-45)] = 0x0425, | |
8075 | [BEND_IDX(-50)] = 0x0525, | |
8076 | }; | |
8077 | ||
8078 | /* | |
8079 | * Bend CLKOUT_DP | |
8080 | * steps -50 to 50 inclusive, in steps of 5 | |
8081 | * < 0 slow down the clock, > 0 speed up the clock, 0 == no bend (135MHz) | |
8082 | * change in clock period = -(steps / 10) * 5.787 ps | |
8083 | */ | |
8084 | static void lpt_bend_clkout_dp(struct drm_i915_private *dev_priv, int steps) | |
8085 | { | |
8086 | uint32_t tmp; | |
8087 | int idx = BEND_IDX(steps); | |
8088 | ||
8089 | if (WARN_ON(steps % 5 != 0)) | |
8090 | return; | |
8091 | ||
8092 | if (WARN_ON(idx >= ARRAY_SIZE(sscdivintphase))) | |
8093 | return; | |
8094 | ||
8095 | mutex_lock(&dev_priv->sb_lock); | |
8096 | ||
8097 | if (steps % 10 != 0) | |
8098 | tmp = 0xAAAAAAAB; | |
8099 | else | |
8100 | tmp = 0x00000000; | |
8101 | intel_sbi_write(dev_priv, SBI_SSCDITHPHASE, tmp, SBI_ICLK); | |
8102 | ||
8103 | tmp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE, SBI_ICLK); | |
8104 | tmp &= 0xffff0000; | |
8105 | tmp |= sscdivintphase[idx]; | |
8106 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE, tmp, SBI_ICLK); | |
8107 | ||
8108 | mutex_unlock(&dev_priv->sb_lock); | |
8109 | } | |
8110 | ||
8111 | #undef BEND_IDX | |
8112 | ||
c39055b0 | 8113 | static void lpt_init_pch_refclk(struct drm_i915_private *dev_priv) |
bf8fa3d3 | 8114 | { |
bf8fa3d3 PZ |
8115 | struct intel_encoder *encoder; |
8116 | bool has_vga = false; | |
8117 | ||
c39055b0 | 8118 | for_each_intel_encoder(&dev_priv->drm, encoder) { |
bf8fa3d3 PZ |
8119 | switch (encoder->type) { |
8120 | case INTEL_OUTPUT_ANALOG: | |
8121 | has_vga = true; | |
8122 | break; | |
6847d71b PZ |
8123 | default: |
8124 | break; | |
bf8fa3d3 PZ |
8125 | } |
8126 | } | |
8127 | ||
f7be2c21 | 8128 | if (has_vga) { |
c39055b0 ACO |
8129 | lpt_bend_clkout_dp(dev_priv, 0); |
8130 | lpt_enable_clkout_dp(dev_priv, true, true); | |
f7be2c21 | 8131 | } else { |
c39055b0 | 8132 | lpt_disable_clkout_dp(dev_priv); |
f7be2c21 | 8133 | } |
bf8fa3d3 PZ |
8134 | } |
8135 | ||
dde86e2d PZ |
8136 | /* |
8137 | * Initialize reference clocks when the driver loads | |
8138 | */ | |
c39055b0 | 8139 | void intel_init_pch_refclk(struct drm_i915_private *dev_priv) |
dde86e2d | 8140 | { |
6e266956 | 8141 | if (HAS_PCH_IBX(dev_priv) || HAS_PCH_CPT(dev_priv)) |
c39055b0 | 8142 | ironlake_init_pch_refclk(dev_priv); |
6e266956 | 8143 | else if (HAS_PCH_LPT(dev_priv)) |
c39055b0 | 8144 | lpt_init_pch_refclk(dev_priv); |
dde86e2d PZ |
8145 | } |
8146 | ||
6ff93609 | 8147 | static void ironlake_set_pipeconf(struct drm_crtc *crtc) |
79e53945 | 8148 | { |
fac5e23e | 8149 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); |
79e53945 JB |
8150 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8151 | int pipe = intel_crtc->pipe; | |
c8203565 PZ |
8152 | uint32_t val; |
8153 | ||
78114071 | 8154 | val = 0; |
c8203565 | 8155 | |
6e3c9717 | 8156 | switch (intel_crtc->config->pipe_bpp) { |
c8203565 | 8157 | case 18: |
dfd07d72 | 8158 | val |= PIPECONF_6BPC; |
c8203565 PZ |
8159 | break; |
8160 | case 24: | |
dfd07d72 | 8161 | val |= PIPECONF_8BPC; |
c8203565 PZ |
8162 | break; |
8163 | case 30: | |
dfd07d72 | 8164 | val |= PIPECONF_10BPC; |
c8203565 PZ |
8165 | break; |
8166 | case 36: | |
dfd07d72 | 8167 | val |= PIPECONF_12BPC; |
c8203565 PZ |
8168 | break; |
8169 | default: | |
cc769b62 PZ |
8170 | /* Case prevented by intel_choose_pipe_bpp_dither. */ |
8171 | BUG(); | |
c8203565 PZ |
8172 | } |
8173 | ||
6e3c9717 | 8174 | if (intel_crtc->config->dither) |
c8203565 PZ |
8175 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
8176 | ||
6e3c9717 | 8177 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
c8203565 PZ |
8178 | val |= PIPECONF_INTERLACED_ILK; |
8179 | else | |
8180 | val |= PIPECONF_PROGRESSIVE; | |
8181 | ||
6e3c9717 | 8182 | if (intel_crtc->config->limited_color_range) |
3685a8f3 | 8183 | val |= PIPECONF_COLOR_RANGE_SELECT; |
3685a8f3 | 8184 | |
c8203565 PZ |
8185 | I915_WRITE(PIPECONF(pipe), val); |
8186 | POSTING_READ(PIPECONF(pipe)); | |
8187 | } | |
8188 | ||
6ff93609 | 8189 | static void haswell_set_pipeconf(struct drm_crtc *crtc) |
ee2b0b38 | 8190 | { |
fac5e23e | 8191 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); |
ee2b0b38 | 8192 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6e3c9717 | 8193 | enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder; |
391bf048 | 8194 | u32 val = 0; |
ee2b0b38 | 8195 | |
391bf048 | 8196 | if (IS_HASWELL(dev_priv) && intel_crtc->config->dither) |
ee2b0b38 PZ |
8197 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
8198 | ||
6e3c9717 | 8199 | if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
ee2b0b38 PZ |
8200 | val |= PIPECONF_INTERLACED_ILK; |
8201 | else | |
8202 | val |= PIPECONF_PROGRESSIVE; | |
8203 | ||
702e7a56 PZ |
8204 | I915_WRITE(PIPECONF(cpu_transcoder), val); |
8205 | POSTING_READ(PIPECONF(cpu_transcoder)); | |
391bf048 JN |
8206 | } |
8207 | ||
391bf048 JN |
8208 | static void haswell_set_pipemisc(struct drm_crtc *crtc) |
8209 | { | |
fac5e23e | 8210 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); |
391bf048 | 8211 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
b22ca995 | 8212 | struct intel_crtc_state *config = intel_crtc->config; |
756f85cf | 8213 | |
391bf048 JN |
8214 | if (IS_BROADWELL(dev_priv) || INTEL_INFO(dev_priv)->gen >= 9) { |
8215 | u32 val = 0; | |
756f85cf | 8216 | |
6e3c9717 | 8217 | switch (intel_crtc->config->pipe_bpp) { |
756f85cf PZ |
8218 | case 18: |
8219 | val |= PIPEMISC_DITHER_6_BPC; | |
8220 | break; | |
8221 | case 24: | |
8222 | val |= PIPEMISC_DITHER_8_BPC; | |
8223 | break; | |
8224 | case 30: | |
8225 | val |= PIPEMISC_DITHER_10_BPC; | |
8226 | break; | |
8227 | case 36: | |
8228 | val |= PIPEMISC_DITHER_12_BPC; | |
8229 | break; | |
8230 | default: | |
8231 | /* Case prevented by pipe_config_set_bpp. */ | |
8232 | BUG(); | |
8233 | } | |
8234 | ||
6e3c9717 | 8235 | if (intel_crtc->config->dither) |
756f85cf PZ |
8236 | val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP; |
8237 | ||
b22ca995 SS |
8238 | if (config->ycbcr420) { |
8239 | val |= PIPEMISC_OUTPUT_COLORSPACE_YUV | | |
8240 | PIPEMISC_YUV420_ENABLE | | |
8241 | PIPEMISC_YUV420_MODE_FULL_BLEND; | |
8242 | } | |
8243 | ||
391bf048 | 8244 | I915_WRITE(PIPEMISC(intel_crtc->pipe), val); |
756f85cf | 8245 | } |
ee2b0b38 PZ |
8246 | } |
8247 | ||
d4b1931c PZ |
8248 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp) |
8249 | { | |
8250 | /* | |
8251 | * Account for spread spectrum to avoid | |
8252 | * oversubscribing the link. Max center spread | |
8253 | * is 2.5%; use 5% for safety's sake. | |
8254 | */ | |
8255 | u32 bps = target_clock * bpp * 21 / 20; | |
619d4d04 | 8256 | return DIV_ROUND_UP(bps, link_bw * 8); |
d4b1931c PZ |
8257 | } |
8258 | ||
7429e9d4 | 8259 | static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor) |
6cf86a5e | 8260 | { |
7429e9d4 | 8261 | return i9xx_dpll_compute_m(dpll) < factor * dpll->n; |
f48d8f23 PZ |
8262 | } |
8263 | ||
b75ca6f6 ACO |
8264 | static void ironlake_compute_dpll(struct intel_crtc *intel_crtc, |
8265 | struct intel_crtc_state *crtc_state, | |
9e2c8475 | 8266 | struct dpll *reduced_clock) |
79e53945 | 8267 | { |
de13a2e3 | 8268 | struct drm_crtc *crtc = &intel_crtc->base; |
79e53945 | 8269 | struct drm_device *dev = crtc->dev; |
fac5e23e | 8270 | struct drm_i915_private *dev_priv = to_i915(dev); |
b75ca6f6 | 8271 | u32 dpll, fp, fp2; |
3d6e9ee0 | 8272 | int factor; |
79e53945 | 8273 | |
c1858123 | 8274 | /* Enable autotuning of the PLL clock (if permissible) */ |
8febb297 | 8275 | factor = 21; |
3d6e9ee0 | 8276 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
8febb297 | 8277 | if ((intel_panel_use_ssc(dev_priv) && |
e91e941b | 8278 | dev_priv->vbt.lvds_ssc_freq == 100000) || |
6e266956 | 8279 | (HAS_PCH_IBX(dev_priv) && intel_is_dual_link_lvds(dev))) |
8febb297 | 8280 | factor = 25; |
190f68c5 | 8281 | } else if (crtc_state->sdvo_tv_clock) |
8febb297 | 8282 | factor = 20; |
c1858123 | 8283 | |
b75ca6f6 ACO |
8284 | fp = i9xx_dpll_compute_fp(&crtc_state->dpll); |
8285 | ||
190f68c5 | 8286 | if (ironlake_needs_fb_cb_tune(&crtc_state->dpll, factor)) |
b75ca6f6 ACO |
8287 | fp |= FP_CB_TUNE; |
8288 | ||
8289 | if (reduced_clock) { | |
8290 | fp2 = i9xx_dpll_compute_fp(reduced_clock); | |
2c07245f | 8291 | |
b75ca6f6 ACO |
8292 | if (reduced_clock->m < factor * reduced_clock->n) |
8293 | fp2 |= FP_CB_TUNE; | |
8294 | } else { | |
8295 | fp2 = fp; | |
8296 | } | |
9a7c7890 | 8297 | |
5eddb70b | 8298 | dpll = 0; |
2c07245f | 8299 | |
3d6e9ee0 | 8300 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) |
a07d6787 EA |
8301 | dpll |= DPLLB_MODE_LVDS; |
8302 | else | |
8303 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
198a037f | 8304 | |
190f68c5 | 8305 | dpll |= (crtc_state->pixel_multiplier - 1) |
ef1b460d | 8306 | << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT; |
198a037f | 8307 | |
3d6e9ee0 VS |
8308 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_SDVO) || |
8309 | intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) | |
4a33e48d | 8310 | dpll |= DPLL_SDVO_HIGH_SPEED; |
3d6e9ee0 | 8311 | |
37a5650b | 8312 | if (intel_crtc_has_dp_encoder(crtc_state)) |
4a33e48d | 8313 | dpll |= DPLL_SDVO_HIGH_SPEED; |
79e53945 | 8314 | |
7d7f8633 VS |
8315 | /* |
8316 | * The high speed IO clock is only really required for | |
8317 | * SDVO/HDMI/DP, but we also enable it for CRT to make it | |
8318 | * possible to share the DPLL between CRT and HDMI. Enabling | |
8319 | * the clock needlessly does no real harm, except use up a | |
8320 | * bit of power potentially. | |
8321 | * | |
8322 | * We'll limit this to IVB with 3 pipes, since it has only two | |
8323 | * DPLLs and so DPLL sharing is the only way to get three pipes | |
8324 | * driving PCH ports at the same time. On SNB we could do this, | |
8325 | * and potentially avoid enabling the second DPLL, but it's not | |
8326 | * clear if it''s a win or loss power wise. No point in doing | |
8327 | * this on ILK at all since it has a fixed DPLL<->pipe mapping. | |
8328 | */ | |
8329 | if (INTEL_INFO(dev_priv)->num_pipes == 3 && | |
8330 | intel_crtc_has_type(crtc_state, INTEL_OUTPUT_ANALOG)) | |
8331 | dpll |= DPLL_SDVO_HIGH_SPEED; | |
8332 | ||
a07d6787 | 8333 | /* compute bitmask from p1 value */ |
190f68c5 | 8334 | dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
a07d6787 | 8335 | /* also FPA1 */ |
190f68c5 | 8336 | dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; |
a07d6787 | 8337 | |
190f68c5 | 8338 | switch (crtc_state->dpll.p2) { |
a07d6787 EA |
8339 | case 5: |
8340 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
8341 | break; | |
8342 | case 7: | |
8343 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
8344 | break; | |
8345 | case 10: | |
8346 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
8347 | break; | |
8348 | case 14: | |
8349 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
8350 | break; | |
79e53945 JB |
8351 | } |
8352 | ||
3d6e9ee0 VS |
8353 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS) && |
8354 | intel_panel_use_ssc(dev_priv)) | |
43565a06 | 8355 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
79e53945 JB |
8356 | else |
8357 | dpll |= PLL_REF_INPUT_DREFCLK; | |
8358 | ||
b75ca6f6 ACO |
8359 | dpll |= DPLL_VCO_ENABLE; |
8360 | ||
8361 | crtc_state->dpll_hw_state.dpll = dpll; | |
8362 | crtc_state->dpll_hw_state.fp0 = fp; | |
8363 | crtc_state->dpll_hw_state.fp1 = fp2; | |
de13a2e3 PZ |
8364 | } |
8365 | ||
190f68c5 ACO |
8366 | static int ironlake_crtc_compute_clock(struct intel_crtc *crtc, |
8367 | struct intel_crtc_state *crtc_state) | |
de13a2e3 | 8368 | { |
997c030c | 8369 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 8370 | struct drm_i915_private *dev_priv = to_i915(dev); |
1b6f4958 | 8371 | const struct intel_limit *limit; |
997c030c | 8372 | int refclk = 120000; |
de13a2e3 | 8373 | |
dd3cd74a ACO |
8374 | memset(&crtc_state->dpll_hw_state, 0, |
8375 | sizeof(crtc_state->dpll_hw_state)); | |
8376 | ||
ded220e2 ACO |
8377 | crtc->lowfreq_avail = false; |
8378 | ||
8379 | /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */ | |
8380 | if (!crtc_state->has_pch_encoder) | |
8381 | return 0; | |
79e53945 | 8382 | |
2d84d2b3 | 8383 | if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) { |
997c030c ACO |
8384 | if (intel_panel_use_ssc(dev_priv)) { |
8385 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", | |
8386 | dev_priv->vbt.lvds_ssc_freq); | |
8387 | refclk = dev_priv->vbt.lvds_ssc_freq; | |
8388 | } | |
8389 | ||
8390 | if (intel_is_dual_link_lvds(dev)) { | |
8391 | if (refclk == 100000) | |
8392 | limit = &intel_limits_ironlake_dual_lvds_100m; | |
8393 | else | |
8394 | limit = &intel_limits_ironlake_dual_lvds; | |
8395 | } else { | |
8396 | if (refclk == 100000) | |
8397 | limit = &intel_limits_ironlake_single_lvds_100m; | |
8398 | else | |
8399 | limit = &intel_limits_ironlake_single_lvds; | |
8400 | } | |
8401 | } else { | |
8402 | limit = &intel_limits_ironlake_dac; | |
8403 | } | |
8404 | ||
364ee29d | 8405 | if (!crtc_state->clock_set && |
997c030c ACO |
8406 | !g4x_find_best_dpll(limit, crtc_state, crtc_state->port_clock, |
8407 | refclk, NULL, &crtc_state->dpll)) { | |
364ee29d ACO |
8408 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
8409 | return -EINVAL; | |
f47709a9 | 8410 | } |
79e53945 | 8411 | |
cbaa3315 | 8412 | ironlake_compute_dpll(crtc, crtc_state, NULL); |
66e985c0 | 8413 | |
efd38b68 | 8414 | if (!intel_get_shared_dpll(crtc, crtc_state, NULL)) { |
ded220e2 ACO |
8415 | DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n", |
8416 | pipe_name(crtc->pipe)); | |
8417 | return -EINVAL; | |
3fb37703 | 8418 | } |
79e53945 | 8419 | |
c8f7a0db | 8420 | return 0; |
79e53945 JB |
8421 | } |
8422 | ||
eb14cb74 VS |
8423 | static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc, |
8424 | struct intel_link_m_n *m_n) | |
8425 | { | |
8426 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 8427 | struct drm_i915_private *dev_priv = to_i915(dev); |
eb14cb74 VS |
8428 | enum pipe pipe = crtc->pipe; |
8429 | ||
8430 | m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe)); | |
8431 | m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe)); | |
8432 | m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
8433 | & ~TU_SIZE_MASK; | |
8434 | m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe)); | |
8435 | m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
8436 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
8437 | } | |
8438 | ||
8439 | static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc, | |
8440 | enum transcoder transcoder, | |
b95af8be VK |
8441 | struct intel_link_m_n *m_n, |
8442 | struct intel_link_m_n *m2_n2) | |
72419203 | 8443 | { |
6315b5d3 | 8444 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
eb14cb74 | 8445 | enum pipe pipe = crtc->pipe; |
72419203 | 8446 | |
6315b5d3 | 8447 | if (INTEL_GEN(dev_priv) >= 5) { |
eb14cb74 VS |
8448 | m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder)); |
8449 | m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder)); | |
8450 | m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder)) | |
8451 | & ~TU_SIZE_MASK; | |
8452 | m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder)); | |
8453 | m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder)) | |
8454 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
b95af8be VK |
8455 | /* Read M2_N2 registers only for gen < 8 (M2_N2 available for |
8456 | * gen < 8) and if DRRS is supported (to make sure the | |
8457 | * registers are not unnecessarily read). | |
8458 | */ | |
6315b5d3 | 8459 | if (m2_n2 && INTEL_GEN(dev_priv) < 8 && |
6e3c9717 | 8460 | crtc->config->has_drrs) { |
b95af8be VK |
8461 | m2_n2->link_m = I915_READ(PIPE_LINK_M2(transcoder)); |
8462 | m2_n2->link_n = I915_READ(PIPE_LINK_N2(transcoder)); | |
8463 | m2_n2->gmch_m = I915_READ(PIPE_DATA_M2(transcoder)) | |
8464 | & ~TU_SIZE_MASK; | |
8465 | m2_n2->gmch_n = I915_READ(PIPE_DATA_N2(transcoder)); | |
8466 | m2_n2->tu = ((I915_READ(PIPE_DATA_M2(transcoder)) | |
8467 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
8468 | } | |
eb14cb74 VS |
8469 | } else { |
8470 | m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe)); | |
8471 | m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe)); | |
8472 | m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe)) | |
8473 | & ~TU_SIZE_MASK; | |
8474 | m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe)); | |
8475 | m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe)) | |
8476 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
8477 | } | |
8478 | } | |
8479 | ||
8480 | void intel_dp_get_m_n(struct intel_crtc *crtc, | |
5cec258b | 8481 | struct intel_crtc_state *pipe_config) |
eb14cb74 | 8482 | { |
681a8504 | 8483 | if (pipe_config->has_pch_encoder) |
eb14cb74 VS |
8484 | intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n); |
8485 | else | |
8486 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
b95af8be VK |
8487 | &pipe_config->dp_m_n, |
8488 | &pipe_config->dp_m2_n2); | |
eb14cb74 | 8489 | } |
72419203 | 8490 | |
eb14cb74 | 8491 | static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc, |
5cec258b | 8492 | struct intel_crtc_state *pipe_config) |
eb14cb74 VS |
8493 | { |
8494 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
b95af8be | 8495 | &pipe_config->fdi_m_n, NULL); |
72419203 DV |
8496 | } |
8497 | ||
bd2e244f | 8498 | static void skylake_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 8499 | struct intel_crtc_state *pipe_config) |
bd2e244f JB |
8500 | { |
8501 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 8502 | struct drm_i915_private *dev_priv = to_i915(dev); |
a1b2278e CK |
8503 | struct intel_crtc_scaler_state *scaler_state = &pipe_config->scaler_state; |
8504 | uint32_t ps_ctrl = 0; | |
8505 | int id = -1; | |
8506 | int i; | |
bd2e244f | 8507 | |
a1b2278e CK |
8508 | /* find scaler attached to this pipe */ |
8509 | for (i = 0; i < crtc->num_scalers; i++) { | |
8510 | ps_ctrl = I915_READ(SKL_PS_CTRL(crtc->pipe, i)); | |
8511 | if (ps_ctrl & PS_SCALER_EN && !(ps_ctrl & PS_PLANE_SEL_MASK)) { | |
8512 | id = i; | |
8513 | pipe_config->pch_pfit.enabled = true; | |
8514 | pipe_config->pch_pfit.pos = I915_READ(SKL_PS_WIN_POS(crtc->pipe, i)); | |
8515 | pipe_config->pch_pfit.size = I915_READ(SKL_PS_WIN_SZ(crtc->pipe, i)); | |
8516 | break; | |
8517 | } | |
8518 | } | |
bd2e244f | 8519 | |
a1b2278e CK |
8520 | scaler_state->scaler_id = id; |
8521 | if (id >= 0) { | |
8522 | scaler_state->scaler_users |= (1 << SKL_CRTC_INDEX); | |
8523 | } else { | |
8524 | scaler_state->scaler_users &= ~(1 << SKL_CRTC_INDEX); | |
bd2e244f JB |
8525 | } |
8526 | } | |
8527 | ||
5724dbd1 DL |
8528 | static void |
8529 | skylake_get_initial_plane_config(struct intel_crtc *crtc, | |
8530 | struct intel_initial_plane_config *plane_config) | |
bc8d7dff DL |
8531 | { |
8532 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 8533 | struct drm_i915_private *dev_priv = to_i915(dev); |
40f46283 | 8534 | u32 val, base, offset, stride_mult, tiling; |
bc8d7dff DL |
8535 | int pipe = crtc->pipe; |
8536 | int fourcc, pixel_format; | |
6761dd31 | 8537 | unsigned int aligned_height; |
bc8d7dff | 8538 | struct drm_framebuffer *fb; |
1b842c89 | 8539 | struct intel_framebuffer *intel_fb; |
bc8d7dff | 8540 | |
d9806c9f | 8541 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 8542 | if (!intel_fb) { |
bc8d7dff DL |
8543 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
8544 | return; | |
8545 | } | |
8546 | ||
1b842c89 DL |
8547 | fb = &intel_fb->base; |
8548 | ||
d2e9f5fc VS |
8549 | fb->dev = dev; |
8550 | ||
bc8d7dff | 8551 | val = I915_READ(PLANE_CTL(pipe, 0)); |
42a7b088 DL |
8552 | if (!(val & PLANE_CTL_ENABLE)) |
8553 | goto error; | |
8554 | ||
bc8d7dff DL |
8555 | pixel_format = val & PLANE_CTL_FORMAT_MASK; |
8556 | fourcc = skl_format_to_fourcc(pixel_format, | |
8557 | val & PLANE_CTL_ORDER_RGBX, | |
8558 | val & PLANE_CTL_ALPHA_MASK); | |
2f3f4763 | 8559 | fb->format = drm_format_info(fourcc); |
bc8d7dff | 8560 | |
40f46283 DL |
8561 | tiling = val & PLANE_CTL_TILED_MASK; |
8562 | switch (tiling) { | |
8563 | case PLANE_CTL_TILED_LINEAR: | |
2f075565 | 8564 | fb->modifier = DRM_FORMAT_MOD_LINEAR; |
40f46283 DL |
8565 | break; |
8566 | case PLANE_CTL_TILED_X: | |
8567 | plane_config->tiling = I915_TILING_X; | |
bae781b2 | 8568 | fb->modifier = I915_FORMAT_MOD_X_TILED; |
40f46283 DL |
8569 | break; |
8570 | case PLANE_CTL_TILED_Y: | |
2e2adb05 VS |
8571 | if (val & PLANE_CTL_DECOMPRESSION_ENABLE) |
8572 | fb->modifier = I915_FORMAT_MOD_Y_TILED_CCS; | |
8573 | else | |
8574 | fb->modifier = I915_FORMAT_MOD_Y_TILED; | |
40f46283 DL |
8575 | break; |
8576 | case PLANE_CTL_TILED_YF: | |
2e2adb05 VS |
8577 | if (val & PLANE_CTL_DECOMPRESSION_ENABLE) |
8578 | fb->modifier = I915_FORMAT_MOD_Yf_TILED_CCS; | |
8579 | else | |
8580 | fb->modifier = I915_FORMAT_MOD_Yf_TILED; | |
40f46283 DL |
8581 | break; |
8582 | default: | |
8583 | MISSING_CASE(tiling); | |
8584 | goto error; | |
8585 | } | |
8586 | ||
bc8d7dff DL |
8587 | base = I915_READ(PLANE_SURF(pipe, 0)) & 0xfffff000; |
8588 | plane_config->base = base; | |
8589 | ||
8590 | offset = I915_READ(PLANE_OFFSET(pipe, 0)); | |
8591 | ||
8592 | val = I915_READ(PLANE_SIZE(pipe, 0)); | |
8593 | fb->height = ((val >> 16) & 0xfff) + 1; | |
8594 | fb->width = ((val >> 0) & 0x1fff) + 1; | |
8595 | ||
8596 | val = I915_READ(PLANE_STRIDE(pipe, 0)); | |
d88c4afd | 8597 | stride_mult = intel_fb_stride_alignment(fb, 0); |
bc8d7dff DL |
8598 | fb->pitches[0] = (val & 0x3ff) * stride_mult; |
8599 | ||
d88c4afd | 8600 | aligned_height = intel_fb_align_height(fb, 0, fb->height); |
bc8d7dff | 8601 | |
f37b5c2b | 8602 | plane_config->size = fb->pitches[0] * aligned_height; |
bc8d7dff DL |
8603 | |
8604 | DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", | |
8605 | pipe_name(pipe), fb->width, fb->height, | |
272725c7 | 8606 | fb->format->cpp[0] * 8, base, fb->pitches[0], |
bc8d7dff DL |
8607 | plane_config->size); |
8608 | ||
2d14030b | 8609 | plane_config->fb = intel_fb; |
bc8d7dff DL |
8610 | return; |
8611 | ||
8612 | error: | |
d1a3a036 | 8613 | kfree(intel_fb); |
bc8d7dff DL |
8614 | } |
8615 | ||
2fa2fe9a | 8616 | static void ironlake_get_pfit_config(struct intel_crtc *crtc, |
5cec258b | 8617 | struct intel_crtc_state *pipe_config) |
2fa2fe9a DV |
8618 | { |
8619 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 8620 | struct drm_i915_private *dev_priv = to_i915(dev); |
2fa2fe9a DV |
8621 | uint32_t tmp; |
8622 | ||
8623 | tmp = I915_READ(PF_CTL(crtc->pipe)); | |
8624 | ||
8625 | if (tmp & PF_ENABLE) { | |
fd4daa9c | 8626 | pipe_config->pch_pfit.enabled = true; |
2fa2fe9a DV |
8627 | pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe)); |
8628 | pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe)); | |
cb8b2a30 DV |
8629 | |
8630 | /* We currently do not free assignements of panel fitters on | |
8631 | * ivb/hsw (since we don't use the higher upscaling modes which | |
8632 | * differentiates them) so just WARN about this case for now. */ | |
5db94019 | 8633 | if (IS_GEN7(dev_priv)) { |
cb8b2a30 DV |
8634 | WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) != |
8635 | PF_PIPE_SEL_IVB(crtc->pipe)); | |
8636 | } | |
2fa2fe9a | 8637 | } |
79e53945 JB |
8638 | } |
8639 | ||
5724dbd1 DL |
8640 | static void |
8641 | ironlake_get_initial_plane_config(struct intel_crtc *crtc, | |
8642 | struct intel_initial_plane_config *plane_config) | |
4c6baa59 JB |
8643 | { |
8644 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 8645 | struct drm_i915_private *dev_priv = to_i915(dev); |
4c6baa59 | 8646 | u32 val, base, offset; |
aeee5a49 | 8647 | int pipe = crtc->pipe; |
4c6baa59 | 8648 | int fourcc, pixel_format; |
6761dd31 | 8649 | unsigned int aligned_height; |
b113d5ee | 8650 | struct drm_framebuffer *fb; |
1b842c89 | 8651 | struct intel_framebuffer *intel_fb; |
4c6baa59 | 8652 | |
42a7b088 DL |
8653 | val = I915_READ(DSPCNTR(pipe)); |
8654 | if (!(val & DISPLAY_PLANE_ENABLE)) | |
8655 | return; | |
8656 | ||
d9806c9f | 8657 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); |
1b842c89 | 8658 | if (!intel_fb) { |
4c6baa59 JB |
8659 | DRM_DEBUG_KMS("failed to alloc fb\n"); |
8660 | return; | |
8661 | } | |
8662 | ||
1b842c89 DL |
8663 | fb = &intel_fb->base; |
8664 | ||
d2e9f5fc VS |
8665 | fb->dev = dev; |
8666 | ||
6315b5d3 | 8667 | if (INTEL_GEN(dev_priv) >= 4) { |
18c5247e | 8668 | if (val & DISPPLANE_TILED) { |
49af449b | 8669 | plane_config->tiling = I915_TILING_X; |
bae781b2 | 8670 | fb->modifier = I915_FORMAT_MOD_X_TILED; |
18c5247e DV |
8671 | } |
8672 | } | |
4c6baa59 JB |
8673 | |
8674 | pixel_format = val & DISPPLANE_PIXFORMAT_MASK; | |
b35d63fa | 8675 | fourcc = i9xx_format_to_fourcc(pixel_format); |
2f3f4763 | 8676 | fb->format = drm_format_info(fourcc); |
4c6baa59 | 8677 | |
aeee5a49 | 8678 | base = I915_READ(DSPSURF(pipe)) & 0xfffff000; |
8652744b | 8679 | if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
aeee5a49 | 8680 | offset = I915_READ(DSPOFFSET(pipe)); |
4c6baa59 | 8681 | } else { |
49af449b | 8682 | if (plane_config->tiling) |
aeee5a49 | 8683 | offset = I915_READ(DSPTILEOFF(pipe)); |
4c6baa59 | 8684 | else |
aeee5a49 | 8685 | offset = I915_READ(DSPLINOFF(pipe)); |
4c6baa59 JB |
8686 | } |
8687 | plane_config->base = base; | |
8688 | ||
8689 | val = I915_READ(PIPESRC(pipe)); | |
b113d5ee DL |
8690 | fb->width = ((val >> 16) & 0xfff) + 1; |
8691 | fb->height = ((val >> 0) & 0xfff) + 1; | |
4c6baa59 JB |
8692 | |
8693 | val = I915_READ(DSPSTRIDE(pipe)); | |
b113d5ee | 8694 | fb->pitches[0] = val & 0xffffffc0; |
4c6baa59 | 8695 | |
d88c4afd | 8696 | aligned_height = intel_fb_align_height(fb, 0, fb->height); |
4c6baa59 | 8697 | |
f37b5c2b | 8698 | plane_config->size = fb->pitches[0] * aligned_height; |
4c6baa59 | 8699 | |
2844a921 DL |
8700 | DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n", |
8701 | pipe_name(pipe), fb->width, fb->height, | |
272725c7 | 8702 | fb->format->cpp[0] * 8, base, fb->pitches[0], |
2844a921 | 8703 | plane_config->size); |
b113d5ee | 8704 | |
2d14030b | 8705 | plane_config->fb = intel_fb; |
4c6baa59 JB |
8706 | } |
8707 | ||
0e8ffe1b | 8708 | static bool ironlake_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 8709 | struct intel_crtc_state *pipe_config) |
0e8ffe1b DV |
8710 | { |
8711 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 8712 | struct drm_i915_private *dev_priv = to_i915(dev); |
1729050e | 8713 | enum intel_display_power_domain power_domain; |
0e8ffe1b | 8714 | uint32_t tmp; |
1729050e | 8715 | bool ret; |
0e8ffe1b | 8716 | |
1729050e ID |
8717 | power_domain = POWER_DOMAIN_PIPE(crtc->pipe); |
8718 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) | |
930e8c9e PZ |
8719 | return false; |
8720 | ||
e143a21c | 8721 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
8106ddbd | 8722 | pipe_config->shared_dpll = NULL; |
eccb140b | 8723 | |
1729050e | 8724 | ret = false; |
0e8ffe1b DV |
8725 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
8726 | if (!(tmp & PIPECONF_ENABLE)) | |
1729050e | 8727 | goto out; |
0e8ffe1b | 8728 | |
42571aef VS |
8729 | switch (tmp & PIPECONF_BPC_MASK) { |
8730 | case PIPECONF_6BPC: | |
8731 | pipe_config->pipe_bpp = 18; | |
8732 | break; | |
8733 | case PIPECONF_8BPC: | |
8734 | pipe_config->pipe_bpp = 24; | |
8735 | break; | |
8736 | case PIPECONF_10BPC: | |
8737 | pipe_config->pipe_bpp = 30; | |
8738 | break; | |
8739 | case PIPECONF_12BPC: | |
8740 | pipe_config->pipe_bpp = 36; | |
8741 | break; | |
8742 | default: | |
8743 | break; | |
8744 | } | |
8745 | ||
b5a9fa09 DV |
8746 | if (tmp & PIPECONF_COLOR_RANGE_SELECT) |
8747 | pipe_config->limited_color_range = true; | |
8748 | ||
ab9412ba | 8749 | if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) { |
66e985c0 | 8750 | struct intel_shared_dpll *pll; |
8106ddbd | 8751 | enum intel_dpll_id pll_id; |
66e985c0 | 8752 | |
88adfff1 DV |
8753 | pipe_config->has_pch_encoder = true; |
8754 | ||
627eb5a3 DV |
8755 | tmp = I915_READ(FDI_RX_CTL(crtc->pipe)); |
8756 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
8757 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
72419203 DV |
8758 | |
8759 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
6c49f241 | 8760 | |
2d1fe073 | 8761 | if (HAS_PCH_IBX(dev_priv)) { |
d9a7bc67 ID |
8762 | /* |
8763 | * The pipe->pch transcoder and pch transcoder->pll | |
8764 | * mapping is fixed. | |
8765 | */ | |
8106ddbd | 8766 | pll_id = (enum intel_dpll_id) crtc->pipe; |
c0d43d62 DV |
8767 | } else { |
8768 | tmp = I915_READ(PCH_DPLL_SEL); | |
8769 | if (tmp & TRANS_DPLLB_SEL(crtc->pipe)) | |
8106ddbd | 8770 | pll_id = DPLL_ID_PCH_PLL_B; |
c0d43d62 | 8771 | else |
8106ddbd | 8772 | pll_id= DPLL_ID_PCH_PLL_A; |
c0d43d62 | 8773 | } |
66e985c0 | 8774 | |
8106ddbd ACO |
8775 | pipe_config->shared_dpll = |
8776 | intel_get_shared_dpll_by_id(dev_priv, pll_id); | |
8777 | pll = pipe_config->shared_dpll; | |
66e985c0 | 8778 | |
2edd6443 ACO |
8779 | WARN_ON(!pll->funcs.get_hw_state(dev_priv, pll, |
8780 | &pipe_config->dpll_hw_state)); | |
c93f54cf DV |
8781 | |
8782 | tmp = pipe_config->dpll_hw_state.dpll; | |
8783 | pipe_config->pixel_multiplier = | |
8784 | ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK) | |
8785 | >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1; | |
18442d08 VS |
8786 | |
8787 | ironlake_pch_clock_get(crtc, pipe_config); | |
6c49f241 DV |
8788 | } else { |
8789 | pipe_config->pixel_multiplier = 1; | |
627eb5a3 DV |
8790 | } |
8791 | ||
1bd1bd80 | 8792 | intel_get_pipe_timings(crtc, pipe_config); |
bc58be60 | 8793 | intel_get_pipe_src_size(crtc, pipe_config); |
1bd1bd80 | 8794 | |
2fa2fe9a DV |
8795 | ironlake_get_pfit_config(crtc, pipe_config); |
8796 | ||
1729050e ID |
8797 | ret = true; |
8798 | ||
8799 | out: | |
8800 | intel_display_power_put(dev_priv, power_domain); | |
8801 | ||
8802 | return ret; | |
0e8ffe1b DV |
8803 | } |
8804 | ||
be256dc7 PZ |
8805 | static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv) |
8806 | { | |
91c8a326 | 8807 | struct drm_device *dev = &dev_priv->drm; |
be256dc7 | 8808 | struct intel_crtc *crtc; |
be256dc7 | 8809 | |
d3fcc808 | 8810 | for_each_intel_crtc(dev, crtc) |
e2c719b7 | 8811 | I915_STATE_WARN(crtc->active, "CRTC for pipe %c enabled\n", |
be256dc7 PZ |
8812 | pipe_name(crtc->pipe)); |
8813 | ||
9c3a16c8 ID |
8814 | I915_STATE_WARN(I915_READ(HSW_PWR_WELL_CTL_DRIVER(HSW_DISP_PW_GLOBAL)), |
8815 | "Display power well on\n"); | |
e2c719b7 | 8816 | I915_STATE_WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL enabled\n"); |
01403de3 VS |
8817 | I915_STATE_WARN(I915_READ(WRPLL_CTL(0)) & WRPLL_PLL_ENABLE, "WRPLL1 enabled\n"); |
8818 | I915_STATE_WARN(I915_READ(WRPLL_CTL(1)) & WRPLL_PLL_ENABLE, "WRPLL2 enabled\n"); | |
44cb734c | 8819 | I915_STATE_WARN(I915_READ(PP_STATUS(0)) & PP_ON, "Panel power on\n"); |
e2c719b7 | 8820 | I915_STATE_WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE, |
be256dc7 | 8821 | "CPU PWM1 enabled\n"); |
772c2a51 | 8822 | if (IS_HASWELL(dev_priv)) |
e2c719b7 | 8823 | I915_STATE_WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE, |
c5107b87 | 8824 | "CPU PWM2 enabled\n"); |
e2c719b7 | 8825 | I915_STATE_WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE, |
be256dc7 | 8826 | "PCH PWM1 enabled\n"); |
e2c719b7 | 8827 | I915_STATE_WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE, |
be256dc7 | 8828 | "Utility pin enabled\n"); |
e2c719b7 | 8829 | I915_STATE_WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n"); |
be256dc7 | 8830 | |
9926ada1 PZ |
8831 | /* |
8832 | * In theory we can still leave IRQs enabled, as long as only the HPD | |
8833 | * interrupts remain enabled. We used to check for that, but since it's | |
8834 | * gen-specific and since we only disable LCPLL after we fully disable | |
8835 | * the interrupts, the check below should be enough. | |
8836 | */ | |
e2c719b7 | 8837 | I915_STATE_WARN(intel_irqs_enabled(dev_priv), "IRQs enabled\n"); |
be256dc7 PZ |
8838 | } |
8839 | ||
9ccd5aeb PZ |
8840 | static uint32_t hsw_read_dcomp(struct drm_i915_private *dev_priv) |
8841 | { | |
772c2a51 | 8842 | if (IS_HASWELL(dev_priv)) |
9ccd5aeb PZ |
8843 | return I915_READ(D_COMP_HSW); |
8844 | else | |
8845 | return I915_READ(D_COMP_BDW); | |
8846 | } | |
8847 | ||
3c4c9b81 PZ |
8848 | static void hsw_write_dcomp(struct drm_i915_private *dev_priv, uint32_t val) |
8849 | { | |
772c2a51 | 8850 | if (IS_HASWELL(dev_priv)) { |
3c4c9b81 PZ |
8851 | mutex_lock(&dev_priv->rps.hw_lock); |
8852 | if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP, | |
8853 | val)) | |
79cf219a | 8854 | DRM_DEBUG_KMS("Failed to write to D_COMP\n"); |
3c4c9b81 PZ |
8855 | mutex_unlock(&dev_priv->rps.hw_lock); |
8856 | } else { | |
9ccd5aeb PZ |
8857 | I915_WRITE(D_COMP_BDW, val); |
8858 | POSTING_READ(D_COMP_BDW); | |
3c4c9b81 | 8859 | } |
be256dc7 PZ |
8860 | } |
8861 | ||
8862 | /* | |
8863 | * This function implements pieces of two sequences from BSpec: | |
8864 | * - Sequence for display software to disable LCPLL | |
8865 | * - Sequence for display software to allow package C8+ | |
8866 | * The steps implemented here are just the steps that actually touch the LCPLL | |
8867 | * register. Callers should take care of disabling all the display engine | |
8868 | * functions, doing the mode unset, fixing interrupts, etc. | |
8869 | */ | |
6ff58d53 PZ |
8870 | static void hsw_disable_lcpll(struct drm_i915_private *dev_priv, |
8871 | bool switch_to_fclk, bool allow_power_down) | |
be256dc7 PZ |
8872 | { |
8873 | uint32_t val; | |
8874 | ||
8875 | assert_can_disable_lcpll(dev_priv); | |
8876 | ||
8877 | val = I915_READ(LCPLL_CTL); | |
8878 | ||
8879 | if (switch_to_fclk) { | |
8880 | val |= LCPLL_CD_SOURCE_FCLK; | |
8881 | I915_WRITE(LCPLL_CTL, val); | |
8882 | ||
f53dd63f ID |
8883 | if (wait_for_us(I915_READ(LCPLL_CTL) & |
8884 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
be256dc7 PZ |
8885 | DRM_ERROR("Switching to FCLK failed\n"); |
8886 | ||
8887 | val = I915_READ(LCPLL_CTL); | |
8888 | } | |
8889 | ||
8890 | val |= LCPLL_PLL_DISABLE; | |
8891 | I915_WRITE(LCPLL_CTL, val); | |
8892 | POSTING_READ(LCPLL_CTL); | |
8893 | ||
24d8441d | 8894 | if (intel_wait_for_register(dev_priv, LCPLL_CTL, LCPLL_PLL_LOCK, 0, 1)) |
be256dc7 PZ |
8895 | DRM_ERROR("LCPLL still locked\n"); |
8896 | ||
9ccd5aeb | 8897 | val = hsw_read_dcomp(dev_priv); |
be256dc7 | 8898 | val |= D_COMP_COMP_DISABLE; |
3c4c9b81 | 8899 | hsw_write_dcomp(dev_priv, val); |
be256dc7 PZ |
8900 | ndelay(100); |
8901 | ||
9ccd5aeb PZ |
8902 | if (wait_for((hsw_read_dcomp(dev_priv) & D_COMP_RCOMP_IN_PROGRESS) == 0, |
8903 | 1)) | |
be256dc7 PZ |
8904 | DRM_ERROR("D_COMP RCOMP still in progress\n"); |
8905 | ||
8906 | if (allow_power_down) { | |
8907 | val = I915_READ(LCPLL_CTL); | |
8908 | val |= LCPLL_POWER_DOWN_ALLOW; | |
8909 | I915_WRITE(LCPLL_CTL, val); | |
8910 | POSTING_READ(LCPLL_CTL); | |
8911 | } | |
8912 | } | |
8913 | ||
8914 | /* | |
8915 | * Fully restores LCPLL, disallowing power down and switching back to LCPLL | |
8916 | * source. | |
8917 | */ | |
6ff58d53 | 8918 | static void hsw_restore_lcpll(struct drm_i915_private *dev_priv) |
be256dc7 PZ |
8919 | { |
8920 | uint32_t val; | |
8921 | ||
8922 | val = I915_READ(LCPLL_CTL); | |
8923 | ||
8924 | if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK | | |
8925 | LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK) | |
8926 | return; | |
8927 | ||
a8a8bd54 PZ |
8928 | /* |
8929 | * Make sure we're not on PC8 state before disabling PC8, otherwise | |
8930 | * we'll hang the machine. To prevent PC8 state, just enable force_wake. | |
a8a8bd54 | 8931 | */ |
59bad947 | 8932 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); |
215733fa | 8933 | |
be256dc7 PZ |
8934 | if (val & LCPLL_POWER_DOWN_ALLOW) { |
8935 | val &= ~LCPLL_POWER_DOWN_ALLOW; | |
8936 | I915_WRITE(LCPLL_CTL, val); | |
35d8f2eb | 8937 | POSTING_READ(LCPLL_CTL); |
be256dc7 PZ |
8938 | } |
8939 | ||
9ccd5aeb | 8940 | val = hsw_read_dcomp(dev_priv); |
be256dc7 PZ |
8941 | val |= D_COMP_COMP_FORCE; |
8942 | val &= ~D_COMP_COMP_DISABLE; | |
3c4c9b81 | 8943 | hsw_write_dcomp(dev_priv, val); |
be256dc7 PZ |
8944 | |
8945 | val = I915_READ(LCPLL_CTL); | |
8946 | val &= ~LCPLL_PLL_DISABLE; | |
8947 | I915_WRITE(LCPLL_CTL, val); | |
8948 | ||
93220c08 CW |
8949 | if (intel_wait_for_register(dev_priv, |
8950 | LCPLL_CTL, LCPLL_PLL_LOCK, LCPLL_PLL_LOCK, | |
8951 | 5)) | |
be256dc7 PZ |
8952 | DRM_ERROR("LCPLL not locked yet\n"); |
8953 | ||
8954 | if (val & LCPLL_CD_SOURCE_FCLK) { | |
8955 | val = I915_READ(LCPLL_CTL); | |
8956 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
8957 | I915_WRITE(LCPLL_CTL, val); | |
8958 | ||
f53dd63f ID |
8959 | if (wait_for_us((I915_READ(LCPLL_CTL) & |
8960 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
be256dc7 PZ |
8961 | DRM_ERROR("Switching back to LCPLL failed\n"); |
8962 | } | |
215733fa | 8963 | |
59bad947 | 8964 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); |
4c75b940 | 8965 | intel_update_cdclk(dev_priv); |
be256dc7 PZ |
8966 | } |
8967 | ||
765dab67 PZ |
8968 | /* |
8969 | * Package states C8 and deeper are really deep PC states that can only be | |
8970 | * reached when all the devices on the system allow it, so even if the graphics | |
8971 | * device allows PC8+, it doesn't mean the system will actually get to these | |
8972 | * states. Our driver only allows PC8+ when going into runtime PM. | |
8973 | * | |
8974 | * The requirements for PC8+ are that all the outputs are disabled, the power | |
8975 | * well is disabled and most interrupts are disabled, and these are also | |
8976 | * requirements for runtime PM. When these conditions are met, we manually do | |
8977 | * the other conditions: disable the interrupts, clocks and switch LCPLL refclk | |
8978 | * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard | |
8979 | * hang the machine. | |
8980 | * | |
8981 | * When we really reach PC8 or deeper states (not just when we allow it) we lose | |
8982 | * the state of some registers, so when we come back from PC8+ we need to | |
8983 | * restore this state. We don't get into PC8+ if we're not in RC6, so we don't | |
8984 | * need to take care of the registers kept by RC6. Notice that this happens even | |
8985 | * if we don't put the device in PCI D3 state (which is what currently happens | |
8986 | * because of the runtime PM support). | |
8987 | * | |
8988 | * For more, read "Display Sequences for Package C8" on the hardware | |
8989 | * documentation. | |
8990 | */ | |
a14cb6fc | 8991 | void hsw_enable_pc8(struct drm_i915_private *dev_priv) |
c67a470b | 8992 | { |
c67a470b PZ |
8993 | uint32_t val; |
8994 | ||
c67a470b PZ |
8995 | DRM_DEBUG_KMS("Enabling package C8+\n"); |
8996 | ||
4f8036a2 | 8997 | if (HAS_PCH_LPT_LP(dev_priv)) { |
c67a470b PZ |
8998 | val = I915_READ(SOUTH_DSPCLK_GATE_D); |
8999 | val &= ~PCH_LP_PARTITION_LEVEL_DISABLE; | |
9000 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
9001 | } | |
9002 | ||
c39055b0 | 9003 | lpt_disable_clkout_dp(dev_priv); |
c67a470b PZ |
9004 | hsw_disable_lcpll(dev_priv, true, true); |
9005 | } | |
9006 | ||
a14cb6fc | 9007 | void hsw_disable_pc8(struct drm_i915_private *dev_priv) |
c67a470b | 9008 | { |
c67a470b PZ |
9009 | uint32_t val; |
9010 | ||
c67a470b PZ |
9011 | DRM_DEBUG_KMS("Disabling package C8+\n"); |
9012 | ||
9013 | hsw_restore_lcpll(dev_priv); | |
c39055b0 | 9014 | lpt_init_pch_refclk(dev_priv); |
c67a470b | 9015 | |
4f8036a2 | 9016 | if (HAS_PCH_LPT_LP(dev_priv)) { |
c67a470b PZ |
9017 | val = I915_READ(SOUTH_DSPCLK_GATE_D); |
9018 | val |= PCH_LP_PARTITION_LEVEL_DISABLE; | |
9019 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
9020 | } | |
c67a470b PZ |
9021 | } |
9022 | ||
190f68c5 ACO |
9023 | static int haswell_crtc_compute_clock(struct intel_crtc *crtc, |
9024 | struct intel_crtc_state *crtc_state) | |
09b4ddf9 | 9025 | { |
d7edc4e5 | 9026 | if (!intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DSI)) { |
44a126ba PZ |
9027 | struct intel_encoder *encoder = |
9028 | intel_ddi_get_crtc_new_encoder(crtc_state); | |
9029 | ||
9030 | if (!intel_get_shared_dpll(crtc, crtc_state, encoder)) { | |
9031 | DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n", | |
9032 | pipe_name(crtc->pipe)); | |
af3997b5 | 9033 | return -EINVAL; |
44a126ba | 9034 | } |
af3997b5 | 9035 | } |
716c2e55 | 9036 | |
c7653199 | 9037 | crtc->lowfreq_avail = false; |
644cef34 | 9038 | |
c8f7a0db | 9039 | return 0; |
79e53945 JB |
9040 | } |
9041 | ||
8b0f7e06 KM |
9042 | static void cannonlake_get_ddi_pll(struct drm_i915_private *dev_priv, |
9043 | enum port port, | |
9044 | struct intel_crtc_state *pipe_config) | |
9045 | { | |
9046 | enum intel_dpll_id id; | |
9047 | u32 temp; | |
9048 | ||
9049 | temp = I915_READ(DPCLKA_CFGCR0) & DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(port); | |
dfbd4508 | 9050 | id = temp >> DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(port); |
8b0f7e06 KM |
9051 | |
9052 | if (WARN_ON(id < SKL_DPLL0 || id > SKL_DPLL2)) | |
9053 | return; | |
9054 | ||
9055 | pipe_config->shared_dpll = intel_get_shared_dpll_by_id(dev_priv, id); | |
9056 | } | |
9057 | ||
3760b59c S |
9058 | static void bxt_get_ddi_pll(struct drm_i915_private *dev_priv, |
9059 | enum port port, | |
9060 | struct intel_crtc_state *pipe_config) | |
9061 | { | |
8106ddbd ACO |
9062 | enum intel_dpll_id id; |
9063 | ||
3760b59c S |
9064 | switch (port) { |
9065 | case PORT_A: | |
08250c4b | 9066 | id = DPLL_ID_SKL_DPLL0; |
3760b59c S |
9067 | break; |
9068 | case PORT_B: | |
08250c4b | 9069 | id = DPLL_ID_SKL_DPLL1; |
3760b59c S |
9070 | break; |
9071 | case PORT_C: | |
08250c4b | 9072 | id = DPLL_ID_SKL_DPLL2; |
3760b59c S |
9073 | break; |
9074 | default: | |
9075 | DRM_ERROR("Incorrect port type\n"); | |
8106ddbd | 9076 | return; |
3760b59c | 9077 | } |
8106ddbd ACO |
9078 | |
9079 | pipe_config->shared_dpll = intel_get_shared_dpll_by_id(dev_priv, id); | |
3760b59c S |
9080 | } |
9081 | ||
96b7dfb7 S |
9082 | static void skylake_get_ddi_pll(struct drm_i915_private *dev_priv, |
9083 | enum port port, | |
5cec258b | 9084 | struct intel_crtc_state *pipe_config) |
96b7dfb7 | 9085 | { |
8106ddbd | 9086 | enum intel_dpll_id id; |
a3c988ea | 9087 | u32 temp; |
96b7dfb7 S |
9088 | |
9089 | temp = I915_READ(DPLL_CTRL2) & DPLL_CTRL2_DDI_CLK_SEL_MASK(port); | |
c856052a | 9090 | id = temp >> (port * 3 + 1); |
96b7dfb7 | 9091 | |
c856052a | 9092 | if (WARN_ON(id < SKL_DPLL0 || id > SKL_DPLL3)) |
8106ddbd | 9093 | return; |
8106ddbd ACO |
9094 | |
9095 | pipe_config->shared_dpll = intel_get_shared_dpll_by_id(dev_priv, id); | |
96b7dfb7 S |
9096 | } |
9097 | ||
7d2c8175 DL |
9098 | static void haswell_get_ddi_pll(struct drm_i915_private *dev_priv, |
9099 | enum port port, | |
5cec258b | 9100 | struct intel_crtc_state *pipe_config) |
7d2c8175 | 9101 | { |
8106ddbd | 9102 | enum intel_dpll_id id; |
c856052a | 9103 | uint32_t ddi_pll_sel = I915_READ(PORT_CLK_SEL(port)); |
8106ddbd | 9104 | |
c856052a | 9105 | switch (ddi_pll_sel) { |
7d2c8175 | 9106 | case PORT_CLK_SEL_WRPLL1: |
8106ddbd | 9107 | id = DPLL_ID_WRPLL1; |
7d2c8175 DL |
9108 | break; |
9109 | case PORT_CLK_SEL_WRPLL2: | |
8106ddbd | 9110 | id = DPLL_ID_WRPLL2; |
7d2c8175 | 9111 | break; |
00490c22 | 9112 | case PORT_CLK_SEL_SPLL: |
8106ddbd | 9113 | id = DPLL_ID_SPLL; |
79bd23da | 9114 | break; |
9d16da65 ACO |
9115 | case PORT_CLK_SEL_LCPLL_810: |
9116 | id = DPLL_ID_LCPLL_810; | |
9117 | break; | |
9118 | case PORT_CLK_SEL_LCPLL_1350: | |
9119 | id = DPLL_ID_LCPLL_1350; | |
9120 | break; | |
9121 | case PORT_CLK_SEL_LCPLL_2700: | |
9122 | id = DPLL_ID_LCPLL_2700; | |
9123 | break; | |
8106ddbd | 9124 | default: |
c856052a | 9125 | MISSING_CASE(ddi_pll_sel); |
8106ddbd ACO |
9126 | /* fall through */ |
9127 | case PORT_CLK_SEL_NONE: | |
8106ddbd | 9128 | return; |
7d2c8175 | 9129 | } |
8106ddbd ACO |
9130 | |
9131 | pipe_config->shared_dpll = intel_get_shared_dpll_by_id(dev_priv, id); | |
7d2c8175 DL |
9132 | } |
9133 | ||
cf30429e JN |
9134 | static bool hsw_get_transcoder_state(struct intel_crtc *crtc, |
9135 | struct intel_crtc_state *pipe_config, | |
d8fc70b7 | 9136 | u64 *power_domain_mask) |
cf30429e JN |
9137 | { |
9138 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 9139 | struct drm_i915_private *dev_priv = to_i915(dev); |
cf30429e JN |
9140 | enum intel_display_power_domain power_domain; |
9141 | u32 tmp; | |
9142 | ||
d9a7bc67 ID |
9143 | /* |
9144 | * The pipe->transcoder mapping is fixed with the exception of the eDP | |
9145 | * transcoder handled below. | |
9146 | */ | |
cf30429e JN |
9147 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
9148 | ||
9149 | /* | |
9150 | * XXX: Do intel_display_power_get_if_enabled before reading this (for | |
9151 | * consistency and less surprising code; it's in always on power). | |
9152 | */ | |
9153 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP)); | |
9154 | if (tmp & TRANS_DDI_FUNC_ENABLE) { | |
9155 | enum pipe trans_edp_pipe; | |
9156 | switch (tmp & TRANS_DDI_EDP_INPUT_MASK) { | |
9157 | default: | |
9158 | WARN(1, "unknown pipe linked to edp transcoder\n"); | |
9159 | case TRANS_DDI_EDP_INPUT_A_ONOFF: | |
9160 | case TRANS_DDI_EDP_INPUT_A_ON: | |
9161 | trans_edp_pipe = PIPE_A; | |
9162 | break; | |
9163 | case TRANS_DDI_EDP_INPUT_B_ONOFF: | |
9164 | trans_edp_pipe = PIPE_B; | |
9165 | break; | |
9166 | case TRANS_DDI_EDP_INPUT_C_ONOFF: | |
9167 | trans_edp_pipe = PIPE_C; | |
9168 | break; | |
9169 | } | |
9170 | ||
9171 | if (trans_edp_pipe == crtc->pipe) | |
9172 | pipe_config->cpu_transcoder = TRANSCODER_EDP; | |
9173 | } | |
9174 | ||
9175 | power_domain = POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder); | |
9176 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) | |
9177 | return false; | |
d8fc70b7 | 9178 | *power_domain_mask |= BIT_ULL(power_domain); |
cf30429e JN |
9179 | |
9180 | tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder)); | |
9181 | ||
9182 | return tmp & PIPECONF_ENABLE; | |
9183 | } | |
9184 | ||
4d1de975 JN |
9185 | static bool bxt_get_dsi_transcoder_state(struct intel_crtc *crtc, |
9186 | struct intel_crtc_state *pipe_config, | |
d8fc70b7 | 9187 | u64 *power_domain_mask) |
4d1de975 JN |
9188 | { |
9189 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 9190 | struct drm_i915_private *dev_priv = to_i915(dev); |
4d1de975 JN |
9191 | enum intel_display_power_domain power_domain; |
9192 | enum port port; | |
9193 | enum transcoder cpu_transcoder; | |
9194 | u32 tmp; | |
9195 | ||
4d1de975 JN |
9196 | for_each_port_masked(port, BIT(PORT_A) | BIT(PORT_C)) { |
9197 | if (port == PORT_A) | |
9198 | cpu_transcoder = TRANSCODER_DSI_A; | |
9199 | else | |
9200 | cpu_transcoder = TRANSCODER_DSI_C; | |
9201 | ||
9202 | power_domain = POWER_DOMAIN_TRANSCODER(cpu_transcoder); | |
9203 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) | |
9204 | continue; | |
d8fc70b7 | 9205 | *power_domain_mask |= BIT_ULL(power_domain); |
4d1de975 | 9206 | |
db18b6a6 ID |
9207 | /* |
9208 | * The PLL needs to be enabled with a valid divider | |
9209 | * configuration, otherwise accessing DSI registers will hang | |
9210 | * the machine. See BSpec North Display Engine | |
9211 | * registers/MIPI[BXT]. We can break out here early, since we | |
9212 | * need the same DSI PLL to be enabled for both DSI ports. | |
9213 | */ | |
9214 | if (!intel_dsi_pll_is_enabled(dev_priv)) | |
9215 | break; | |
9216 | ||
4d1de975 JN |
9217 | /* XXX: this works for video mode only */ |
9218 | tmp = I915_READ(BXT_MIPI_PORT_CTRL(port)); | |
9219 | if (!(tmp & DPI_ENABLE)) | |
9220 | continue; | |
9221 | ||
9222 | tmp = I915_READ(MIPI_CTRL(port)); | |
9223 | if ((tmp & BXT_PIPE_SELECT_MASK) != BXT_PIPE_SELECT(crtc->pipe)) | |
9224 | continue; | |
9225 | ||
9226 | pipe_config->cpu_transcoder = cpu_transcoder; | |
4d1de975 JN |
9227 | break; |
9228 | } | |
9229 | ||
d7edc4e5 | 9230 | return transcoder_is_dsi(pipe_config->cpu_transcoder); |
4d1de975 JN |
9231 | } |
9232 | ||
26804afd | 9233 | static void haswell_get_ddi_port_state(struct intel_crtc *crtc, |
5cec258b | 9234 | struct intel_crtc_state *pipe_config) |
26804afd | 9235 | { |
6315b5d3 | 9236 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
d452c5b6 | 9237 | struct intel_shared_dpll *pll; |
26804afd DV |
9238 | enum port port; |
9239 | uint32_t tmp; | |
9240 | ||
9241 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder)); | |
9242 | ||
9243 | port = (tmp & TRANS_DDI_PORT_MASK) >> TRANS_DDI_PORT_SHIFT; | |
9244 | ||
8b0f7e06 KM |
9245 | if (IS_CANNONLAKE(dev_priv)) |
9246 | cannonlake_get_ddi_pll(dev_priv, port, pipe_config); | |
9247 | else if (IS_GEN9_BC(dev_priv)) | |
96b7dfb7 | 9248 | skylake_get_ddi_pll(dev_priv, port, pipe_config); |
cc3f90f0 | 9249 | else if (IS_GEN9_LP(dev_priv)) |
3760b59c | 9250 | bxt_get_ddi_pll(dev_priv, port, pipe_config); |
96b7dfb7 S |
9251 | else |
9252 | haswell_get_ddi_pll(dev_priv, port, pipe_config); | |
9cd86933 | 9253 | |
8106ddbd ACO |
9254 | pll = pipe_config->shared_dpll; |
9255 | if (pll) { | |
2edd6443 ACO |
9256 | WARN_ON(!pll->funcs.get_hw_state(dev_priv, pll, |
9257 | &pipe_config->dpll_hw_state)); | |
d452c5b6 DV |
9258 | } |
9259 | ||
26804afd DV |
9260 | /* |
9261 | * Haswell has only FDI/PCH transcoder A. It is which is connected to | |
9262 | * DDI E. So just check whether this pipe is wired to DDI E and whether | |
9263 | * the PCH transcoder is on. | |
9264 | */ | |
6315b5d3 | 9265 | if (INTEL_GEN(dev_priv) < 9 && |
ca370455 | 9266 | (port == PORT_E) && I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) { |
26804afd DV |
9267 | pipe_config->has_pch_encoder = true; |
9268 | ||
9269 | tmp = I915_READ(FDI_RX_CTL(PIPE_A)); | |
9270 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
9271 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
9272 | ||
9273 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
9274 | } | |
9275 | } | |
9276 | ||
0e8ffe1b | 9277 | static bool haswell_get_pipe_config(struct intel_crtc *crtc, |
5cec258b | 9278 | struct intel_crtc_state *pipe_config) |
0e8ffe1b | 9279 | { |
6315b5d3 | 9280 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
1729050e | 9281 | enum intel_display_power_domain power_domain; |
d8fc70b7 | 9282 | u64 power_domain_mask; |
cf30429e | 9283 | bool active; |
0e8ffe1b | 9284 | |
e79dfb51 | 9285 | intel_crtc_init_scalers(crtc, pipe_config); |
5fb9dadf | 9286 | |
1729050e ID |
9287 | power_domain = POWER_DOMAIN_PIPE(crtc->pipe); |
9288 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) | |
b5482bd0 | 9289 | return false; |
d8fc70b7 | 9290 | power_domain_mask = BIT_ULL(power_domain); |
1729050e | 9291 | |
8106ddbd | 9292 | pipe_config->shared_dpll = NULL; |
c0d43d62 | 9293 | |
cf30429e | 9294 | active = hsw_get_transcoder_state(crtc, pipe_config, &power_domain_mask); |
eccb140b | 9295 | |
cc3f90f0 | 9296 | if (IS_GEN9_LP(dev_priv) && |
d7edc4e5 VS |
9297 | bxt_get_dsi_transcoder_state(crtc, pipe_config, &power_domain_mask)) { |
9298 | WARN_ON(active); | |
9299 | active = true; | |
4d1de975 JN |
9300 | } |
9301 | ||
cf30429e | 9302 | if (!active) |
1729050e | 9303 | goto out; |
0e8ffe1b | 9304 | |
d7edc4e5 | 9305 | if (!transcoder_is_dsi(pipe_config->cpu_transcoder)) { |
4d1de975 JN |
9306 | haswell_get_ddi_port_state(crtc, pipe_config); |
9307 | intel_get_pipe_timings(crtc, pipe_config); | |
9308 | } | |
627eb5a3 | 9309 | |
bc58be60 | 9310 | intel_get_pipe_src_size(crtc, pipe_config); |
1bd1bd80 | 9311 | |
05dc698c LL |
9312 | pipe_config->gamma_mode = |
9313 | I915_READ(GAMMA_MODE(crtc->pipe)) & GAMMA_MODE_MODE_MASK; | |
9314 | ||
bd30ca2d | 9315 | if (IS_BROADWELL(dev_priv) || INTEL_GEN(dev_priv) >= 9) { |
b22ca995 SS |
9316 | u32 tmp = I915_READ(PIPEMISC(crtc->pipe)); |
9317 | bool clrspace_yuv = tmp & PIPEMISC_OUTPUT_COLORSPACE_YUV; | |
9318 | ||
bd30ca2d | 9319 | if (IS_GEMINILAKE(dev_priv) || INTEL_GEN(dev_priv) >= 10) { |
b22ca995 SS |
9320 | bool blend_mode_420 = tmp & |
9321 | PIPEMISC_YUV420_MODE_FULL_BLEND; | |
9322 | ||
9323 | pipe_config->ycbcr420 = tmp & PIPEMISC_YUV420_ENABLE; | |
9324 | if (pipe_config->ycbcr420 != clrspace_yuv || | |
9325 | pipe_config->ycbcr420 != blend_mode_420) | |
9326 | DRM_DEBUG_KMS("Bad 4:2:0 mode (%08x)\n", tmp); | |
9327 | } else if (clrspace_yuv) { | |
9328 | DRM_DEBUG_KMS("YCbCr 4:2:0 Unsupported\n"); | |
9329 | } | |
9330 | } | |
9331 | ||
1729050e ID |
9332 | power_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe); |
9333 | if (intel_display_power_get_if_enabled(dev_priv, power_domain)) { | |
d8fc70b7 | 9334 | power_domain_mask |= BIT_ULL(power_domain); |
6315b5d3 | 9335 | if (INTEL_GEN(dev_priv) >= 9) |
bd2e244f | 9336 | skylake_get_pfit_config(crtc, pipe_config); |
ff6d9f55 | 9337 | else |
1c132b44 | 9338 | ironlake_get_pfit_config(crtc, pipe_config); |
bd2e244f | 9339 | } |
88adfff1 | 9340 | |
772c2a51 | 9341 | if (IS_HASWELL(dev_priv)) |
e59150dc JB |
9342 | pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) && |
9343 | (I915_READ(IPS_CTL) & IPS_ENABLE); | |
42db64ef | 9344 | |
4d1de975 JN |
9345 | if (pipe_config->cpu_transcoder != TRANSCODER_EDP && |
9346 | !transcoder_is_dsi(pipe_config->cpu_transcoder)) { | |
ebb69c95 CT |
9347 | pipe_config->pixel_multiplier = |
9348 | I915_READ(PIPE_MULT(pipe_config->cpu_transcoder)) + 1; | |
9349 | } else { | |
9350 | pipe_config->pixel_multiplier = 1; | |
9351 | } | |
6c49f241 | 9352 | |
1729050e ID |
9353 | out: |
9354 | for_each_power_domain(power_domain, power_domain_mask) | |
9355 | intel_display_power_put(dev_priv, power_domain); | |
9356 | ||
cf30429e | 9357 | return active; |
0e8ffe1b DV |
9358 | } |
9359 | ||
cd5dcbf1 | 9360 | static u32 intel_cursor_base(const struct intel_plane_state *plane_state) |
1cecc830 VS |
9361 | { |
9362 | struct drm_i915_private *dev_priv = | |
9363 | to_i915(plane_state->base.plane->dev); | |
9364 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
9365 | const struct drm_i915_gem_object *obj = intel_fb_obj(fb); | |
9366 | u32 base; | |
9367 | ||
9368 | if (INTEL_INFO(dev_priv)->cursor_needs_physical) | |
9369 | base = obj->phys_handle->busaddr; | |
9370 | else | |
9371 | base = intel_plane_ggtt_offset(plane_state); | |
9372 | ||
1e7b4fd8 VS |
9373 | base += plane_state->main.offset; |
9374 | ||
1cecc830 VS |
9375 | /* ILK+ do this automagically */ |
9376 | if (HAS_GMCH_DISPLAY(dev_priv) && | |
a82256bc | 9377 | plane_state->base.rotation & DRM_MODE_ROTATE_180) |
1cecc830 VS |
9378 | base += (plane_state->base.crtc_h * |
9379 | plane_state->base.crtc_w - 1) * fb->format->cpp[0]; | |
9380 | ||
9381 | return base; | |
9382 | } | |
9383 | ||
ed270223 VS |
9384 | static u32 intel_cursor_position(const struct intel_plane_state *plane_state) |
9385 | { | |
9386 | int x = plane_state->base.crtc_x; | |
9387 | int y = plane_state->base.crtc_y; | |
9388 | u32 pos = 0; | |
9389 | ||
9390 | if (x < 0) { | |
9391 | pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT; | |
9392 | x = -x; | |
9393 | } | |
9394 | pos |= x << CURSOR_X_SHIFT; | |
9395 | ||
9396 | if (y < 0) { | |
9397 | pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT; | |
9398 | y = -y; | |
9399 | } | |
9400 | pos |= y << CURSOR_Y_SHIFT; | |
9401 | ||
9402 | return pos; | |
9403 | } | |
9404 | ||
3637ecf0 VS |
9405 | static bool intel_cursor_size_ok(const struct intel_plane_state *plane_state) |
9406 | { | |
9407 | const struct drm_mode_config *config = | |
9408 | &plane_state->base.plane->dev->mode_config; | |
9409 | int width = plane_state->base.crtc_w; | |
9410 | int height = plane_state->base.crtc_h; | |
9411 | ||
9412 | return width > 0 && width <= config->cursor_width && | |
9413 | height > 0 && height <= config->cursor_height; | |
9414 | } | |
9415 | ||
659056f2 VS |
9416 | static int intel_check_cursor(struct intel_crtc_state *crtc_state, |
9417 | struct intel_plane_state *plane_state) | |
9418 | { | |
9419 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
1e7b4fd8 VS |
9420 | int src_x, src_y; |
9421 | u32 offset; | |
659056f2 VS |
9422 | int ret; |
9423 | ||
9424 | ret = drm_plane_helper_check_state(&plane_state->base, | |
9425 | &plane_state->clip, | |
9426 | DRM_PLANE_HELPER_NO_SCALING, | |
9427 | DRM_PLANE_HELPER_NO_SCALING, | |
9428 | true, true); | |
9429 | if (ret) | |
9430 | return ret; | |
9431 | ||
9432 | if (!fb) | |
9433 | return 0; | |
9434 | ||
9435 | if (fb->modifier != DRM_FORMAT_MOD_LINEAR) { | |
9436 | DRM_DEBUG_KMS("cursor cannot be tiled\n"); | |
9437 | return -EINVAL; | |
9438 | } | |
9439 | ||
1e7b4fd8 VS |
9440 | src_x = plane_state->base.src_x >> 16; |
9441 | src_y = plane_state->base.src_y >> 16; | |
9442 | ||
9443 | intel_add_fb_offsets(&src_x, &src_y, plane_state, 0); | |
9444 | offset = intel_compute_tile_offset(&src_x, &src_y, plane_state, 0); | |
9445 | ||
9446 | if (src_x != 0 || src_y != 0) { | |
9447 | DRM_DEBUG_KMS("Arbitrary cursor panning not supported\n"); | |
9448 | return -EINVAL; | |
9449 | } | |
9450 | ||
9451 | plane_state->main.offset = offset; | |
9452 | ||
659056f2 VS |
9453 | return 0; |
9454 | } | |
9455 | ||
292889e1 VS |
9456 | static u32 i845_cursor_ctl(const struct intel_crtc_state *crtc_state, |
9457 | const struct intel_plane_state *plane_state) | |
9458 | { | |
1e1bb871 | 9459 | const struct drm_framebuffer *fb = plane_state->base.fb; |
292889e1 | 9460 | |
292889e1 VS |
9461 | return CURSOR_ENABLE | |
9462 | CURSOR_GAMMA_ENABLE | | |
9463 | CURSOR_FORMAT_ARGB | | |
1e1bb871 | 9464 | CURSOR_STRIDE(fb->pitches[0]); |
292889e1 VS |
9465 | } |
9466 | ||
659056f2 VS |
9467 | static bool i845_cursor_size_ok(const struct intel_plane_state *plane_state) |
9468 | { | |
659056f2 | 9469 | int width = plane_state->base.crtc_w; |
659056f2 VS |
9470 | |
9471 | /* | |
9472 | * 845g/865g are only limited by the width of their cursors, | |
9473 | * the height is arbitrary up to the precision of the register. | |
9474 | */ | |
3637ecf0 | 9475 | return intel_cursor_size_ok(plane_state) && IS_ALIGNED(width, 64); |
659056f2 VS |
9476 | } |
9477 | ||
9478 | static int i845_check_cursor(struct intel_plane *plane, | |
9479 | struct intel_crtc_state *crtc_state, | |
9480 | struct intel_plane_state *plane_state) | |
9481 | { | |
9482 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
659056f2 VS |
9483 | int ret; |
9484 | ||
9485 | ret = intel_check_cursor(crtc_state, plane_state); | |
9486 | if (ret) | |
9487 | return ret; | |
9488 | ||
9489 | /* if we want to turn off the cursor ignore width and height */ | |
1e1bb871 | 9490 | if (!fb) |
659056f2 VS |
9491 | return 0; |
9492 | ||
9493 | /* Check for which cursor types we support */ | |
9494 | if (!i845_cursor_size_ok(plane_state)) { | |
9495 | DRM_DEBUG("Cursor dimension %dx%d not supported\n", | |
9496 | plane_state->base.crtc_w, | |
9497 | plane_state->base.crtc_h); | |
9498 | return -EINVAL; | |
9499 | } | |
9500 | ||
1e1bb871 | 9501 | switch (fb->pitches[0]) { |
292889e1 VS |
9502 | case 256: |
9503 | case 512: | |
9504 | case 1024: | |
9505 | case 2048: | |
9506 | break; | |
1e1bb871 VS |
9507 | default: |
9508 | DRM_DEBUG_KMS("Invalid cursor stride (%u)\n", | |
9509 | fb->pitches[0]); | |
9510 | return -EINVAL; | |
292889e1 VS |
9511 | } |
9512 | ||
659056f2 VS |
9513 | plane_state->ctl = i845_cursor_ctl(crtc_state, plane_state); |
9514 | ||
9515 | return 0; | |
292889e1 VS |
9516 | } |
9517 | ||
b2d03b0d VS |
9518 | static void i845_update_cursor(struct intel_plane *plane, |
9519 | const struct intel_crtc_state *crtc_state, | |
55a08b3f | 9520 | const struct intel_plane_state *plane_state) |
560b85bb | 9521 | { |
cd5dcbf1 | 9522 | struct drm_i915_private *dev_priv = to_i915(plane->base.dev); |
b2d03b0d VS |
9523 | u32 cntl = 0, base = 0, pos = 0, size = 0; |
9524 | unsigned long irqflags; | |
560b85bb | 9525 | |
936e71e3 | 9526 | if (plane_state && plane_state->base.visible) { |
55a08b3f ML |
9527 | unsigned int width = plane_state->base.crtc_w; |
9528 | unsigned int height = plane_state->base.crtc_h; | |
dc41c154 | 9529 | |
a0864d59 | 9530 | cntl = plane_state->ctl; |
dc41c154 | 9531 | size = (height << 12) | width; |
560b85bb | 9532 | |
b2d03b0d VS |
9533 | base = intel_cursor_base(plane_state); |
9534 | pos = intel_cursor_position(plane_state); | |
4b0e333e | 9535 | } |
560b85bb | 9536 | |
b2d03b0d | 9537 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); |
4726e0b0 | 9538 | |
e11ffddb VS |
9539 | /* On these chipsets we can only modify the base/size/stride |
9540 | * whilst the cursor is disabled. | |
9541 | */ | |
9542 | if (plane->cursor.base != base || | |
9543 | plane->cursor.size != size || | |
9544 | plane->cursor.cntl != cntl) { | |
dd584fc0 | 9545 | I915_WRITE_FW(CURCNTR(PIPE_A), 0); |
dd584fc0 | 9546 | I915_WRITE_FW(CURBASE(PIPE_A), base); |
dd584fc0 | 9547 | I915_WRITE_FW(CURSIZE, size); |
b2d03b0d | 9548 | I915_WRITE_FW(CURPOS(PIPE_A), pos); |
dd584fc0 | 9549 | I915_WRITE_FW(CURCNTR(PIPE_A), cntl); |
75343a44 | 9550 | |
e11ffddb VS |
9551 | plane->cursor.base = base; |
9552 | plane->cursor.size = size; | |
9553 | plane->cursor.cntl = cntl; | |
9554 | } else { | |
9555 | I915_WRITE_FW(CURPOS(PIPE_A), pos); | |
560b85bb | 9556 | } |
e11ffddb | 9557 | |
75343a44 | 9558 | POSTING_READ_FW(CURCNTR(PIPE_A)); |
b2d03b0d VS |
9559 | |
9560 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
9561 | } | |
9562 | ||
9563 | static void i845_disable_cursor(struct intel_plane *plane, | |
9564 | struct intel_crtc *crtc) | |
9565 | { | |
9566 | i845_update_cursor(plane, NULL, NULL); | |
560b85bb CW |
9567 | } |
9568 | ||
292889e1 VS |
9569 | static u32 i9xx_cursor_ctl(const struct intel_crtc_state *crtc_state, |
9570 | const struct intel_plane_state *plane_state) | |
9571 | { | |
9572 | struct drm_i915_private *dev_priv = | |
9573 | to_i915(plane_state->base.plane->dev); | |
9574 | struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc); | |
292889e1 VS |
9575 | u32 cntl; |
9576 | ||
9577 | cntl = MCURSOR_GAMMA_ENABLE; | |
9578 | ||
9579 | if (HAS_DDI(dev_priv)) | |
9580 | cntl |= CURSOR_PIPE_CSC_ENABLE; | |
9581 | ||
d509e28b | 9582 | cntl |= MCURSOR_PIPE_SELECT(crtc->pipe); |
292889e1 VS |
9583 | |
9584 | switch (plane_state->base.crtc_w) { | |
9585 | case 64: | |
9586 | cntl |= CURSOR_MODE_64_ARGB_AX; | |
9587 | break; | |
9588 | case 128: | |
9589 | cntl |= CURSOR_MODE_128_ARGB_AX; | |
9590 | break; | |
9591 | case 256: | |
9592 | cntl |= CURSOR_MODE_256_ARGB_AX; | |
9593 | break; | |
9594 | default: | |
9595 | MISSING_CASE(plane_state->base.crtc_w); | |
9596 | return 0; | |
9597 | } | |
9598 | ||
c2c446ad | 9599 | if (plane_state->base.rotation & DRM_MODE_ROTATE_180) |
292889e1 VS |
9600 | cntl |= CURSOR_ROTATE_180; |
9601 | ||
9602 | return cntl; | |
9603 | } | |
9604 | ||
659056f2 | 9605 | static bool i9xx_cursor_size_ok(const struct intel_plane_state *plane_state) |
65a21cd6 | 9606 | { |
024faac7 VS |
9607 | struct drm_i915_private *dev_priv = |
9608 | to_i915(plane_state->base.plane->dev); | |
659056f2 VS |
9609 | int width = plane_state->base.crtc_w; |
9610 | int height = plane_state->base.crtc_h; | |
4b0e333e | 9611 | |
3637ecf0 | 9612 | if (!intel_cursor_size_ok(plane_state)) |
659056f2 | 9613 | return false; |
4398ad45 | 9614 | |
024faac7 VS |
9615 | /* Cursor width is limited to a few power-of-two sizes */ |
9616 | switch (width) { | |
659056f2 VS |
9617 | case 256: |
9618 | case 128: | |
659056f2 VS |
9619 | case 64: |
9620 | break; | |
9621 | default: | |
9622 | return false; | |
65a21cd6 | 9623 | } |
4b0e333e | 9624 | |
024faac7 VS |
9625 | /* |
9626 | * IVB+ have CUR_FBC_CTL which allows an arbitrary cursor | |
9627 | * height from 8 lines up to the cursor width, when the | |
9628 | * cursor is not rotated. Everything else requires square | |
9629 | * cursors. | |
9630 | */ | |
9631 | if (HAS_CUR_FBC(dev_priv) && | |
a82256bc | 9632 | plane_state->base.rotation & DRM_MODE_ROTATE_0) { |
024faac7 VS |
9633 | if (height < 8 || height > width) |
9634 | return false; | |
9635 | } else { | |
9636 | if (height != width) | |
9637 | return false; | |
9638 | } | |
99d1f387 | 9639 | |
659056f2 | 9640 | return true; |
65a21cd6 JB |
9641 | } |
9642 | ||
659056f2 VS |
9643 | static int i9xx_check_cursor(struct intel_plane *plane, |
9644 | struct intel_crtc_state *crtc_state, | |
9645 | struct intel_plane_state *plane_state) | |
cda4b7d3 | 9646 | { |
659056f2 VS |
9647 | struct drm_i915_private *dev_priv = to_i915(plane->base.dev); |
9648 | const struct drm_framebuffer *fb = plane_state->base.fb; | |
659056f2 | 9649 | enum pipe pipe = plane->pipe; |
659056f2 | 9650 | int ret; |
cda4b7d3 | 9651 | |
659056f2 VS |
9652 | ret = intel_check_cursor(crtc_state, plane_state); |
9653 | if (ret) | |
9654 | return ret; | |
cda4b7d3 | 9655 | |
659056f2 | 9656 | /* if we want to turn off the cursor ignore width and height */ |
1e1bb871 | 9657 | if (!fb) |
659056f2 | 9658 | return 0; |
55a08b3f | 9659 | |
659056f2 VS |
9660 | /* Check for which cursor types we support */ |
9661 | if (!i9xx_cursor_size_ok(plane_state)) { | |
9662 | DRM_DEBUG("Cursor dimension %dx%d not supported\n", | |
9663 | plane_state->base.crtc_w, | |
9664 | plane_state->base.crtc_h); | |
9665 | return -EINVAL; | |
cda4b7d3 | 9666 | } |
cda4b7d3 | 9667 | |
1e1bb871 VS |
9668 | if (fb->pitches[0] != plane_state->base.crtc_w * fb->format->cpp[0]) { |
9669 | DRM_DEBUG_KMS("Invalid cursor stride (%u) (cursor width %d)\n", | |
9670 | fb->pitches[0], plane_state->base.crtc_w); | |
9671 | return -EINVAL; | |
659056f2 | 9672 | } |
dd584fc0 | 9673 | |
659056f2 VS |
9674 | /* |
9675 | * There's something wrong with the cursor on CHV pipe C. | |
9676 | * If it straddles the left edge of the screen then | |
9677 | * moving it away from the edge or disabling it often | |
9678 | * results in a pipe underrun, and often that can lead to | |
9679 | * dead pipe (constant underrun reported, and it scans | |
9680 | * out just a solid color). To recover from that, the | |
9681 | * display power well must be turned off and on again. | |
9682 | * Refuse the put the cursor into that compromised position. | |
9683 | */ | |
9684 | if (IS_CHERRYVIEW(dev_priv) && pipe == PIPE_C && | |
9685 | plane_state->base.visible && plane_state->base.crtc_x < 0) { | |
9686 | DRM_DEBUG_KMS("CHV cursor C not allowed to straddle the left screen edge\n"); | |
9687 | return -EINVAL; | |
9688 | } | |
5efb3e28 | 9689 | |
659056f2 | 9690 | plane_state->ctl = i9xx_cursor_ctl(crtc_state, plane_state); |
dd584fc0 | 9691 | |
659056f2 | 9692 | return 0; |
cda4b7d3 CW |
9693 | } |
9694 | ||
b2d03b0d VS |
9695 | static void i9xx_update_cursor(struct intel_plane *plane, |
9696 | const struct intel_crtc_state *crtc_state, | |
55a08b3f | 9697 | const struct intel_plane_state *plane_state) |
dc41c154 | 9698 | { |
cd5dcbf1 VS |
9699 | struct drm_i915_private *dev_priv = to_i915(plane->base.dev); |
9700 | enum pipe pipe = plane->pipe; | |
024faac7 | 9701 | u32 cntl = 0, base = 0, pos = 0, fbc_ctl = 0; |
b2d03b0d | 9702 | unsigned long irqflags; |
dc41c154 | 9703 | |
b2d03b0d | 9704 | if (plane_state && plane_state->base.visible) { |
a0864d59 | 9705 | cntl = plane_state->ctl; |
dc41c154 | 9706 | |
024faac7 VS |
9707 | if (plane_state->base.crtc_h != plane_state->base.crtc_w) |
9708 | fbc_ctl = CUR_FBC_CTL_EN | (plane_state->base.crtc_h - 1); | |
dc41c154 | 9709 | |
b2d03b0d VS |
9710 | base = intel_cursor_base(plane_state); |
9711 | pos = intel_cursor_position(plane_state); | |
9712 | } | |
9713 | ||
9714 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); | |
9715 | ||
e11ffddb VS |
9716 | /* |
9717 | * On some platforms writing CURCNTR first will also | |
9718 | * cause CURPOS to be armed by the CURBASE write. | |
9719 | * Without the CURCNTR write the CURPOS write would | |
8753d2bc VS |
9720 | * arm itself. Thus we always start the full update |
9721 | * with a CURCNTR write. | |
9722 | * | |
9723 | * On other platforms CURPOS always requires the | |
9724 | * CURBASE write to arm the update. Additonally | |
9725 | * a write to any of the cursor register will cancel | |
9726 | * an already armed cursor update. Thus leaving out | |
9727 | * the CURBASE write after CURPOS could lead to a | |
9728 | * cursor that doesn't appear to move, or even change | |
9729 | * shape. Thus we always write CURBASE. | |
e11ffddb VS |
9730 | * |
9731 | * CURCNTR and CUR_FBC_CTL are always | |
9732 | * armed by the CURBASE write only. | |
9733 | */ | |
9734 | if (plane->cursor.base != base || | |
9735 | plane->cursor.size != fbc_ctl || | |
9736 | plane->cursor.cntl != cntl) { | |
dd584fc0 | 9737 | I915_WRITE_FW(CURCNTR(pipe), cntl); |
e11ffddb VS |
9738 | if (HAS_CUR_FBC(dev_priv)) |
9739 | I915_WRITE_FW(CUR_FBC_CTL(pipe), fbc_ctl); | |
b2d03b0d | 9740 | I915_WRITE_FW(CURPOS(pipe), pos); |
75343a44 VS |
9741 | I915_WRITE_FW(CURBASE(pipe), base); |
9742 | ||
e11ffddb VS |
9743 | plane->cursor.base = base; |
9744 | plane->cursor.size = fbc_ctl; | |
9745 | plane->cursor.cntl = cntl; | |
dc41c154 | 9746 | } else { |
e11ffddb | 9747 | I915_WRITE_FW(CURPOS(pipe), pos); |
8753d2bc | 9748 | I915_WRITE_FW(CURBASE(pipe), base); |
dc41c154 VS |
9749 | } |
9750 | ||
dd584fc0 | 9751 | POSTING_READ_FW(CURBASE(pipe)); |
99d1f387 | 9752 | |
b2d03b0d | 9753 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); |
65a21cd6 JB |
9754 | } |
9755 | ||
b2d03b0d VS |
9756 | static void i9xx_disable_cursor(struct intel_plane *plane, |
9757 | struct intel_crtc *crtc) | |
cda4b7d3 | 9758 | { |
b2d03b0d | 9759 | i9xx_update_cursor(plane, NULL, NULL); |
dc41c154 VS |
9760 | } |
9761 | ||
dc41c154 | 9762 | |
79e53945 | 9763 | /* VESA 640x480x72Hz mode to set on the pipe */ |
bacdcd55 | 9764 | static const struct drm_display_mode load_detect_mode = { |
79e53945 JB |
9765 | DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664, |
9766 | 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), | |
9767 | }; | |
9768 | ||
a8bb6818 | 9769 | struct drm_framebuffer * |
24dbf51a CW |
9770 | intel_framebuffer_create(struct drm_i915_gem_object *obj, |
9771 | struct drm_mode_fb_cmd2 *mode_cmd) | |
d2dff872 CW |
9772 | { |
9773 | struct intel_framebuffer *intel_fb; | |
9774 | int ret; | |
9775 | ||
9776 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); | |
dcb1394e | 9777 | if (!intel_fb) |
d2dff872 | 9778 | return ERR_PTR(-ENOMEM); |
d2dff872 | 9779 | |
24dbf51a | 9780 | ret = intel_framebuffer_init(intel_fb, obj, mode_cmd); |
dd4916c5 DV |
9781 | if (ret) |
9782 | goto err; | |
d2dff872 CW |
9783 | |
9784 | return &intel_fb->base; | |
dcb1394e | 9785 | |
dd4916c5 | 9786 | err: |
dd4916c5 | 9787 | kfree(intel_fb); |
dd4916c5 | 9788 | return ERR_PTR(ret); |
d2dff872 CW |
9789 | } |
9790 | ||
9791 | static u32 | |
9792 | intel_framebuffer_pitch_for_width(int width, int bpp) | |
9793 | { | |
9794 | u32 pitch = DIV_ROUND_UP(width * bpp, 8); | |
9795 | return ALIGN(pitch, 64); | |
9796 | } | |
9797 | ||
9798 | static u32 | |
bacdcd55 | 9799 | intel_framebuffer_size_for_mode(const struct drm_display_mode *mode, int bpp) |
d2dff872 CW |
9800 | { |
9801 | u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp); | |
1267a26b | 9802 | return PAGE_ALIGN(pitch * mode->vdisplay); |
d2dff872 CW |
9803 | } |
9804 | ||
9805 | static struct drm_framebuffer * | |
9806 | intel_framebuffer_create_for_mode(struct drm_device *dev, | |
bacdcd55 | 9807 | const struct drm_display_mode *mode, |
d2dff872 CW |
9808 | int depth, int bpp) |
9809 | { | |
dcb1394e | 9810 | struct drm_framebuffer *fb; |
d2dff872 | 9811 | struct drm_i915_gem_object *obj; |
0fed39bd | 9812 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; |
d2dff872 | 9813 | |
12d79d78 | 9814 | obj = i915_gem_object_create(to_i915(dev), |
d2dff872 | 9815 | intel_framebuffer_size_for_mode(mode, bpp)); |
fe3db79b CW |
9816 | if (IS_ERR(obj)) |
9817 | return ERR_CAST(obj); | |
d2dff872 CW |
9818 | |
9819 | mode_cmd.width = mode->hdisplay; | |
9820 | mode_cmd.height = mode->vdisplay; | |
308e5bcb JB |
9821 | mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width, |
9822 | bpp); | |
5ca0c34a | 9823 | mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth); |
d2dff872 | 9824 | |
24dbf51a | 9825 | fb = intel_framebuffer_create(obj, &mode_cmd); |
dcb1394e | 9826 | if (IS_ERR(fb)) |
f0cd5182 | 9827 | i915_gem_object_put(obj); |
dcb1394e LW |
9828 | |
9829 | return fb; | |
d2dff872 CW |
9830 | } |
9831 | ||
9832 | static struct drm_framebuffer * | |
9833 | mode_fits_in_fbdev(struct drm_device *dev, | |
bacdcd55 | 9834 | const struct drm_display_mode *mode) |
d2dff872 | 9835 | { |
0695726e | 9836 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
fac5e23e | 9837 | struct drm_i915_private *dev_priv = to_i915(dev); |
d2dff872 CW |
9838 | struct drm_i915_gem_object *obj; |
9839 | struct drm_framebuffer *fb; | |
9840 | ||
4c0e5528 | 9841 | if (!dev_priv->fbdev) |
d2dff872 CW |
9842 | return NULL; |
9843 | ||
4c0e5528 | 9844 | if (!dev_priv->fbdev->fb) |
d2dff872 CW |
9845 | return NULL; |
9846 | ||
4c0e5528 DV |
9847 | obj = dev_priv->fbdev->fb->obj; |
9848 | BUG_ON(!obj); | |
9849 | ||
8bcd4553 | 9850 | fb = &dev_priv->fbdev->fb->base; |
01f2c773 | 9851 | if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay, |
272725c7 | 9852 | fb->format->cpp[0] * 8)) |
d2dff872 CW |
9853 | return NULL; |
9854 | ||
01f2c773 | 9855 | if (obj->base.size < mode->vdisplay * fb->pitches[0]) |
d2dff872 CW |
9856 | return NULL; |
9857 | ||
edde3617 | 9858 | drm_framebuffer_reference(fb); |
d2dff872 | 9859 | return fb; |
4520f53a DV |
9860 | #else |
9861 | return NULL; | |
9862 | #endif | |
d2dff872 CW |
9863 | } |
9864 | ||
d3a40d1b ACO |
9865 | static int intel_modeset_setup_plane_state(struct drm_atomic_state *state, |
9866 | struct drm_crtc *crtc, | |
bacdcd55 | 9867 | const struct drm_display_mode *mode, |
d3a40d1b ACO |
9868 | struct drm_framebuffer *fb, |
9869 | int x, int y) | |
9870 | { | |
9871 | struct drm_plane_state *plane_state; | |
9872 | int hdisplay, vdisplay; | |
9873 | int ret; | |
9874 | ||
9875 | plane_state = drm_atomic_get_plane_state(state, crtc->primary); | |
9876 | if (IS_ERR(plane_state)) | |
9877 | return PTR_ERR(plane_state); | |
9878 | ||
9879 | if (mode) | |
196cd5d3 | 9880 | drm_mode_get_hv_timing(mode, &hdisplay, &vdisplay); |
d3a40d1b ACO |
9881 | else |
9882 | hdisplay = vdisplay = 0; | |
9883 | ||
9884 | ret = drm_atomic_set_crtc_for_plane(plane_state, fb ? crtc : NULL); | |
9885 | if (ret) | |
9886 | return ret; | |
9887 | drm_atomic_set_fb_for_plane(plane_state, fb); | |
9888 | plane_state->crtc_x = 0; | |
9889 | plane_state->crtc_y = 0; | |
9890 | plane_state->crtc_w = hdisplay; | |
9891 | plane_state->crtc_h = vdisplay; | |
9892 | plane_state->src_x = x << 16; | |
9893 | plane_state->src_y = y << 16; | |
9894 | plane_state->src_w = hdisplay << 16; | |
9895 | plane_state->src_h = vdisplay << 16; | |
9896 | ||
9897 | return 0; | |
9898 | } | |
9899 | ||
6c5ed5ae | 9900 | int intel_get_load_detect_pipe(struct drm_connector *connector, |
bacdcd55 | 9901 | const struct drm_display_mode *mode, |
6c5ed5ae ML |
9902 | struct intel_load_detect_pipe *old, |
9903 | struct drm_modeset_acquire_ctx *ctx) | |
79e53945 JB |
9904 | { |
9905 | struct intel_crtc *intel_crtc; | |
d2434ab7 DV |
9906 | struct intel_encoder *intel_encoder = |
9907 | intel_attached_encoder(connector); | |
79e53945 | 9908 | struct drm_crtc *possible_crtc; |
4ef69c7a | 9909 | struct drm_encoder *encoder = &intel_encoder->base; |
79e53945 JB |
9910 | struct drm_crtc *crtc = NULL; |
9911 | struct drm_device *dev = encoder->dev; | |
0f0f74bc | 9912 | struct drm_i915_private *dev_priv = to_i915(dev); |
94352cf9 | 9913 | struct drm_framebuffer *fb; |
51fd371b | 9914 | struct drm_mode_config *config = &dev->mode_config; |
edde3617 | 9915 | struct drm_atomic_state *state = NULL, *restore_state = NULL; |
944b0c76 | 9916 | struct drm_connector_state *connector_state; |
4be07317 | 9917 | struct intel_crtc_state *crtc_state; |
51fd371b | 9918 | int ret, i = -1; |
79e53945 | 9919 | |
d2dff872 | 9920 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
c23cc417 | 9921 | connector->base.id, connector->name, |
8e329a03 | 9922 | encoder->base.id, encoder->name); |
d2dff872 | 9923 | |
edde3617 ML |
9924 | old->restore_state = NULL; |
9925 | ||
6c5ed5ae | 9926 | WARN_ON(!drm_modeset_is_locked(&config->connection_mutex)); |
6e9f798d | 9927 | |
79e53945 JB |
9928 | /* |
9929 | * Algorithm gets a little messy: | |
7a5e4805 | 9930 | * |
79e53945 JB |
9931 | * - if the connector already has an assigned crtc, use it (but make |
9932 | * sure it's on first) | |
7a5e4805 | 9933 | * |
79e53945 JB |
9934 | * - try to find the first unused crtc that can drive this connector, |
9935 | * and use that if we find one | |
79e53945 JB |
9936 | */ |
9937 | ||
9938 | /* See if we already have a CRTC for this connector */ | |
edde3617 ML |
9939 | if (connector->state->crtc) { |
9940 | crtc = connector->state->crtc; | |
8261b191 | 9941 | |
51fd371b | 9942 | ret = drm_modeset_lock(&crtc->mutex, ctx); |
4d02e2de | 9943 | if (ret) |
ad3c558f | 9944 | goto fail; |
8261b191 CW |
9945 | |
9946 | /* Make sure the crtc and connector are running */ | |
edde3617 | 9947 | goto found; |
79e53945 JB |
9948 | } |
9949 | ||
9950 | /* Find an unused one (if possible) */ | |
70e1e0ec | 9951 | for_each_crtc(dev, possible_crtc) { |
79e53945 JB |
9952 | i++; |
9953 | if (!(encoder->possible_crtcs & (1 << i))) | |
9954 | continue; | |
edde3617 ML |
9955 | |
9956 | ret = drm_modeset_lock(&possible_crtc->mutex, ctx); | |
9957 | if (ret) | |
9958 | goto fail; | |
9959 | ||
9960 | if (possible_crtc->state->enable) { | |
9961 | drm_modeset_unlock(&possible_crtc->mutex); | |
a459249c | 9962 | continue; |
edde3617 | 9963 | } |
a459249c VS |
9964 | |
9965 | crtc = possible_crtc; | |
9966 | break; | |
79e53945 JB |
9967 | } |
9968 | ||
9969 | /* | |
9970 | * If we didn't find an unused CRTC, don't use any. | |
9971 | */ | |
9972 | if (!crtc) { | |
7173188d | 9973 | DRM_DEBUG_KMS("no pipe available for load-detect\n"); |
f4bf77b4 | 9974 | ret = -ENODEV; |
ad3c558f | 9975 | goto fail; |
79e53945 JB |
9976 | } |
9977 | ||
edde3617 ML |
9978 | found: |
9979 | intel_crtc = to_intel_crtc(crtc); | |
9980 | ||
4d02e2de DV |
9981 | ret = drm_modeset_lock(&crtc->primary->mutex, ctx); |
9982 | if (ret) | |
ad3c558f | 9983 | goto fail; |
79e53945 | 9984 | |
83a57153 | 9985 | state = drm_atomic_state_alloc(dev); |
edde3617 ML |
9986 | restore_state = drm_atomic_state_alloc(dev); |
9987 | if (!state || !restore_state) { | |
9988 | ret = -ENOMEM; | |
9989 | goto fail; | |
9990 | } | |
83a57153 ACO |
9991 | |
9992 | state->acquire_ctx = ctx; | |
edde3617 | 9993 | restore_state->acquire_ctx = ctx; |
83a57153 | 9994 | |
944b0c76 ACO |
9995 | connector_state = drm_atomic_get_connector_state(state, connector); |
9996 | if (IS_ERR(connector_state)) { | |
9997 | ret = PTR_ERR(connector_state); | |
9998 | goto fail; | |
9999 | } | |
10000 | ||
edde3617 ML |
10001 | ret = drm_atomic_set_crtc_for_connector(connector_state, crtc); |
10002 | if (ret) | |
10003 | goto fail; | |
944b0c76 | 10004 | |
4be07317 ACO |
10005 | crtc_state = intel_atomic_get_crtc_state(state, intel_crtc); |
10006 | if (IS_ERR(crtc_state)) { | |
10007 | ret = PTR_ERR(crtc_state); | |
10008 | goto fail; | |
10009 | } | |
10010 | ||
49d6fa21 | 10011 | crtc_state->base.active = crtc_state->base.enable = true; |
4be07317 | 10012 | |
6492711d CW |
10013 | if (!mode) |
10014 | mode = &load_detect_mode; | |
79e53945 | 10015 | |
d2dff872 CW |
10016 | /* We need a framebuffer large enough to accommodate all accesses |
10017 | * that the plane may generate whilst we perform load detection. | |
10018 | * We can not rely on the fbcon either being present (we get called | |
10019 | * during its initialisation to detect all boot displays, or it may | |
10020 | * not even exist) or that it is large enough to satisfy the | |
10021 | * requested mode. | |
10022 | */ | |
94352cf9 DV |
10023 | fb = mode_fits_in_fbdev(dev, mode); |
10024 | if (fb == NULL) { | |
d2dff872 | 10025 | DRM_DEBUG_KMS("creating tmp fb for load-detection\n"); |
94352cf9 | 10026 | fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32); |
d2dff872 CW |
10027 | } else |
10028 | DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n"); | |
94352cf9 | 10029 | if (IS_ERR(fb)) { |
d2dff872 | 10030 | DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n"); |
f4bf77b4 | 10031 | ret = PTR_ERR(fb); |
412b61d8 | 10032 | goto fail; |
79e53945 | 10033 | } |
79e53945 | 10034 | |
d3a40d1b ACO |
10035 | ret = intel_modeset_setup_plane_state(state, crtc, mode, fb, 0, 0); |
10036 | if (ret) | |
10037 | goto fail; | |
10038 | ||
edde3617 ML |
10039 | drm_framebuffer_unreference(fb); |
10040 | ||
10041 | ret = drm_atomic_set_mode_for_crtc(&crtc_state->base, mode); | |
10042 | if (ret) | |
10043 | goto fail; | |
10044 | ||
10045 | ret = PTR_ERR_OR_ZERO(drm_atomic_get_connector_state(restore_state, connector)); | |
10046 | if (!ret) | |
10047 | ret = PTR_ERR_OR_ZERO(drm_atomic_get_crtc_state(restore_state, crtc)); | |
10048 | if (!ret) | |
10049 | ret = PTR_ERR_OR_ZERO(drm_atomic_get_plane_state(restore_state, crtc->primary)); | |
10050 | if (ret) { | |
10051 | DRM_DEBUG_KMS("Failed to create a copy of old state to restore: %i\n", ret); | |
10052 | goto fail; | |
10053 | } | |
8c7b5ccb | 10054 | |
3ba86073 ML |
10055 | ret = drm_atomic_commit(state); |
10056 | if (ret) { | |
6492711d | 10057 | DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n"); |
412b61d8 | 10058 | goto fail; |
79e53945 | 10059 | } |
edde3617 ML |
10060 | |
10061 | old->restore_state = restore_state; | |
7abbd11f | 10062 | drm_atomic_state_put(state); |
7173188d | 10063 | |
79e53945 | 10064 | /* let the connector get through one full cycle before testing */ |
0f0f74bc | 10065 | intel_wait_for_vblank(dev_priv, intel_crtc->pipe); |
7173188d | 10066 | return true; |
412b61d8 | 10067 | |
ad3c558f | 10068 | fail: |
7fb71c8f CW |
10069 | if (state) { |
10070 | drm_atomic_state_put(state); | |
10071 | state = NULL; | |
10072 | } | |
10073 | if (restore_state) { | |
10074 | drm_atomic_state_put(restore_state); | |
10075 | restore_state = NULL; | |
10076 | } | |
83a57153 | 10077 | |
6c5ed5ae ML |
10078 | if (ret == -EDEADLK) |
10079 | return ret; | |
51fd371b | 10080 | |
412b61d8 | 10081 | return false; |
79e53945 JB |
10082 | } |
10083 | ||
d2434ab7 | 10084 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
49172fee ACO |
10085 | struct intel_load_detect_pipe *old, |
10086 | struct drm_modeset_acquire_ctx *ctx) | |
79e53945 | 10087 | { |
d2434ab7 DV |
10088 | struct intel_encoder *intel_encoder = |
10089 | intel_attached_encoder(connector); | |
4ef69c7a | 10090 | struct drm_encoder *encoder = &intel_encoder->base; |
edde3617 | 10091 | struct drm_atomic_state *state = old->restore_state; |
d3a40d1b | 10092 | int ret; |
79e53945 | 10093 | |
d2dff872 | 10094 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
c23cc417 | 10095 | connector->base.id, connector->name, |
8e329a03 | 10096 | encoder->base.id, encoder->name); |
d2dff872 | 10097 | |
edde3617 | 10098 | if (!state) |
0622a53c | 10099 | return; |
79e53945 | 10100 | |
581e49fe | 10101 | ret = drm_atomic_helper_commit_duplicated_state(state, ctx); |
0853695c | 10102 | if (ret) |
edde3617 | 10103 | DRM_DEBUG_KMS("Couldn't release load detect pipe: %i\n", ret); |
0853695c | 10104 | drm_atomic_state_put(state); |
79e53945 JB |
10105 | } |
10106 | ||
da4a1efa | 10107 | static int i9xx_pll_refclk(struct drm_device *dev, |
5cec258b | 10108 | const struct intel_crtc_state *pipe_config) |
da4a1efa | 10109 | { |
fac5e23e | 10110 | struct drm_i915_private *dev_priv = to_i915(dev); |
da4a1efa VS |
10111 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
10112 | ||
10113 | if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN) | |
e91e941b | 10114 | return dev_priv->vbt.lvds_ssc_freq; |
6e266956 | 10115 | else if (HAS_PCH_SPLIT(dev_priv)) |
da4a1efa | 10116 | return 120000; |
5db94019 | 10117 | else if (!IS_GEN2(dev_priv)) |
da4a1efa VS |
10118 | return 96000; |
10119 | else | |
10120 | return 48000; | |
10121 | } | |
10122 | ||
79e53945 | 10123 | /* Returns the clock of the currently programmed mode of the given pipe. */ |
f1f644dc | 10124 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
5cec258b | 10125 | struct intel_crtc_state *pipe_config) |
79e53945 | 10126 | { |
f1f644dc | 10127 | struct drm_device *dev = crtc->base.dev; |
fac5e23e | 10128 | struct drm_i915_private *dev_priv = to_i915(dev); |
f1f644dc | 10129 | int pipe = pipe_config->cpu_transcoder; |
293623f7 | 10130 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
79e53945 | 10131 | u32 fp; |
9e2c8475 | 10132 | struct dpll clock; |
dccbea3b | 10133 | int port_clock; |
da4a1efa | 10134 | int refclk = i9xx_pll_refclk(dev, pipe_config); |
79e53945 JB |
10135 | |
10136 | if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0) | |
293623f7 | 10137 | fp = pipe_config->dpll_hw_state.fp0; |
79e53945 | 10138 | else |
293623f7 | 10139 | fp = pipe_config->dpll_hw_state.fp1; |
79e53945 JB |
10140 | |
10141 | clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT; | |
9b1e14f4 | 10142 | if (IS_PINEVIEW(dev_priv)) { |
f2b115e6 AJ |
10143 | clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1; |
10144 | clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
2177832f SL |
10145 | } else { |
10146 | clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT; | |
10147 | clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
10148 | } | |
10149 | ||
5db94019 | 10150 | if (!IS_GEN2(dev_priv)) { |
9b1e14f4 | 10151 | if (IS_PINEVIEW(dev_priv)) |
f2b115e6 AJ |
10152 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >> |
10153 | DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW); | |
2177832f SL |
10154 | else |
10155 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >> | |
79e53945 JB |
10156 | DPLL_FPA01_P1_POST_DIV_SHIFT); |
10157 | ||
10158 | switch (dpll & DPLL_MODE_MASK) { | |
10159 | case DPLLB_MODE_DAC_SERIAL: | |
10160 | clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ? | |
10161 | 5 : 10; | |
10162 | break; | |
10163 | case DPLLB_MODE_LVDS: | |
10164 | clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ? | |
10165 | 7 : 14; | |
10166 | break; | |
10167 | default: | |
28c97730 | 10168 | DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed " |
79e53945 | 10169 | "mode\n", (int)(dpll & DPLL_MODE_MASK)); |
f1f644dc | 10170 | return; |
79e53945 JB |
10171 | } |
10172 | ||
9b1e14f4 | 10173 | if (IS_PINEVIEW(dev_priv)) |
dccbea3b | 10174 | port_clock = pnv_calc_dpll_params(refclk, &clock); |
ac58c3f0 | 10175 | else |
dccbea3b | 10176 | port_clock = i9xx_calc_dpll_params(refclk, &clock); |
79e53945 | 10177 | } else { |
50a0bc90 | 10178 | u32 lvds = IS_I830(dev_priv) ? 0 : I915_READ(LVDS); |
b1c560d1 | 10179 | bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN); |
79e53945 JB |
10180 | |
10181 | if (is_lvds) { | |
10182 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >> | |
10183 | DPLL_FPA01_P1_POST_DIV_SHIFT); | |
b1c560d1 VS |
10184 | |
10185 | if (lvds & LVDS_CLKB_POWER_UP) | |
10186 | clock.p2 = 7; | |
10187 | else | |
10188 | clock.p2 = 14; | |
79e53945 JB |
10189 | } else { |
10190 | if (dpll & PLL_P1_DIVIDE_BY_TWO) | |
10191 | clock.p1 = 2; | |
10192 | else { | |
10193 | clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >> | |
10194 | DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; | |
10195 | } | |
10196 | if (dpll & PLL_P2_DIVIDE_BY_4) | |
10197 | clock.p2 = 4; | |
10198 | else | |
10199 | clock.p2 = 2; | |
79e53945 | 10200 | } |
da4a1efa | 10201 | |
dccbea3b | 10202 | port_clock = i9xx_calc_dpll_params(refclk, &clock); |
79e53945 JB |
10203 | } |
10204 | ||
18442d08 VS |
10205 | /* |
10206 | * This value includes pixel_multiplier. We will use | |
241bfc38 | 10207 | * port_clock to compute adjusted_mode.crtc_clock in the |
18442d08 VS |
10208 | * encoder's get_config() function. |
10209 | */ | |
dccbea3b | 10210 | pipe_config->port_clock = port_clock; |
f1f644dc JB |
10211 | } |
10212 | ||
6878da05 VS |
10213 | int intel_dotclock_calculate(int link_freq, |
10214 | const struct intel_link_m_n *m_n) | |
f1f644dc | 10215 | { |
f1f644dc JB |
10216 | /* |
10217 | * The calculation for the data clock is: | |
1041a02f | 10218 | * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp |
f1f644dc | 10219 | * But we want to avoid losing precison if possible, so: |
1041a02f | 10220 | * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp)) |
f1f644dc JB |
10221 | * |
10222 | * and the link clock is simpler: | |
1041a02f | 10223 | * link_clock = (m * link_clock) / n |
f1f644dc JB |
10224 | */ |
10225 | ||
6878da05 VS |
10226 | if (!m_n->link_n) |
10227 | return 0; | |
f1f644dc | 10228 | |
3123698f | 10229 | return div_u64(mul_u32_u32(m_n->link_m, link_freq), m_n->link_n); |
6878da05 | 10230 | } |
f1f644dc | 10231 | |
18442d08 | 10232 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
5cec258b | 10233 | struct intel_crtc_state *pipe_config) |
6878da05 | 10234 | { |
e3b247da | 10235 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
79e53945 | 10236 | |
18442d08 VS |
10237 | /* read out port_clock from the DPLL */ |
10238 | i9xx_crtc_clock_get(crtc, pipe_config); | |
f1f644dc | 10239 | |
f1f644dc | 10240 | /* |
e3b247da VS |
10241 | * In case there is an active pipe without active ports, |
10242 | * we may need some idea for the dotclock anyway. | |
10243 | * Calculate one based on the FDI configuration. | |
79e53945 | 10244 | */ |
2d112de7 | 10245 | pipe_config->base.adjusted_mode.crtc_clock = |
21a727b3 | 10246 | intel_dotclock_calculate(intel_fdi_link_freq(dev_priv, pipe_config), |
18442d08 | 10247 | &pipe_config->fdi_m_n); |
79e53945 JB |
10248 | } |
10249 | ||
10250 | /** Returns the currently programmed mode of the given pipe. */ | |
10251 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
10252 | struct drm_crtc *crtc) | |
10253 | { | |
fac5e23e | 10254 | struct drm_i915_private *dev_priv = to_i915(dev); |
79e53945 | 10255 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 10256 | struct drm_display_mode *mode; |
3f36b937 | 10257 | struct intel_crtc_state *pipe_config; |
293623f7 | 10258 | enum pipe pipe = intel_crtc->pipe; |
79e53945 JB |
10259 | |
10260 | mode = kzalloc(sizeof(*mode), GFP_KERNEL); | |
10261 | if (!mode) | |
10262 | return NULL; | |
10263 | ||
3f36b937 TU |
10264 | pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL); |
10265 | if (!pipe_config) { | |
10266 | kfree(mode); | |
10267 | return NULL; | |
10268 | } | |
10269 | ||
f1f644dc JB |
10270 | /* |
10271 | * Construct a pipe_config sufficient for getting the clock info | |
10272 | * back out of crtc_clock_get. | |
10273 | * | |
10274 | * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need | |
10275 | * to use a real value here instead. | |
10276 | */ | |
3f36b937 TU |
10277 | pipe_config->cpu_transcoder = (enum transcoder) pipe; |
10278 | pipe_config->pixel_multiplier = 1; | |
10279 | pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(pipe)); | |
10280 | pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(pipe)); | |
10281 | pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(pipe)); | |
10282 | i9xx_crtc_clock_get(intel_crtc, pipe_config); | |
10283 | ||
d0d37254 VS |
10284 | pipe_config->base.adjusted_mode.crtc_clock = |
10285 | pipe_config->port_clock / pipe_config->pixel_multiplier; | |
e30a154b | 10286 | |
d0d37254 | 10287 | intel_get_pipe_timings(intel_crtc, pipe_config); |
79e53945 | 10288 | |
d0d37254 | 10289 | intel_mode_from_pipe_config(mode, pipe_config); |
79e53945 | 10290 | |
3f36b937 TU |
10291 | kfree(pipe_config); |
10292 | ||
79e53945 JB |
10293 | return mode; |
10294 | } | |
10295 | ||
10296 | static void intel_crtc_destroy(struct drm_crtc *crtc) | |
10297 | { | |
10298 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
10299 | ||
10300 | drm_crtc_cleanup(crtc); | |
10301 | kfree(intel_crtc); | |
10302 | } | |
10303 | ||
5a21b665 DV |
10304 | /** |
10305 | * intel_wm_need_update - Check whether watermarks need updating | |
10306 | * @plane: drm plane | |
10307 | * @state: new plane state | |
10308 | * | |
10309 | * Check current plane state versus the new one to determine whether | |
10310 | * watermarks need to be recalculated. | |
10311 | * | |
10312 | * Returns true or false. | |
10313 | */ | |
10314 | static bool intel_wm_need_update(struct drm_plane *plane, | |
10315 | struct drm_plane_state *state) | |
10316 | { | |
10317 | struct intel_plane_state *new = to_intel_plane_state(state); | |
10318 | struct intel_plane_state *cur = to_intel_plane_state(plane->state); | |
10319 | ||
10320 | /* Update watermarks on tiling or size changes. */ | |
936e71e3 | 10321 | if (new->base.visible != cur->base.visible) |
5a21b665 DV |
10322 | return true; |
10323 | ||
10324 | if (!cur->base.fb || !new->base.fb) | |
10325 | return false; | |
10326 | ||
bae781b2 | 10327 | if (cur->base.fb->modifier != new->base.fb->modifier || |
5a21b665 | 10328 | cur->base.rotation != new->base.rotation || |
936e71e3 VS |
10329 | drm_rect_width(&new->base.src) != drm_rect_width(&cur->base.src) || |
10330 | drm_rect_height(&new->base.src) != drm_rect_height(&cur->base.src) || | |
10331 | drm_rect_width(&new->base.dst) != drm_rect_width(&cur->base.dst) || | |
10332 | drm_rect_height(&new->base.dst) != drm_rect_height(&cur->base.dst)) | |
5a21b665 DV |
10333 | return true; |
10334 | ||
10335 | return false; | |
10336 | } | |
10337 | ||
b2b55502 | 10338 | static bool needs_scaling(const struct intel_plane_state *state) |
5a21b665 | 10339 | { |
936e71e3 VS |
10340 | int src_w = drm_rect_width(&state->base.src) >> 16; |
10341 | int src_h = drm_rect_height(&state->base.src) >> 16; | |
10342 | int dst_w = drm_rect_width(&state->base.dst); | |
10343 | int dst_h = drm_rect_height(&state->base.dst); | |
5a21b665 DV |
10344 | |
10345 | return (src_w != dst_w || src_h != dst_h); | |
10346 | } | |
d21fbe87 | 10347 | |
b2b55502 VS |
10348 | int intel_plane_atomic_calc_changes(const struct intel_crtc_state *old_crtc_state, |
10349 | struct drm_crtc_state *crtc_state, | |
10350 | const struct intel_plane_state *old_plane_state, | |
da20eabd ML |
10351 | struct drm_plane_state *plane_state) |
10352 | { | |
ab1d3a0e | 10353 | struct intel_crtc_state *pipe_config = to_intel_crtc_state(crtc_state); |
da20eabd ML |
10354 | struct drm_crtc *crtc = crtc_state->crtc; |
10355 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
e9728bd8 | 10356 | struct intel_plane *plane = to_intel_plane(plane_state->plane); |
da20eabd | 10357 | struct drm_device *dev = crtc->dev; |
ed4a6a7c | 10358 | struct drm_i915_private *dev_priv = to_i915(dev); |
da20eabd | 10359 | bool mode_changed = needs_modeset(crtc_state); |
b2b55502 | 10360 | bool was_crtc_enabled = old_crtc_state->base.active; |
da20eabd | 10361 | bool is_crtc_enabled = crtc_state->active; |
da20eabd ML |
10362 | bool turn_off, turn_on, visible, was_visible; |
10363 | struct drm_framebuffer *fb = plane_state->fb; | |
78108b7c | 10364 | int ret; |
da20eabd | 10365 | |
e9728bd8 | 10366 | if (INTEL_GEN(dev_priv) >= 9 && plane->id != PLANE_CURSOR) { |
da20eabd ML |
10367 | ret = skl_update_scaler_plane( |
10368 | to_intel_crtc_state(crtc_state), | |
10369 | to_intel_plane_state(plane_state)); | |
10370 | if (ret) | |
10371 | return ret; | |
10372 | } | |
10373 | ||
936e71e3 | 10374 | was_visible = old_plane_state->base.visible; |
1d4258db | 10375 | visible = plane_state->visible; |
da20eabd ML |
10376 | |
10377 | if (!was_crtc_enabled && WARN_ON(was_visible)) | |
10378 | was_visible = false; | |
10379 | ||
35c08f43 ML |
10380 | /* |
10381 | * Visibility is calculated as if the crtc was on, but | |
10382 | * after scaler setup everything depends on it being off | |
10383 | * when the crtc isn't active. | |
f818ffea VS |
10384 | * |
10385 | * FIXME this is wrong for watermarks. Watermarks should also | |
10386 | * be computed as if the pipe would be active. Perhaps move | |
10387 | * per-plane wm computation to the .check_plane() hook, and | |
10388 | * only combine the results from all planes in the current place? | |
35c08f43 | 10389 | */ |
e9728bd8 | 10390 | if (!is_crtc_enabled) { |
1d4258db | 10391 | plane_state->visible = visible = false; |
e9728bd8 VS |
10392 | to_intel_crtc_state(crtc_state)->active_planes &= ~BIT(plane->id); |
10393 | } | |
da20eabd ML |
10394 | |
10395 | if (!was_visible && !visible) | |
10396 | return 0; | |
10397 | ||
e8861675 ML |
10398 | if (fb != old_plane_state->base.fb) |
10399 | pipe_config->fb_changed = true; | |
10400 | ||
da20eabd ML |
10401 | turn_off = was_visible && (!visible || mode_changed); |
10402 | turn_on = visible && (!was_visible || mode_changed); | |
10403 | ||
72660ce0 | 10404 | DRM_DEBUG_ATOMIC("[CRTC:%d:%s] has [PLANE:%d:%s] with fb %i\n", |
e9728bd8 VS |
10405 | intel_crtc->base.base.id, intel_crtc->base.name, |
10406 | plane->base.base.id, plane->base.name, | |
72660ce0 | 10407 | fb ? fb->base.id : -1); |
da20eabd | 10408 | |
72660ce0 | 10409 | DRM_DEBUG_ATOMIC("[PLANE:%d:%s] visible %i -> %i, off %i, on %i, ms %i\n", |
e9728bd8 | 10410 | plane->base.base.id, plane->base.name, |
72660ce0 | 10411 | was_visible, visible, |
da20eabd ML |
10412 | turn_off, turn_on, mode_changed); |
10413 | ||
caed361d | 10414 | if (turn_on) { |
04548cba | 10415 | if (INTEL_GEN(dev_priv) < 5 && !IS_G4X(dev_priv)) |
b4ede6df | 10416 | pipe_config->update_wm_pre = true; |
caed361d VS |
10417 | |
10418 | /* must disable cxsr around plane enable/disable */ | |
e9728bd8 | 10419 | if (plane->id != PLANE_CURSOR) |
caed361d VS |
10420 | pipe_config->disable_cxsr = true; |
10421 | } else if (turn_off) { | |
04548cba | 10422 | if (INTEL_GEN(dev_priv) < 5 && !IS_G4X(dev_priv)) |
b4ede6df | 10423 | pipe_config->update_wm_post = true; |
92826fcd | 10424 | |
852eb00d | 10425 | /* must disable cxsr around plane enable/disable */ |
e9728bd8 | 10426 | if (plane->id != PLANE_CURSOR) |
ab1d3a0e | 10427 | pipe_config->disable_cxsr = true; |
e9728bd8 | 10428 | } else if (intel_wm_need_update(&plane->base, plane_state)) { |
04548cba | 10429 | if (INTEL_GEN(dev_priv) < 5 && !IS_G4X(dev_priv)) { |
b4ede6df VS |
10430 | /* FIXME bollocks */ |
10431 | pipe_config->update_wm_pre = true; | |
10432 | pipe_config->update_wm_post = true; | |
10433 | } | |
852eb00d | 10434 | } |
da20eabd | 10435 | |
8be6ca85 | 10436 | if (visible || was_visible) |
e9728bd8 | 10437 | pipe_config->fb_bits |= plane->frontbuffer_bit; |
a9ff8714 | 10438 | |
31ae71fc ML |
10439 | /* |
10440 | * WaCxSRDisabledForSpriteScaling:ivb | |
10441 | * | |
10442 | * cstate->update_wm was already set above, so this flag will | |
10443 | * take effect when we commit and program watermarks. | |
10444 | */ | |
e9728bd8 | 10445 | if (plane->id == PLANE_SPRITE0 && IS_IVYBRIDGE(dev_priv) && |
31ae71fc ML |
10446 | needs_scaling(to_intel_plane_state(plane_state)) && |
10447 | !needs_scaling(old_plane_state)) | |
10448 | pipe_config->disable_lp_wm = true; | |
d21fbe87 | 10449 | |
da20eabd ML |
10450 | return 0; |
10451 | } | |
10452 | ||
6d3a1ce7 ML |
10453 | static bool encoders_cloneable(const struct intel_encoder *a, |
10454 | const struct intel_encoder *b) | |
10455 | { | |
10456 | /* masks could be asymmetric, so check both ways */ | |
10457 | return a == b || (a->cloneable & (1 << b->type) && | |
10458 | b->cloneable & (1 << a->type)); | |
10459 | } | |
10460 | ||
10461 | static bool check_single_encoder_cloning(struct drm_atomic_state *state, | |
10462 | struct intel_crtc *crtc, | |
10463 | struct intel_encoder *encoder) | |
10464 | { | |
10465 | struct intel_encoder *source_encoder; | |
10466 | struct drm_connector *connector; | |
10467 | struct drm_connector_state *connector_state; | |
10468 | int i; | |
10469 | ||
aa5e9b47 | 10470 | for_each_new_connector_in_state(state, connector, connector_state, i) { |
6d3a1ce7 ML |
10471 | if (connector_state->crtc != &crtc->base) |
10472 | continue; | |
10473 | ||
10474 | source_encoder = | |
10475 | to_intel_encoder(connector_state->best_encoder); | |
10476 | if (!encoders_cloneable(encoder, source_encoder)) | |
10477 | return false; | |
10478 | } | |
10479 | ||
10480 | return true; | |
10481 | } | |
10482 | ||
6d3a1ce7 ML |
10483 | static int intel_crtc_atomic_check(struct drm_crtc *crtc, |
10484 | struct drm_crtc_state *crtc_state) | |
10485 | { | |
cf5a15be | 10486 | struct drm_device *dev = crtc->dev; |
fac5e23e | 10487 | struct drm_i915_private *dev_priv = to_i915(dev); |
6d3a1ce7 | 10488 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
cf5a15be ML |
10489 | struct intel_crtc_state *pipe_config = |
10490 | to_intel_crtc_state(crtc_state); | |
6d3a1ce7 | 10491 | struct drm_atomic_state *state = crtc_state->state; |
4d20cd86 | 10492 | int ret; |
6d3a1ce7 ML |
10493 | bool mode_changed = needs_modeset(crtc_state); |
10494 | ||
852eb00d | 10495 | if (mode_changed && !crtc_state->active) |
caed361d | 10496 | pipe_config->update_wm_post = true; |
eddfcbcd | 10497 | |
ad421372 ML |
10498 | if (mode_changed && crtc_state->enable && |
10499 | dev_priv->display.crtc_compute_clock && | |
8106ddbd | 10500 | !WARN_ON(pipe_config->shared_dpll)) { |
ad421372 ML |
10501 | ret = dev_priv->display.crtc_compute_clock(intel_crtc, |
10502 | pipe_config); | |
10503 | if (ret) | |
10504 | return ret; | |
10505 | } | |
10506 | ||
82cf435b LL |
10507 | if (crtc_state->color_mgmt_changed) { |
10508 | ret = intel_color_check(crtc, crtc_state); | |
10509 | if (ret) | |
10510 | return ret; | |
e7852a4b LL |
10511 | |
10512 | /* | |
10513 | * Changing color management on Intel hardware is | |
10514 | * handled as part of planes update. | |
10515 | */ | |
10516 | crtc_state->planes_changed = true; | |
82cf435b LL |
10517 | } |
10518 | ||
e435d6e5 | 10519 | ret = 0; |
86c8bbbe | 10520 | if (dev_priv->display.compute_pipe_wm) { |
e3bddded | 10521 | ret = dev_priv->display.compute_pipe_wm(pipe_config); |
ed4a6a7c MR |
10522 | if (ret) { |
10523 | DRM_DEBUG_KMS("Target pipe watermarks are invalid\n"); | |
10524 | return ret; | |
10525 | } | |
10526 | } | |
10527 | ||
10528 | if (dev_priv->display.compute_intermediate_wm && | |
10529 | !to_intel_atomic_state(state)->skip_intermediate_wm) { | |
10530 | if (WARN_ON(!dev_priv->display.compute_pipe_wm)) | |
10531 | return 0; | |
10532 | ||
10533 | /* | |
10534 | * Calculate 'intermediate' watermarks that satisfy both the | |
10535 | * old state and the new state. We can program these | |
10536 | * immediately. | |
10537 | */ | |
6315b5d3 | 10538 | ret = dev_priv->display.compute_intermediate_wm(dev, |
ed4a6a7c MR |
10539 | intel_crtc, |
10540 | pipe_config); | |
10541 | if (ret) { | |
10542 | DRM_DEBUG_KMS("No valid intermediate pipe watermarks are possible\n"); | |
86c8bbbe | 10543 | return ret; |
ed4a6a7c | 10544 | } |
e3d5457c VS |
10545 | } else if (dev_priv->display.compute_intermediate_wm) { |
10546 | if (HAS_PCH_SPLIT(dev_priv) && INTEL_GEN(dev_priv) < 9) | |
10547 | pipe_config->wm.ilk.intermediate = pipe_config->wm.ilk.optimal; | |
86c8bbbe MR |
10548 | } |
10549 | ||
6315b5d3 | 10550 | if (INTEL_GEN(dev_priv) >= 9) { |
e435d6e5 ML |
10551 | if (mode_changed) |
10552 | ret = skl_update_scaler_crtc(pipe_config); | |
10553 | ||
73b0ca8e MK |
10554 | if (!ret) |
10555 | ret = skl_check_pipe_max_pixel_rate(intel_crtc, | |
10556 | pipe_config); | |
e435d6e5 | 10557 | if (!ret) |
6ebc6923 | 10558 | ret = intel_atomic_setup_scalers(dev_priv, intel_crtc, |
e435d6e5 ML |
10559 | pipe_config); |
10560 | } | |
10561 | ||
10562 | return ret; | |
6d3a1ce7 ML |
10563 | } |
10564 | ||
65b38e0d | 10565 | static const struct drm_crtc_helper_funcs intel_helper_funcs = { |
5a21b665 DV |
10566 | .atomic_begin = intel_begin_crtc_commit, |
10567 | .atomic_flush = intel_finish_crtc_commit, | |
6d3a1ce7 | 10568 | .atomic_check = intel_crtc_atomic_check, |
f6e5b160 CW |
10569 | }; |
10570 | ||
d29b2f9d ACO |
10571 | static void intel_modeset_update_connector_atomic_state(struct drm_device *dev) |
10572 | { | |
10573 | struct intel_connector *connector; | |
f9e905ca | 10574 | struct drm_connector_list_iter conn_iter; |
d29b2f9d | 10575 | |
f9e905ca DV |
10576 | drm_connector_list_iter_begin(dev, &conn_iter); |
10577 | for_each_intel_connector_iter(connector, &conn_iter) { | |
8863dc7f DV |
10578 | if (connector->base.state->crtc) |
10579 | drm_connector_unreference(&connector->base); | |
10580 | ||
d29b2f9d ACO |
10581 | if (connector->base.encoder) { |
10582 | connector->base.state->best_encoder = | |
10583 | connector->base.encoder; | |
10584 | connector->base.state->crtc = | |
10585 | connector->base.encoder->crtc; | |
8863dc7f DV |
10586 | |
10587 | drm_connector_reference(&connector->base); | |
d29b2f9d ACO |
10588 | } else { |
10589 | connector->base.state->best_encoder = NULL; | |
10590 | connector->base.state->crtc = NULL; | |
10591 | } | |
10592 | } | |
f9e905ca | 10593 | drm_connector_list_iter_end(&conn_iter); |
d29b2f9d ACO |
10594 | } |
10595 | ||
050f7aeb | 10596 | static void |
eba905b2 | 10597 | connected_sink_compute_bpp(struct intel_connector *connector, |
5cec258b | 10598 | struct intel_crtc_state *pipe_config) |
050f7aeb | 10599 | { |
6a2a5c5d | 10600 | const struct drm_display_info *info = &connector->base.display_info; |
050f7aeb DV |
10601 | int bpp = pipe_config->pipe_bpp; |
10602 | ||
10603 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n", | |
6a2a5c5d VS |
10604 | connector->base.base.id, |
10605 | connector->base.name); | |
050f7aeb DV |
10606 | |
10607 | /* Don't use an invalid EDID bpc value */ | |
6a2a5c5d | 10608 | if (info->bpc != 0 && info->bpc * 3 < bpp) { |
050f7aeb | 10609 | DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n", |
6a2a5c5d VS |
10610 | bpp, info->bpc * 3); |
10611 | pipe_config->pipe_bpp = info->bpc * 3; | |
050f7aeb DV |
10612 | } |
10613 | ||
196f954e | 10614 | /* Clamp bpp to 8 on screens without EDID 1.4 */ |
6a2a5c5d | 10615 | if (info->bpc == 0 && bpp > 24) { |
196f954e MK |
10616 | DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n", |
10617 | bpp); | |
10618 | pipe_config->pipe_bpp = 24; | |
050f7aeb DV |
10619 | } |
10620 | } | |
10621 | ||
4e53c2e0 | 10622 | static int |
050f7aeb | 10623 | compute_baseline_pipe_bpp(struct intel_crtc *crtc, |
5cec258b | 10624 | struct intel_crtc_state *pipe_config) |
4e53c2e0 | 10625 | { |
9beb5fea | 10626 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
1486017f | 10627 | struct drm_atomic_state *state; |
da3ced29 ACO |
10628 | struct drm_connector *connector; |
10629 | struct drm_connector_state *connector_state; | |
1486017f | 10630 | int bpp, i; |
4e53c2e0 | 10631 | |
9beb5fea TU |
10632 | if ((IS_G4X(dev_priv) || IS_VALLEYVIEW(dev_priv) || |
10633 | IS_CHERRYVIEW(dev_priv))) | |
4e53c2e0 | 10634 | bpp = 10*3; |
9beb5fea | 10635 | else if (INTEL_GEN(dev_priv) >= 5) |
d328c9d7 DV |
10636 | bpp = 12*3; |
10637 | else | |
10638 | bpp = 8*3; | |
10639 | ||
4e53c2e0 | 10640 | |
4e53c2e0 DV |
10641 | pipe_config->pipe_bpp = bpp; |
10642 | ||
1486017f ACO |
10643 | state = pipe_config->base.state; |
10644 | ||
4e53c2e0 | 10645 | /* Clamp display bpp to EDID value */ |
aa5e9b47 | 10646 | for_each_new_connector_in_state(state, connector, connector_state, i) { |
da3ced29 | 10647 | if (connector_state->crtc != &crtc->base) |
4e53c2e0 DV |
10648 | continue; |
10649 | ||
da3ced29 ACO |
10650 | connected_sink_compute_bpp(to_intel_connector(connector), |
10651 | pipe_config); | |
4e53c2e0 DV |
10652 | } |
10653 | ||
10654 | return bpp; | |
10655 | } | |
10656 | ||
644db711 DV |
10657 | static void intel_dump_crtc_timings(const struct drm_display_mode *mode) |
10658 | { | |
10659 | DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, " | |
10660 | "type: 0x%x flags: 0x%x\n", | |
1342830c | 10661 | mode->crtc_clock, |
644db711 DV |
10662 | mode->crtc_hdisplay, mode->crtc_hsync_start, |
10663 | mode->crtc_hsync_end, mode->crtc_htotal, | |
10664 | mode->crtc_vdisplay, mode->crtc_vsync_start, | |
10665 | mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags); | |
10666 | } | |
10667 | ||
f6982332 TU |
10668 | static inline void |
10669 | intel_dump_m_n_config(struct intel_crtc_state *pipe_config, char *id, | |
a4309657 | 10670 | unsigned int lane_count, struct intel_link_m_n *m_n) |
f6982332 | 10671 | { |
a4309657 TU |
10672 | DRM_DEBUG_KMS("%s: lanes: %i; gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", |
10673 | id, lane_count, | |
f6982332 TU |
10674 | m_n->gmch_m, m_n->gmch_n, |
10675 | m_n->link_m, m_n->link_n, m_n->tu); | |
10676 | } | |
10677 | ||
c0b03411 | 10678 | static void intel_dump_pipe_config(struct intel_crtc *crtc, |
5cec258b | 10679 | struct intel_crtc_state *pipe_config, |
c0b03411 DV |
10680 | const char *context) |
10681 | { | |
6a60cd87 | 10682 | struct drm_device *dev = crtc->base.dev; |
4f8036a2 | 10683 | struct drm_i915_private *dev_priv = to_i915(dev); |
6a60cd87 CK |
10684 | struct drm_plane *plane; |
10685 | struct intel_plane *intel_plane; | |
10686 | struct intel_plane_state *state; | |
10687 | struct drm_framebuffer *fb; | |
10688 | ||
66766e4f TU |
10689 | DRM_DEBUG_KMS("[CRTC:%d:%s]%s\n", |
10690 | crtc->base.base.id, crtc->base.name, context); | |
c0b03411 | 10691 | |
2c89429e TU |
10692 | DRM_DEBUG_KMS("cpu_transcoder: %s, pipe bpp: %i, dithering: %i\n", |
10693 | transcoder_name(pipe_config->cpu_transcoder), | |
c0b03411 | 10694 | pipe_config->pipe_bpp, pipe_config->dither); |
a4309657 TU |
10695 | |
10696 | if (pipe_config->has_pch_encoder) | |
10697 | intel_dump_m_n_config(pipe_config, "fdi", | |
10698 | pipe_config->fdi_lanes, | |
10699 | &pipe_config->fdi_m_n); | |
f6982332 | 10700 | |
b22ca995 SS |
10701 | if (pipe_config->ycbcr420) |
10702 | DRM_DEBUG_KMS("YCbCr 4:2:0 output enabled\n"); | |
10703 | ||
f6982332 | 10704 | if (intel_crtc_has_dp_encoder(pipe_config)) { |
a4309657 TU |
10705 | intel_dump_m_n_config(pipe_config, "dp m_n", |
10706 | pipe_config->lane_count, &pipe_config->dp_m_n); | |
d806e682 TU |
10707 | if (pipe_config->has_drrs) |
10708 | intel_dump_m_n_config(pipe_config, "dp m2_n2", | |
10709 | pipe_config->lane_count, | |
10710 | &pipe_config->dp_m2_n2); | |
f6982332 | 10711 | } |
b95af8be | 10712 | |
55072d19 | 10713 | DRM_DEBUG_KMS("audio: %i, infoframes: %i\n", |
2c89429e | 10714 | pipe_config->has_audio, pipe_config->has_infoframe); |
55072d19 | 10715 | |
c0b03411 | 10716 | DRM_DEBUG_KMS("requested mode:\n"); |
2d112de7 | 10717 | drm_mode_debug_printmodeline(&pipe_config->base.mode); |
c0b03411 | 10718 | DRM_DEBUG_KMS("adjusted mode:\n"); |
2d112de7 ACO |
10719 | drm_mode_debug_printmodeline(&pipe_config->base.adjusted_mode); |
10720 | intel_dump_crtc_timings(&pipe_config->base.adjusted_mode); | |
a7d1b3f4 | 10721 | DRM_DEBUG_KMS("port clock: %d, pipe src size: %dx%d, pixel rate %d\n", |
2c89429e | 10722 | pipe_config->port_clock, |
a7d1b3f4 VS |
10723 | pipe_config->pipe_src_w, pipe_config->pipe_src_h, |
10724 | pipe_config->pixel_rate); | |
dd2f616d TU |
10725 | |
10726 | if (INTEL_GEN(dev_priv) >= 9) | |
10727 | DRM_DEBUG_KMS("num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n", | |
10728 | crtc->num_scalers, | |
10729 | pipe_config->scaler_state.scaler_users, | |
10730 | pipe_config->scaler_state.scaler_id); | |
a74f8375 TU |
10731 | |
10732 | if (HAS_GMCH_DISPLAY(dev_priv)) | |
10733 | DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n", | |
10734 | pipe_config->gmch_pfit.control, | |
10735 | pipe_config->gmch_pfit.pgm_ratios, | |
10736 | pipe_config->gmch_pfit.lvds_border_bits); | |
10737 | else | |
10738 | DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n", | |
10739 | pipe_config->pch_pfit.pos, | |
10740 | pipe_config->pch_pfit.size, | |
08c4d7fc | 10741 | enableddisabled(pipe_config->pch_pfit.enabled)); |
a74f8375 | 10742 | |
2c89429e TU |
10743 | DRM_DEBUG_KMS("ips: %i, double wide: %i\n", |
10744 | pipe_config->ips_enabled, pipe_config->double_wide); | |
6a60cd87 | 10745 | |
f50b79f0 | 10746 | intel_dpll_dump_hw_state(dev_priv, &pipe_config->dpll_hw_state); |
415ff0f6 | 10747 | |
6a60cd87 CK |
10748 | DRM_DEBUG_KMS("planes on this crtc\n"); |
10749 | list_for_each_entry(plane, &dev->mode_config.plane_list, head) { | |
b3c11ac2 | 10750 | struct drm_format_name_buf format_name; |
6a60cd87 CK |
10751 | intel_plane = to_intel_plane(plane); |
10752 | if (intel_plane->pipe != crtc->pipe) | |
10753 | continue; | |
10754 | ||
10755 | state = to_intel_plane_state(plane->state); | |
10756 | fb = state->base.fb; | |
10757 | if (!fb) { | |
1d577e02 VS |
10758 | DRM_DEBUG_KMS("[PLANE:%d:%s] disabled, scaler_id = %d\n", |
10759 | plane->base.id, plane->name, state->scaler_id); | |
6a60cd87 CK |
10760 | continue; |
10761 | } | |
10762 | ||
dd2f616d TU |
10763 | DRM_DEBUG_KMS("[PLANE:%d:%s] FB:%d, fb = %ux%u format = %s\n", |
10764 | plane->base.id, plane->name, | |
b3c11ac2 | 10765 | fb->base.id, fb->width, fb->height, |
438b74a5 | 10766 | drm_get_format_name(fb->format->format, &format_name)); |
dd2f616d TU |
10767 | if (INTEL_GEN(dev_priv) >= 9) |
10768 | DRM_DEBUG_KMS("\tscaler:%d src %dx%d+%d+%d dst %dx%d+%d+%d\n", | |
10769 | state->scaler_id, | |
10770 | state->base.src.x1 >> 16, | |
10771 | state->base.src.y1 >> 16, | |
10772 | drm_rect_width(&state->base.src) >> 16, | |
10773 | drm_rect_height(&state->base.src) >> 16, | |
10774 | state->base.dst.x1, state->base.dst.y1, | |
10775 | drm_rect_width(&state->base.dst), | |
10776 | drm_rect_height(&state->base.dst)); | |
6a60cd87 | 10777 | } |
c0b03411 DV |
10778 | } |
10779 | ||
5448a00d | 10780 | static bool check_digital_port_conflicts(struct drm_atomic_state *state) |
00f0b378 | 10781 | { |
5448a00d | 10782 | struct drm_device *dev = state->dev; |
da3ced29 | 10783 | struct drm_connector *connector; |
2fd96b41 | 10784 | struct drm_connector_list_iter conn_iter; |
00f0b378 | 10785 | unsigned int used_ports = 0; |
477321e0 | 10786 | unsigned int used_mst_ports = 0; |
00f0b378 VS |
10787 | |
10788 | /* | |
10789 | * Walk the connector list instead of the encoder | |
10790 | * list to detect the problem on ddi platforms | |
10791 | * where there's just one encoder per digital port. | |
10792 | */ | |
2fd96b41 GP |
10793 | drm_connector_list_iter_begin(dev, &conn_iter); |
10794 | drm_for_each_connector_iter(connector, &conn_iter) { | |
0bff4858 VS |
10795 | struct drm_connector_state *connector_state; |
10796 | struct intel_encoder *encoder; | |
10797 | ||
10798 | connector_state = drm_atomic_get_existing_connector_state(state, connector); | |
10799 | if (!connector_state) | |
10800 | connector_state = connector->state; | |
10801 | ||
5448a00d | 10802 | if (!connector_state->best_encoder) |
00f0b378 VS |
10803 | continue; |
10804 | ||
5448a00d ACO |
10805 | encoder = to_intel_encoder(connector_state->best_encoder); |
10806 | ||
10807 | WARN_ON(!connector_state->crtc); | |
00f0b378 VS |
10808 | |
10809 | switch (encoder->type) { | |
10810 | unsigned int port_mask; | |
10811 | case INTEL_OUTPUT_UNKNOWN: | |
4f8036a2 | 10812 | if (WARN_ON(!HAS_DDI(to_i915(dev)))) |
00f0b378 | 10813 | break; |
cca0502b | 10814 | case INTEL_OUTPUT_DP: |
00f0b378 VS |
10815 | case INTEL_OUTPUT_HDMI: |
10816 | case INTEL_OUTPUT_EDP: | |
10817 | port_mask = 1 << enc_to_dig_port(&encoder->base)->port; | |
10818 | ||
10819 | /* the same port mustn't appear more than once */ | |
10820 | if (used_ports & port_mask) | |
10821 | return false; | |
10822 | ||
10823 | used_ports |= port_mask; | |
477321e0 VS |
10824 | break; |
10825 | case INTEL_OUTPUT_DP_MST: | |
10826 | used_mst_ports |= | |
10827 | 1 << enc_to_mst(&encoder->base)->primary->port; | |
10828 | break; | |
00f0b378 VS |
10829 | default: |
10830 | break; | |
10831 | } | |
10832 | } | |
2fd96b41 | 10833 | drm_connector_list_iter_end(&conn_iter); |
00f0b378 | 10834 | |
477321e0 VS |
10835 | /* can't mix MST and SST/HDMI on the same port */ |
10836 | if (used_ports & used_mst_ports) | |
10837 | return false; | |
10838 | ||
00f0b378 VS |
10839 | return true; |
10840 | } | |
10841 | ||
83a57153 ACO |
10842 | static void |
10843 | clear_intel_crtc_state(struct intel_crtc_state *crtc_state) | |
10844 | { | |
ff32c54e VS |
10845 | struct drm_i915_private *dev_priv = |
10846 | to_i915(crtc_state->base.crtc->dev); | |
663a3640 | 10847 | struct intel_crtc_scaler_state scaler_state; |
4978cc93 | 10848 | struct intel_dpll_hw_state dpll_hw_state; |
8106ddbd | 10849 | struct intel_shared_dpll *shared_dpll; |
ff32c54e | 10850 | struct intel_crtc_wm_state wm_state; |
6e644626 | 10851 | bool force_thru, ips_force_disable; |
83a57153 | 10852 | |
7546a384 ACO |
10853 | /* FIXME: before the switch to atomic started, a new pipe_config was |
10854 | * kzalloc'd. Code that depends on any field being zero should be | |
10855 | * fixed, so that the crtc_state can be safely duplicated. For now, | |
10856 | * only fields that are know to not cause problems are preserved. */ | |
10857 | ||
663a3640 | 10858 | scaler_state = crtc_state->scaler_state; |
4978cc93 ACO |
10859 | shared_dpll = crtc_state->shared_dpll; |
10860 | dpll_hw_state = crtc_state->dpll_hw_state; | |
c4e2d043 | 10861 | force_thru = crtc_state->pch_pfit.force_thru; |
6e644626 | 10862 | ips_force_disable = crtc_state->ips_force_disable; |
04548cba VS |
10863 | if (IS_G4X(dev_priv) || |
10864 | IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
ff32c54e | 10865 | wm_state = crtc_state->wm; |
4978cc93 | 10866 | |
d2fa80a5 CW |
10867 | /* Keep base drm_crtc_state intact, only clear our extended struct */ |
10868 | BUILD_BUG_ON(offsetof(struct intel_crtc_state, base)); | |
10869 | memset(&crtc_state->base + 1, 0, | |
10870 | sizeof(*crtc_state) - sizeof(crtc_state->base)); | |
4978cc93 | 10871 | |
663a3640 | 10872 | crtc_state->scaler_state = scaler_state; |
4978cc93 ACO |
10873 | crtc_state->shared_dpll = shared_dpll; |
10874 | crtc_state->dpll_hw_state = dpll_hw_state; | |
c4e2d043 | 10875 | crtc_state->pch_pfit.force_thru = force_thru; |
6e644626 | 10876 | crtc_state->ips_force_disable = ips_force_disable; |
04548cba VS |
10877 | if (IS_G4X(dev_priv) || |
10878 | IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
ff32c54e | 10879 | crtc_state->wm = wm_state; |
83a57153 ACO |
10880 | } |
10881 | ||
548ee15b | 10882 | static int |
b8cecdf5 | 10883 | intel_modeset_pipe_config(struct drm_crtc *crtc, |
b359283a | 10884 | struct intel_crtc_state *pipe_config) |
ee7b9f93 | 10885 | { |
b359283a | 10886 | struct drm_atomic_state *state = pipe_config->base.state; |
7758a113 | 10887 | struct intel_encoder *encoder; |
da3ced29 | 10888 | struct drm_connector *connector; |
0b901879 | 10889 | struct drm_connector_state *connector_state; |
d328c9d7 | 10890 | int base_bpp, ret = -EINVAL; |
0b901879 | 10891 | int i; |
e29c22c0 | 10892 | bool retry = true; |
ee7b9f93 | 10893 | |
83a57153 | 10894 | clear_intel_crtc_state(pipe_config); |
7758a113 | 10895 | |
e143a21c DV |
10896 | pipe_config->cpu_transcoder = |
10897 | (enum transcoder) to_intel_crtc(crtc)->pipe; | |
b8cecdf5 | 10898 | |
2960bc9c ID |
10899 | /* |
10900 | * Sanitize sync polarity flags based on requested ones. If neither | |
10901 | * positive or negative polarity is requested, treat this as meaning | |
10902 | * negative polarity. | |
10903 | */ | |
2d112de7 | 10904 | if (!(pipe_config->base.adjusted_mode.flags & |
2960bc9c | 10905 | (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC))) |
2d112de7 | 10906 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC; |
2960bc9c | 10907 | |
2d112de7 | 10908 | if (!(pipe_config->base.adjusted_mode.flags & |
2960bc9c | 10909 | (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC))) |
2d112de7 | 10910 | pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC; |
2960bc9c | 10911 | |
d328c9d7 DV |
10912 | base_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc), |
10913 | pipe_config); | |
10914 | if (base_bpp < 0) | |
4e53c2e0 DV |
10915 | goto fail; |
10916 | ||
e41a56be VS |
10917 | /* |
10918 | * Determine the real pipe dimensions. Note that stereo modes can | |
10919 | * increase the actual pipe size due to the frame doubling and | |
10920 | * insertion of additional space for blanks between the frame. This | |
10921 | * is stored in the crtc timings. We use the requested mode to do this | |
10922 | * computation to clearly distinguish it from the adjusted mode, which | |
10923 | * can be changed by the connectors in the below retry loop. | |
10924 | */ | |
196cd5d3 | 10925 | drm_mode_get_hv_timing(&pipe_config->base.mode, |
ecb7e16b GP |
10926 | &pipe_config->pipe_src_w, |
10927 | &pipe_config->pipe_src_h); | |
e41a56be | 10928 | |
aa5e9b47 | 10929 | for_each_new_connector_in_state(state, connector, connector_state, i) { |
253c84c8 VS |
10930 | if (connector_state->crtc != crtc) |
10931 | continue; | |
10932 | ||
10933 | encoder = to_intel_encoder(connector_state->best_encoder); | |
10934 | ||
e25148d0 VS |
10935 | if (!check_single_encoder_cloning(state, to_intel_crtc(crtc), encoder)) { |
10936 | DRM_DEBUG_KMS("rejecting invalid cloning configuration\n"); | |
10937 | goto fail; | |
10938 | } | |
10939 | ||
253c84c8 VS |
10940 | /* |
10941 | * Determine output_types before calling the .compute_config() | |
10942 | * hooks so that the hooks can use this information safely. | |
10943 | */ | |
10944 | pipe_config->output_types |= 1 << encoder->type; | |
10945 | } | |
10946 | ||
e29c22c0 | 10947 | encoder_retry: |
ef1b460d | 10948 | /* Ensure the port clock defaults are reset when retrying. */ |
ff9a6750 | 10949 | pipe_config->port_clock = 0; |
ef1b460d | 10950 | pipe_config->pixel_multiplier = 1; |
ff9a6750 | 10951 | |
135c81b8 | 10952 | /* Fill in default crtc timings, allow encoders to overwrite them. */ |
2d112de7 ACO |
10953 | drm_mode_set_crtcinfo(&pipe_config->base.adjusted_mode, |
10954 | CRTC_STEREO_DOUBLE); | |
135c81b8 | 10955 | |
7758a113 DV |
10956 | /* Pass our mode to the connectors and the CRTC to give them a chance to |
10957 | * adjust it according to limitations or connector properties, and also | |
10958 | * a chance to reject the mode entirely. | |
47f1c6c9 | 10959 | */ |
aa5e9b47 | 10960 | for_each_new_connector_in_state(state, connector, connector_state, i) { |
0b901879 | 10961 | if (connector_state->crtc != crtc) |
7758a113 | 10962 | continue; |
7ae89233 | 10963 | |
0b901879 ACO |
10964 | encoder = to_intel_encoder(connector_state->best_encoder); |
10965 | ||
0a478c27 | 10966 | if (!(encoder->compute_config(encoder, pipe_config, connector_state))) { |
efea6e8e | 10967 | DRM_DEBUG_KMS("Encoder config failure\n"); |
7758a113 DV |
10968 | goto fail; |
10969 | } | |
ee7b9f93 | 10970 | } |
47f1c6c9 | 10971 | |
ff9a6750 DV |
10972 | /* Set default port clock if not overwritten by the encoder. Needs to be |
10973 | * done afterwards in case the encoder adjusts the mode. */ | |
10974 | if (!pipe_config->port_clock) | |
2d112de7 | 10975 | pipe_config->port_clock = pipe_config->base.adjusted_mode.crtc_clock |
241bfc38 | 10976 | * pipe_config->pixel_multiplier; |
ff9a6750 | 10977 | |
a43f6e0f | 10978 | ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config); |
e29c22c0 | 10979 | if (ret < 0) { |
7758a113 DV |
10980 | DRM_DEBUG_KMS("CRTC fixup failed\n"); |
10981 | goto fail; | |
ee7b9f93 | 10982 | } |
e29c22c0 DV |
10983 | |
10984 | if (ret == RETRY) { | |
10985 | if (WARN(!retry, "loop in pipe configuration computation\n")) { | |
10986 | ret = -EINVAL; | |
10987 | goto fail; | |
10988 | } | |
10989 | ||
10990 | DRM_DEBUG_KMS("CRTC bw constrained, retrying\n"); | |
10991 | retry = false; | |
10992 | goto encoder_retry; | |
10993 | } | |
10994 | ||
e8fa4270 | 10995 | /* Dithering seems to not pass-through bits correctly when it should, so |
611032bf MN |
10996 | * only enable it on 6bpc panels and when its not a compliance |
10997 | * test requesting 6bpc video pattern. | |
10998 | */ | |
10999 | pipe_config->dither = (pipe_config->pipe_bpp == 6*3) && | |
11000 | !pipe_config->dither_force_disable; | |
62f0ace5 | 11001 | DRM_DEBUG_KMS("hw max bpp: %i, pipe bpp: %i, dithering: %i\n", |
d328c9d7 | 11002 | base_bpp, pipe_config->pipe_bpp, pipe_config->dither); |
4e53c2e0 | 11003 | |
7758a113 | 11004 | fail: |
548ee15b | 11005 | return ret; |
ee7b9f93 | 11006 | } |
47f1c6c9 | 11007 | |
ea9d758d | 11008 | static void |
4740b0f2 | 11009 | intel_modeset_update_crtc_state(struct drm_atomic_state *state) |
ea9d758d | 11010 | { |
0a9ab303 | 11011 | struct drm_crtc *crtc; |
aa5e9b47 | 11012 | struct drm_crtc_state *new_crtc_state; |
8a75d157 | 11013 | int i; |
ea9d758d | 11014 | |
7668851f | 11015 | /* Double check state. */ |
aa5e9b47 ML |
11016 | for_each_new_crtc_in_state(state, crtc, new_crtc_state, i) { |
11017 | to_intel_crtc(crtc)->config = to_intel_crtc_state(new_crtc_state); | |
fc467a22 | 11018 | |
61067a5e ML |
11019 | /* |
11020 | * Update legacy state to satisfy fbc code. This can | |
11021 | * be removed when fbc uses the atomic state. | |
11022 | */ | |
11023 | if (drm_atomic_get_existing_plane_state(state, crtc->primary)) { | |
11024 | struct drm_plane_state *plane_state = crtc->primary->state; | |
11025 | ||
11026 | crtc->primary->fb = plane_state->fb; | |
11027 | crtc->x = plane_state->src_x >> 16; | |
11028 | crtc->y = plane_state->src_y >> 16; | |
11029 | } | |
ea9d758d | 11030 | } |
ea9d758d DV |
11031 | } |
11032 | ||
3bd26263 | 11033 | static bool intel_fuzzy_clock_check(int clock1, int clock2) |
f1f644dc | 11034 | { |
3bd26263 | 11035 | int diff; |
f1f644dc JB |
11036 | |
11037 | if (clock1 == clock2) | |
11038 | return true; | |
11039 | ||
11040 | if (!clock1 || !clock2) | |
11041 | return false; | |
11042 | ||
11043 | diff = abs(clock1 - clock2); | |
11044 | ||
11045 | if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105) | |
11046 | return true; | |
11047 | ||
11048 | return false; | |
11049 | } | |
11050 | ||
cfb23ed6 ML |
11051 | static bool |
11052 | intel_compare_m_n(unsigned int m, unsigned int n, | |
11053 | unsigned int m2, unsigned int n2, | |
11054 | bool exact) | |
11055 | { | |
11056 | if (m == m2 && n == n2) | |
11057 | return true; | |
11058 | ||
11059 | if (exact || !m || !n || !m2 || !n2) | |
11060 | return false; | |
11061 | ||
11062 | BUILD_BUG_ON(DATA_LINK_M_N_MASK > INT_MAX); | |
11063 | ||
31d10b57 ML |
11064 | if (n > n2) { |
11065 | while (n > n2) { | |
cfb23ed6 ML |
11066 | m2 <<= 1; |
11067 | n2 <<= 1; | |
11068 | } | |
31d10b57 ML |
11069 | } else if (n < n2) { |
11070 | while (n < n2) { | |
cfb23ed6 ML |
11071 | m <<= 1; |
11072 | n <<= 1; | |
11073 | } | |
11074 | } | |
11075 | ||
31d10b57 ML |
11076 | if (n != n2) |
11077 | return false; | |
11078 | ||
11079 | return intel_fuzzy_clock_check(m, m2); | |
cfb23ed6 ML |
11080 | } |
11081 | ||
11082 | static bool | |
11083 | intel_compare_link_m_n(const struct intel_link_m_n *m_n, | |
11084 | struct intel_link_m_n *m2_n2, | |
11085 | bool adjust) | |
11086 | { | |
11087 | if (m_n->tu == m2_n2->tu && | |
11088 | intel_compare_m_n(m_n->gmch_m, m_n->gmch_n, | |
11089 | m2_n2->gmch_m, m2_n2->gmch_n, !adjust) && | |
11090 | intel_compare_m_n(m_n->link_m, m_n->link_n, | |
11091 | m2_n2->link_m, m2_n2->link_n, !adjust)) { | |
11092 | if (adjust) | |
11093 | *m2_n2 = *m_n; | |
11094 | ||
11095 | return true; | |
11096 | } | |
11097 | ||
11098 | return false; | |
11099 | } | |
11100 | ||
4e8048f8 TU |
11101 | static void __printf(3, 4) |
11102 | pipe_config_err(bool adjust, const char *name, const char *format, ...) | |
11103 | { | |
11104 | char *level; | |
11105 | unsigned int category; | |
11106 | struct va_format vaf; | |
11107 | va_list args; | |
11108 | ||
11109 | if (adjust) { | |
11110 | level = KERN_DEBUG; | |
11111 | category = DRM_UT_KMS; | |
11112 | } else { | |
11113 | level = KERN_ERR; | |
11114 | category = DRM_UT_NONE; | |
11115 | } | |
11116 | ||
11117 | va_start(args, format); | |
11118 | vaf.fmt = format; | |
11119 | vaf.va = &args; | |
11120 | ||
11121 | drm_printk(level, category, "mismatch in %s %pV", name, &vaf); | |
11122 | ||
11123 | va_end(args); | |
11124 | } | |
11125 | ||
0e8ffe1b | 11126 | static bool |
6315b5d3 | 11127 | intel_pipe_config_compare(struct drm_i915_private *dev_priv, |
5cec258b | 11128 | struct intel_crtc_state *current_config, |
cfb23ed6 ML |
11129 | struct intel_crtc_state *pipe_config, |
11130 | bool adjust) | |
0e8ffe1b | 11131 | { |
cfb23ed6 ML |
11132 | bool ret = true; |
11133 | ||
66e985c0 DV |
11134 | #define PIPE_CONF_CHECK_X(name) \ |
11135 | if (current_config->name != pipe_config->name) { \ | |
4e8048f8 | 11136 | pipe_config_err(adjust, __stringify(name), \ |
66e985c0 DV |
11137 | "(expected 0x%08x, found 0x%08x)\n", \ |
11138 | current_config->name, \ | |
11139 | pipe_config->name); \ | |
cfb23ed6 | 11140 | ret = false; \ |
66e985c0 DV |
11141 | } |
11142 | ||
08a24034 DV |
11143 | #define PIPE_CONF_CHECK_I(name) \ |
11144 | if (current_config->name != pipe_config->name) { \ | |
4e8048f8 | 11145 | pipe_config_err(adjust, __stringify(name), \ |
08a24034 DV |
11146 | "(expected %i, found %i)\n", \ |
11147 | current_config->name, \ | |
11148 | pipe_config->name); \ | |
cfb23ed6 ML |
11149 | ret = false; \ |
11150 | } | |
11151 | ||
8106ddbd ACO |
11152 | #define PIPE_CONF_CHECK_P(name) \ |
11153 | if (current_config->name != pipe_config->name) { \ | |
4e8048f8 | 11154 | pipe_config_err(adjust, __stringify(name), \ |
8106ddbd ACO |
11155 | "(expected %p, found %p)\n", \ |
11156 | current_config->name, \ | |
11157 | pipe_config->name); \ | |
11158 | ret = false; \ | |
11159 | } | |
11160 | ||
cfb23ed6 ML |
11161 | #define PIPE_CONF_CHECK_M_N(name) \ |
11162 | if (!intel_compare_link_m_n(¤t_config->name, \ | |
11163 | &pipe_config->name,\ | |
11164 | adjust)) { \ | |
4e8048f8 | 11165 | pipe_config_err(adjust, __stringify(name), \ |
cfb23ed6 ML |
11166 | "(expected tu %i gmch %i/%i link %i/%i, " \ |
11167 | "found tu %i, gmch %i/%i link %i/%i)\n", \ | |
11168 | current_config->name.tu, \ | |
11169 | current_config->name.gmch_m, \ | |
11170 | current_config->name.gmch_n, \ | |
11171 | current_config->name.link_m, \ | |
11172 | current_config->name.link_n, \ | |
11173 | pipe_config->name.tu, \ | |
11174 | pipe_config->name.gmch_m, \ | |
11175 | pipe_config->name.gmch_n, \ | |
11176 | pipe_config->name.link_m, \ | |
11177 | pipe_config->name.link_n); \ | |
11178 | ret = false; \ | |
11179 | } | |
11180 | ||
55c561a7 DV |
11181 | /* This is required for BDW+ where there is only one set of registers for |
11182 | * switching between high and low RR. | |
11183 | * This macro can be used whenever a comparison has to be made between one | |
11184 | * hw state and multiple sw state variables. | |
11185 | */ | |
cfb23ed6 ML |
11186 | #define PIPE_CONF_CHECK_M_N_ALT(name, alt_name) \ |
11187 | if (!intel_compare_link_m_n(¤t_config->name, \ | |
11188 | &pipe_config->name, adjust) && \ | |
11189 | !intel_compare_link_m_n(¤t_config->alt_name, \ | |
11190 | &pipe_config->name, adjust)) { \ | |
4e8048f8 | 11191 | pipe_config_err(adjust, __stringify(name), \ |
cfb23ed6 ML |
11192 | "(expected tu %i gmch %i/%i link %i/%i, " \ |
11193 | "or tu %i gmch %i/%i link %i/%i, " \ | |
11194 | "found tu %i, gmch %i/%i link %i/%i)\n", \ | |
11195 | current_config->name.tu, \ | |
11196 | current_config->name.gmch_m, \ | |
11197 | current_config->name.gmch_n, \ | |
11198 | current_config->name.link_m, \ | |
11199 | current_config->name.link_n, \ | |
11200 | current_config->alt_name.tu, \ | |
11201 | current_config->alt_name.gmch_m, \ | |
11202 | current_config->alt_name.gmch_n, \ | |
11203 | current_config->alt_name.link_m, \ | |
11204 | current_config->alt_name.link_n, \ | |
11205 | pipe_config->name.tu, \ | |
11206 | pipe_config->name.gmch_m, \ | |
11207 | pipe_config->name.gmch_n, \ | |
11208 | pipe_config->name.link_m, \ | |
11209 | pipe_config->name.link_n); \ | |
11210 | ret = false; \ | |
88adfff1 DV |
11211 | } |
11212 | ||
1bd1bd80 DV |
11213 | #define PIPE_CONF_CHECK_FLAGS(name, mask) \ |
11214 | if ((current_config->name ^ pipe_config->name) & (mask)) { \ | |
4e8048f8 TU |
11215 | pipe_config_err(adjust, __stringify(name), \ |
11216 | "(%x) (expected %i, found %i)\n", \ | |
11217 | (mask), \ | |
1bd1bd80 DV |
11218 | current_config->name & (mask), \ |
11219 | pipe_config->name & (mask)); \ | |
cfb23ed6 | 11220 | ret = false; \ |
1bd1bd80 DV |
11221 | } |
11222 | ||
5e550656 VS |
11223 | #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \ |
11224 | if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \ | |
4e8048f8 | 11225 | pipe_config_err(adjust, __stringify(name), \ |
5e550656 VS |
11226 | "(expected %i, found %i)\n", \ |
11227 | current_config->name, \ | |
11228 | pipe_config->name); \ | |
cfb23ed6 | 11229 | ret = false; \ |
5e550656 VS |
11230 | } |
11231 | ||
bb760063 DV |
11232 | #define PIPE_CONF_QUIRK(quirk) \ |
11233 | ((current_config->quirks | pipe_config->quirks) & (quirk)) | |
11234 | ||
eccb140b DV |
11235 | PIPE_CONF_CHECK_I(cpu_transcoder); |
11236 | ||
08a24034 DV |
11237 | PIPE_CONF_CHECK_I(has_pch_encoder); |
11238 | PIPE_CONF_CHECK_I(fdi_lanes); | |
cfb23ed6 | 11239 | PIPE_CONF_CHECK_M_N(fdi_m_n); |
08a24034 | 11240 | |
90a6b7b0 | 11241 | PIPE_CONF_CHECK_I(lane_count); |
95a7a2ae | 11242 | PIPE_CONF_CHECK_X(lane_lat_optim_mask); |
b95af8be | 11243 | |
6315b5d3 | 11244 | if (INTEL_GEN(dev_priv) < 8) { |
cfb23ed6 ML |
11245 | PIPE_CONF_CHECK_M_N(dp_m_n); |
11246 | ||
cfb23ed6 ML |
11247 | if (current_config->has_drrs) |
11248 | PIPE_CONF_CHECK_M_N(dp_m2_n2); | |
11249 | } else | |
11250 | PIPE_CONF_CHECK_M_N_ALT(dp_m_n, dp_m2_n2); | |
eb14cb74 | 11251 | |
253c84c8 | 11252 | PIPE_CONF_CHECK_X(output_types); |
a65347ba | 11253 | |
2d112de7 ACO |
11254 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hdisplay); |
11255 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_htotal); | |
11256 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_start); | |
11257 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_end); | |
11258 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_start); | |
11259 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_end); | |
1bd1bd80 | 11260 | |
2d112de7 ACO |
11261 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vdisplay); |
11262 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vtotal); | |
11263 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_start); | |
11264 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_end); | |
11265 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_start); | |
11266 | PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_end); | |
1bd1bd80 | 11267 | |
c93f54cf | 11268 | PIPE_CONF_CHECK_I(pixel_multiplier); |
6897b4b5 | 11269 | PIPE_CONF_CHECK_I(has_hdmi_sink); |
772c2a51 | 11270 | if ((INTEL_GEN(dev_priv) < 8 && !IS_HASWELL(dev_priv)) || |
920a14b2 | 11271 | IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
b5a9fa09 | 11272 | PIPE_CONF_CHECK_I(limited_color_range); |
15953637 SS |
11273 | |
11274 | PIPE_CONF_CHECK_I(hdmi_scrambling); | |
11275 | PIPE_CONF_CHECK_I(hdmi_high_tmds_clock_ratio); | |
e43823ec | 11276 | PIPE_CONF_CHECK_I(has_infoframe); |
60436fd4 | 11277 | PIPE_CONF_CHECK_I(ycbcr420); |
6c49f241 | 11278 | |
9ed109a7 DV |
11279 | PIPE_CONF_CHECK_I(has_audio); |
11280 | ||
2d112de7 | 11281 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
1bd1bd80 DV |
11282 | DRM_MODE_FLAG_INTERLACE); |
11283 | ||
bb760063 | 11284 | if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) { |
2d112de7 | 11285 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 11286 | DRM_MODE_FLAG_PHSYNC); |
2d112de7 | 11287 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 11288 | DRM_MODE_FLAG_NHSYNC); |
2d112de7 | 11289 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 | 11290 | DRM_MODE_FLAG_PVSYNC); |
2d112de7 | 11291 | PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags, |
bb760063 DV |
11292 | DRM_MODE_FLAG_NVSYNC); |
11293 | } | |
045ac3b5 | 11294 | |
333b8ca8 | 11295 | PIPE_CONF_CHECK_X(gmch_pfit.control); |
e2ff2d4a | 11296 | /* pfit ratios are autocomputed by the hw on gen4+ */ |
6315b5d3 | 11297 | if (INTEL_GEN(dev_priv) < 4) |
7f7d8dd6 | 11298 | PIPE_CONF_CHECK_X(gmch_pfit.pgm_ratios); |
333b8ca8 | 11299 | PIPE_CONF_CHECK_X(gmch_pfit.lvds_border_bits); |
9953599b | 11300 | |
bfd16b2a ML |
11301 | if (!adjust) { |
11302 | PIPE_CONF_CHECK_I(pipe_src_w); | |
11303 | PIPE_CONF_CHECK_I(pipe_src_h); | |
11304 | ||
11305 | PIPE_CONF_CHECK_I(pch_pfit.enabled); | |
11306 | if (current_config->pch_pfit.enabled) { | |
11307 | PIPE_CONF_CHECK_X(pch_pfit.pos); | |
11308 | PIPE_CONF_CHECK_X(pch_pfit.size); | |
11309 | } | |
2fa2fe9a | 11310 | |
7aefe2b5 | 11311 | PIPE_CONF_CHECK_I(scaler_state.scaler_id); |
a7d1b3f4 | 11312 | PIPE_CONF_CHECK_CLOCK_FUZZY(pixel_rate); |
7aefe2b5 | 11313 | } |
a1b2278e | 11314 | |
e59150dc | 11315 | /* BDW+ don't expose a synchronous way to read the state */ |
772c2a51 | 11316 | if (IS_HASWELL(dev_priv)) |
e59150dc | 11317 | PIPE_CONF_CHECK_I(ips_enabled); |
42db64ef | 11318 | |
282740f7 VS |
11319 | PIPE_CONF_CHECK_I(double_wide); |
11320 | ||
8106ddbd | 11321 | PIPE_CONF_CHECK_P(shared_dpll); |
66e985c0 | 11322 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll); |
8bcc2795 | 11323 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md); |
66e985c0 DV |
11324 | PIPE_CONF_CHECK_X(dpll_hw_state.fp0); |
11325 | PIPE_CONF_CHECK_X(dpll_hw_state.fp1); | |
d452c5b6 | 11326 | PIPE_CONF_CHECK_X(dpll_hw_state.wrpll); |
00490c22 | 11327 | PIPE_CONF_CHECK_X(dpll_hw_state.spll); |
3f4cd19f DL |
11328 | PIPE_CONF_CHECK_X(dpll_hw_state.ctrl1); |
11329 | PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1); | |
11330 | PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2); | |
c0d43d62 | 11331 | |
47eacbab VS |
11332 | PIPE_CONF_CHECK_X(dsi_pll.ctrl); |
11333 | PIPE_CONF_CHECK_X(dsi_pll.div); | |
11334 | ||
9beb5fea | 11335 | if (IS_G4X(dev_priv) || INTEL_GEN(dev_priv) >= 5) |
42571aef VS |
11336 | PIPE_CONF_CHECK_I(pipe_bpp); |
11337 | ||
2d112de7 | 11338 | PIPE_CONF_CHECK_CLOCK_FUZZY(base.adjusted_mode.crtc_clock); |
a9a7e98a | 11339 | PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock); |
5e550656 | 11340 | |
66e985c0 | 11341 | #undef PIPE_CONF_CHECK_X |
08a24034 | 11342 | #undef PIPE_CONF_CHECK_I |
8106ddbd | 11343 | #undef PIPE_CONF_CHECK_P |
1bd1bd80 | 11344 | #undef PIPE_CONF_CHECK_FLAGS |
5e550656 | 11345 | #undef PIPE_CONF_CHECK_CLOCK_FUZZY |
bb760063 | 11346 | #undef PIPE_CONF_QUIRK |
88adfff1 | 11347 | |
cfb23ed6 | 11348 | return ret; |
0e8ffe1b DV |
11349 | } |
11350 | ||
e3b247da VS |
11351 | static void intel_pipe_config_sanity_check(struct drm_i915_private *dev_priv, |
11352 | const struct intel_crtc_state *pipe_config) | |
11353 | { | |
11354 | if (pipe_config->has_pch_encoder) { | |
21a727b3 | 11355 | int fdi_dotclock = intel_dotclock_calculate(intel_fdi_link_freq(dev_priv, pipe_config), |
e3b247da VS |
11356 | &pipe_config->fdi_m_n); |
11357 | int dotclock = pipe_config->base.adjusted_mode.crtc_clock; | |
11358 | ||
11359 | /* | |
11360 | * FDI already provided one idea for the dotclock. | |
11361 | * Yell if the encoder disagrees. | |
11362 | */ | |
11363 | WARN(!intel_fuzzy_clock_check(fdi_dotclock, dotclock), | |
11364 | "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n", | |
11365 | fdi_dotclock, dotclock); | |
11366 | } | |
11367 | } | |
11368 | ||
c0ead703 ML |
11369 | static void verify_wm_state(struct drm_crtc *crtc, |
11370 | struct drm_crtc_state *new_state) | |
08db6652 | 11371 | { |
6315b5d3 | 11372 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); |
08db6652 | 11373 | struct skl_ddb_allocation hw_ddb, *sw_ddb; |
3de8a14c | 11374 | struct skl_pipe_wm hw_wm, *sw_wm; |
11375 | struct skl_plane_wm *hw_plane_wm, *sw_plane_wm; | |
11376 | struct skl_ddb_entry *hw_ddb_entry, *sw_ddb_entry; | |
e7c84544 ML |
11377 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
11378 | const enum pipe pipe = intel_crtc->pipe; | |
3de8a14c | 11379 | int plane, level, max_level = ilk_wm_max_level(dev_priv); |
08db6652 | 11380 | |
6315b5d3 | 11381 | if (INTEL_GEN(dev_priv) < 9 || !new_state->active) |
08db6652 DL |
11382 | return; |
11383 | ||
3de8a14c | 11384 | skl_pipe_wm_get_hw_state(crtc, &hw_wm); |
03af79e0 | 11385 | sw_wm = &to_intel_crtc_state(new_state)->wm.skl.optimal; |
3de8a14c | 11386 | |
08db6652 DL |
11387 | skl_ddb_get_hw_state(dev_priv, &hw_ddb); |
11388 | sw_ddb = &dev_priv->wm.skl_hw.ddb; | |
11389 | ||
e7c84544 | 11390 | /* planes */ |
8b364b41 | 11391 | for_each_universal_plane(dev_priv, pipe, plane) { |
3de8a14c | 11392 | hw_plane_wm = &hw_wm.planes[plane]; |
11393 | sw_plane_wm = &sw_wm->planes[plane]; | |
08db6652 | 11394 | |
3de8a14c | 11395 | /* Watermarks */ |
11396 | for (level = 0; level <= max_level; level++) { | |
11397 | if (skl_wm_level_equals(&hw_plane_wm->wm[level], | |
11398 | &sw_plane_wm->wm[level])) | |
11399 | continue; | |
11400 | ||
11401 | DRM_ERROR("mismatch in WM pipe %c plane %d level %d (expected e=%d b=%u l=%u, got e=%d b=%u l=%u)\n", | |
11402 | pipe_name(pipe), plane + 1, level, | |
11403 | sw_plane_wm->wm[level].plane_en, | |
11404 | sw_plane_wm->wm[level].plane_res_b, | |
11405 | sw_plane_wm->wm[level].plane_res_l, | |
11406 | hw_plane_wm->wm[level].plane_en, | |
11407 | hw_plane_wm->wm[level].plane_res_b, | |
11408 | hw_plane_wm->wm[level].plane_res_l); | |
11409 | } | |
08db6652 | 11410 | |
3de8a14c | 11411 | if (!skl_wm_level_equals(&hw_plane_wm->trans_wm, |
11412 | &sw_plane_wm->trans_wm)) { | |
11413 | DRM_ERROR("mismatch in trans WM pipe %c plane %d (expected e=%d b=%u l=%u, got e=%d b=%u l=%u)\n", | |
11414 | pipe_name(pipe), plane + 1, | |
11415 | sw_plane_wm->trans_wm.plane_en, | |
11416 | sw_plane_wm->trans_wm.plane_res_b, | |
11417 | sw_plane_wm->trans_wm.plane_res_l, | |
11418 | hw_plane_wm->trans_wm.plane_en, | |
11419 | hw_plane_wm->trans_wm.plane_res_b, | |
11420 | hw_plane_wm->trans_wm.plane_res_l); | |
11421 | } | |
11422 | ||
11423 | /* DDB */ | |
11424 | hw_ddb_entry = &hw_ddb.plane[pipe][plane]; | |
11425 | sw_ddb_entry = &sw_ddb->plane[pipe][plane]; | |
11426 | ||
11427 | if (!skl_ddb_entry_equal(hw_ddb_entry, sw_ddb_entry)) { | |
faccd994 | 11428 | DRM_ERROR("mismatch in DDB state pipe %c plane %d (expected (%u,%u), found (%u,%u))\n", |
3de8a14c | 11429 | pipe_name(pipe), plane + 1, |
11430 | sw_ddb_entry->start, sw_ddb_entry->end, | |
11431 | hw_ddb_entry->start, hw_ddb_entry->end); | |
11432 | } | |
e7c84544 | 11433 | } |
08db6652 | 11434 | |
27082493 L |
11435 | /* |
11436 | * cursor | |
11437 | * If the cursor plane isn't active, we may not have updated it's ddb | |
11438 | * allocation. In that case since the ddb allocation will be updated | |
11439 | * once the plane becomes visible, we can skip this check | |
11440 | */ | |
cd5dcbf1 | 11441 | if (1) { |
3de8a14c | 11442 | hw_plane_wm = &hw_wm.planes[PLANE_CURSOR]; |
11443 | sw_plane_wm = &sw_wm->planes[PLANE_CURSOR]; | |
11444 | ||
11445 | /* Watermarks */ | |
11446 | for (level = 0; level <= max_level; level++) { | |
11447 | if (skl_wm_level_equals(&hw_plane_wm->wm[level], | |
11448 | &sw_plane_wm->wm[level])) | |
11449 | continue; | |
11450 | ||
11451 | DRM_ERROR("mismatch in WM pipe %c cursor level %d (expected e=%d b=%u l=%u, got e=%d b=%u l=%u)\n", | |
11452 | pipe_name(pipe), level, | |
11453 | sw_plane_wm->wm[level].plane_en, | |
11454 | sw_plane_wm->wm[level].plane_res_b, | |
11455 | sw_plane_wm->wm[level].plane_res_l, | |
11456 | hw_plane_wm->wm[level].plane_en, | |
11457 | hw_plane_wm->wm[level].plane_res_b, | |
11458 | hw_plane_wm->wm[level].plane_res_l); | |
11459 | } | |
11460 | ||
11461 | if (!skl_wm_level_equals(&hw_plane_wm->trans_wm, | |
11462 | &sw_plane_wm->trans_wm)) { | |
11463 | DRM_ERROR("mismatch in trans WM pipe %c cursor (expected e=%d b=%u l=%u, got e=%d b=%u l=%u)\n", | |
11464 | pipe_name(pipe), | |
11465 | sw_plane_wm->trans_wm.plane_en, | |
11466 | sw_plane_wm->trans_wm.plane_res_b, | |
11467 | sw_plane_wm->trans_wm.plane_res_l, | |
11468 | hw_plane_wm->trans_wm.plane_en, | |
11469 | hw_plane_wm->trans_wm.plane_res_b, | |
11470 | hw_plane_wm->trans_wm.plane_res_l); | |
11471 | } | |
11472 | ||
11473 | /* DDB */ | |
11474 | hw_ddb_entry = &hw_ddb.plane[pipe][PLANE_CURSOR]; | |
11475 | sw_ddb_entry = &sw_ddb->plane[pipe][PLANE_CURSOR]; | |
27082493 | 11476 | |
3de8a14c | 11477 | if (!skl_ddb_entry_equal(hw_ddb_entry, sw_ddb_entry)) { |
faccd994 | 11478 | DRM_ERROR("mismatch in DDB state pipe %c cursor (expected (%u,%u), found (%u,%u))\n", |
27082493 | 11479 | pipe_name(pipe), |
3de8a14c | 11480 | sw_ddb_entry->start, sw_ddb_entry->end, |
11481 | hw_ddb_entry->start, hw_ddb_entry->end); | |
27082493 | 11482 | } |
08db6652 DL |
11483 | } |
11484 | } | |
11485 | ||
91d1b4bd | 11486 | static void |
677100ce ML |
11487 | verify_connector_state(struct drm_device *dev, |
11488 | struct drm_atomic_state *state, | |
11489 | struct drm_crtc *crtc) | |
8af6cf88 | 11490 | { |
35dd3c64 | 11491 | struct drm_connector *connector; |
aa5e9b47 | 11492 | struct drm_connector_state *new_conn_state; |
677100ce | 11493 | int i; |
8af6cf88 | 11494 | |
aa5e9b47 | 11495 | for_each_new_connector_in_state(state, connector, new_conn_state, i) { |
35dd3c64 | 11496 | struct drm_encoder *encoder = connector->encoder; |
749d98b8 | 11497 | struct drm_crtc_state *crtc_state = NULL; |
ad3c558f | 11498 | |
aa5e9b47 | 11499 | if (new_conn_state->crtc != crtc) |
e7c84544 ML |
11500 | continue; |
11501 | ||
749d98b8 ML |
11502 | if (crtc) |
11503 | crtc_state = drm_atomic_get_new_crtc_state(state, new_conn_state->crtc); | |
11504 | ||
11505 | intel_connector_verify_state(crtc_state, new_conn_state); | |
8af6cf88 | 11506 | |
aa5e9b47 | 11507 | I915_STATE_WARN(new_conn_state->best_encoder != encoder, |
35dd3c64 | 11508 | "connector's atomic encoder doesn't match legacy encoder\n"); |
8af6cf88 | 11509 | } |
91d1b4bd DV |
11510 | } |
11511 | ||
11512 | static void | |
86b04268 | 11513 | verify_encoder_state(struct drm_device *dev, struct drm_atomic_state *state) |
91d1b4bd DV |
11514 | { |
11515 | struct intel_encoder *encoder; | |
86b04268 DV |
11516 | struct drm_connector *connector; |
11517 | struct drm_connector_state *old_conn_state, *new_conn_state; | |
11518 | int i; | |
8af6cf88 | 11519 | |
b2784e15 | 11520 | for_each_intel_encoder(dev, encoder) { |
86b04268 | 11521 | bool enabled = false, found = false; |
4d20cd86 | 11522 | enum pipe pipe; |
8af6cf88 DV |
11523 | |
11524 | DRM_DEBUG_KMS("[ENCODER:%d:%s]\n", | |
11525 | encoder->base.base.id, | |
8e329a03 | 11526 | encoder->base.name); |
8af6cf88 | 11527 | |
86b04268 DV |
11528 | for_each_oldnew_connector_in_state(state, connector, old_conn_state, |
11529 | new_conn_state, i) { | |
11530 | if (old_conn_state->best_encoder == &encoder->base) | |
11531 | found = true; | |
11532 | ||
11533 | if (new_conn_state->best_encoder != &encoder->base) | |
8af6cf88 | 11534 | continue; |
86b04268 | 11535 | found = enabled = true; |
ad3c558f | 11536 | |
86b04268 | 11537 | I915_STATE_WARN(new_conn_state->crtc != |
ad3c558f ML |
11538 | encoder->base.crtc, |
11539 | "connector's crtc doesn't match encoder crtc\n"); | |
8af6cf88 | 11540 | } |
86b04268 DV |
11541 | |
11542 | if (!found) | |
11543 | continue; | |
0e32b39c | 11544 | |
e2c719b7 | 11545 | I915_STATE_WARN(!!encoder->base.crtc != enabled, |
8af6cf88 DV |
11546 | "encoder's enabled state mismatch " |
11547 | "(expected %i, found %i)\n", | |
11548 | !!encoder->base.crtc, enabled); | |
7c60d198 ML |
11549 | |
11550 | if (!encoder->base.crtc) { | |
4d20cd86 | 11551 | bool active; |
7c60d198 | 11552 | |
4d20cd86 ML |
11553 | active = encoder->get_hw_state(encoder, &pipe); |
11554 | I915_STATE_WARN(active, | |
11555 | "encoder detached but still enabled on pipe %c.\n", | |
11556 | pipe_name(pipe)); | |
7c60d198 | 11557 | } |
8af6cf88 | 11558 | } |
91d1b4bd DV |
11559 | } |
11560 | ||
11561 | static void | |
c0ead703 ML |
11562 | verify_crtc_state(struct drm_crtc *crtc, |
11563 | struct drm_crtc_state *old_crtc_state, | |
11564 | struct drm_crtc_state *new_crtc_state) | |
91d1b4bd | 11565 | { |
e7c84544 | 11566 | struct drm_device *dev = crtc->dev; |
fac5e23e | 11567 | struct drm_i915_private *dev_priv = to_i915(dev); |
91d1b4bd | 11568 | struct intel_encoder *encoder; |
e7c84544 ML |
11569 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
11570 | struct intel_crtc_state *pipe_config, *sw_config; | |
11571 | struct drm_atomic_state *old_state; | |
11572 | bool active; | |
045ac3b5 | 11573 | |
e7c84544 | 11574 | old_state = old_crtc_state->state; |
ec2dc6a0 | 11575 | __drm_atomic_helper_crtc_destroy_state(old_crtc_state); |
e7c84544 ML |
11576 | pipe_config = to_intel_crtc_state(old_crtc_state); |
11577 | memset(pipe_config, 0, sizeof(*pipe_config)); | |
11578 | pipe_config->base.crtc = crtc; | |
11579 | pipe_config->base.state = old_state; | |
8af6cf88 | 11580 | |
78108b7c | 11581 | DRM_DEBUG_KMS("[CRTC:%d:%s]\n", crtc->base.id, crtc->name); |
8af6cf88 | 11582 | |
e7c84544 | 11583 | active = dev_priv->display.get_pipe_config(intel_crtc, pipe_config); |
d62cf62a | 11584 | |
e56134bc VS |
11585 | /* we keep both pipes enabled on 830 */ |
11586 | if (IS_I830(dev_priv)) | |
e7c84544 | 11587 | active = new_crtc_state->active; |
6c49f241 | 11588 | |
e7c84544 ML |
11589 | I915_STATE_WARN(new_crtc_state->active != active, |
11590 | "crtc active state doesn't match with hw state " | |
11591 | "(expected %i, found %i)\n", new_crtc_state->active, active); | |
0e8ffe1b | 11592 | |
e7c84544 ML |
11593 | I915_STATE_WARN(intel_crtc->active != new_crtc_state->active, |
11594 | "transitional active state does not match atomic hw state " | |
11595 | "(expected %i, found %i)\n", new_crtc_state->active, intel_crtc->active); | |
4d20cd86 | 11596 | |
e7c84544 ML |
11597 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
11598 | enum pipe pipe; | |
4d20cd86 | 11599 | |
e7c84544 ML |
11600 | active = encoder->get_hw_state(encoder, &pipe); |
11601 | I915_STATE_WARN(active != new_crtc_state->active, | |
11602 | "[ENCODER:%i] active %i with crtc active %i\n", | |
11603 | encoder->base.base.id, active, new_crtc_state->active); | |
4d20cd86 | 11604 | |
e7c84544 ML |
11605 | I915_STATE_WARN(active && intel_crtc->pipe != pipe, |
11606 | "Encoder connected to wrong pipe %c\n", | |
11607 | pipe_name(pipe)); | |
4d20cd86 | 11608 | |
253c84c8 VS |
11609 | if (active) { |
11610 | pipe_config->output_types |= 1 << encoder->type; | |
e7c84544 | 11611 | encoder->get_config(encoder, pipe_config); |
253c84c8 | 11612 | } |
e7c84544 | 11613 | } |
53d9f4e9 | 11614 | |
a7d1b3f4 VS |
11615 | intel_crtc_compute_pixel_rate(pipe_config); |
11616 | ||
e7c84544 ML |
11617 | if (!new_crtc_state->active) |
11618 | return; | |
cfb23ed6 | 11619 | |
e7c84544 | 11620 | intel_pipe_config_sanity_check(dev_priv, pipe_config); |
e3b247da | 11621 | |
749d98b8 | 11622 | sw_config = to_intel_crtc_state(new_crtc_state); |
6315b5d3 | 11623 | if (!intel_pipe_config_compare(dev_priv, sw_config, |
e7c84544 ML |
11624 | pipe_config, false)) { |
11625 | I915_STATE_WARN(1, "pipe state doesn't match!\n"); | |
11626 | intel_dump_pipe_config(intel_crtc, pipe_config, | |
11627 | "[hw state]"); | |
11628 | intel_dump_pipe_config(intel_crtc, sw_config, | |
11629 | "[sw state]"); | |
8af6cf88 DV |
11630 | } |
11631 | } | |
11632 | ||
91d1b4bd | 11633 | static void |
c0ead703 ML |
11634 | verify_single_dpll_state(struct drm_i915_private *dev_priv, |
11635 | struct intel_shared_dpll *pll, | |
11636 | struct drm_crtc *crtc, | |
11637 | struct drm_crtc_state *new_state) | |
91d1b4bd | 11638 | { |
91d1b4bd | 11639 | struct intel_dpll_hw_state dpll_hw_state; |
e7c84544 ML |
11640 | unsigned crtc_mask; |
11641 | bool active; | |
5358901f | 11642 | |
e7c84544 | 11643 | memset(&dpll_hw_state, 0, sizeof(dpll_hw_state)); |
5358901f | 11644 | |
e7c84544 | 11645 | DRM_DEBUG_KMS("%s\n", pll->name); |
5358901f | 11646 | |
e7c84544 | 11647 | active = pll->funcs.get_hw_state(dev_priv, pll, &dpll_hw_state); |
5358901f | 11648 | |
e7c84544 ML |
11649 | if (!(pll->flags & INTEL_DPLL_ALWAYS_ON)) { |
11650 | I915_STATE_WARN(!pll->on && pll->active_mask, | |
11651 | "pll in active use but not on in sw tracking\n"); | |
11652 | I915_STATE_WARN(pll->on && !pll->active_mask, | |
11653 | "pll is on but not used by any active crtc\n"); | |
11654 | I915_STATE_WARN(pll->on != active, | |
11655 | "pll on state mismatch (expected %i, found %i)\n", | |
11656 | pll->on, active); | |
11657 | } | |
5358901f | 11658 | |
e7c84544 | 11659 | if (!crtc) { |
2c42e535 | 11660 | I915_STATE_WARN(pll->active_mask & ~pll->state.crtc_mask, |
e7c84544 | 11661 | "more active pll users than references: %x vs %x\n", |
2c42e535 | 11662 | pll->active_mask, pll->state.crtc_mask); |
5358901f | 11663 | |
e7c84544 ML |
11664 | return; |
11665 | } | |
11666 | ||
11667 | crtc_mask = 1 << drm_crtc_index(crtc); | |
11668 | ||
11669 | if (new_state->active) | |
11670 | I915_STATE_WARN(!(pll->active_mask & crtc_mask), | |
11671 | "pll active mismatch (expected pipe %c in active mask 0x%02x)\n", | |
11672 | pipe_name(drm_crtc_index(crtc)), pll->active_mask); | |
11673 | else | |
11674 | I915_STATE_WARN(pll->active_mask & crtc_mask, | |
11675 | "pll active mismatch (didn't expect pipe %c in active mask 0x%02x)\n", | |
11676 | pipe_name(drm_crtc_index(crtc)), pll->active_mask); | |
2dd66ebd | 11677 | |
2c42e535 | 11678 | I915_STATE_WARN(!(pll->state.crtc_mask & crtc_mask), |
e7c84544 | 11679 | "pll enabled crtcs mismatch (expected 0x%x in 0x%02x)\n", |
2c42e535 | 11680 | crtc_mask, pll->state.crtc_mask); |
66e985c0 | 11681 | |
2c42e535 | 11682 | I915_STATE_WARN(pll->on && memcmp(&pll->state.hw_state, |
e7c84544 ML |
11683 | &dpll_hw_state, |
11684 | sizeof(dpll_hw_state)), | |
11685 | "pll hw state mismatch\n"); | |
11686 | } | |
11687 | ||
11688 | static void | |
c0ead703 ML |
11689 | verify_shared_dpll_state(struct drm_device *dev, struct drm_crtc *crtc, |
11690 | struct drm_crtc_state *old_crtc_state, | |
11691 | struct drm_crtc_state *new_crtc_state) | |
e7c84544 | 11692 | { |
fac5e23e | 11693 | struct drm_i915_private *dev_priv = to_i915(dev); |
e7c84544 ML |
11694 | struct intel_crtc_state *old_state = to_intel_crtc_state(old_crtc_state); |
11695 | struct intel_crtc_state *new_state = to_intel_crtc_state(new_crtc_state); | |
11696 | ||
11697 | if (new_state->shared_dpll) | |
c0ead703 | 11698 | verify_single_dpll_state(dev_priv, new_state->shared_dpll, crtc, new_crtc_state); |
e7c84544 ML |
11699 | |
11700 | if (old_state->shared_dpll && | |
11701 | old_state->shared_dpll != new_state->shared_dpll) { | |
11702 | unsigned crtc_mask = 1 << drm_crtc_index(crtc); | |
11703 | struct intel_shared_dpll *pll = old_state->shared_dpll; | |
11704 | ||
11705 | I915_STATE_WARN(pll->active_mask & crtc_mask, | |
11706 | "pll active mismatch (didn't expect pipe %c in active mask)\n", | |
11707 | pipe_name(drm_crtc_index(crtc))); | |
2c42e535 | 11708 | I915_STATE_WARN(pll->state.crtc_mask & crtc_mask, |
e7c84544 ML |
11709 | "pll enabled crtcs mismatch (found %x in enabled mask)\n", |
11710 | pipe_name(drm_crtc_index(crtc))); | |
5358901f | 11711 | } |
8af6cf88 DV |
11712 | } |
11713 | ||
e7c84544 | 11714 | static void |
c0ead703 | 11715 | intel_modeset_verify_crtc(struct drm_crtc *crtc, |
677100ce ML |
11716 | struct drm_atomic_state *state, |
11717 | struct drm_crtc_state *old_state, | |
11718 | struct drm_crtc_state *new_state) | |
e7c84544 | 11719 | { |
5a21b665 DV |
11720 | if (!needs_modeset(new_state) && |
11721 | !to_intel_crtc_state(new_state)->update_pipe) | |
11722 | return; | |
11723 | ||
c0ead703 | 11724 | verify_wm_state(crtc, new_state); |
677100ce | 11725 | verify_connector_state(crtc->dev, state, crtc); |
c0ead703 ML |
11726 | verify_crtc_state(crtc, old_state, new_state); |
11727 | verify_shared_dpll_state(crtc->dev, crtc, old_state, new_state); | |
e7c84544 ML |
11728 | } |
11729 | ||
11730 | static void | |
c0ead703 | 11731 | verify_disabled_dpll_state(struct drm_device *dev) |
e7c84544 | 11732 | { |
fac5e23e | 11733 | struct drm_i915_private *dev_priv = to_i915(dev); |
e7c84544 ML |
11734 | int i; |
11735 | ||
11736 | for (i = 0; i < dev_priv->num_shared_dpll; i++) | |
c0ead703 | 11737 | verify_single_dpll_state(dev_priv, &dev_priv->shared_dplls[i], NULL, NULL); |
e7c84544 ML |
11738 | } |
11739 | ||
11740 | static void | |
677100ce ML |
11741 | intel_modeset_verify_disabled(struct drm_device *dev, |
11742 | struct drm_atomic_state *state) | |
e7c84544 | 11743 | { |
86b04268 | 11744 | verify_encoder_state(dev, state); |
677100ce | 11745 | verify_connector_state(dev, state, NULL); |
c0ead703 | 11746 | verify_disabled_dpll_state(dev); |
e7c84544 ML |
11747 | } |
11748 | ||
80715b2f VS |
11749 | static void update_scanline_offset(struct intel_crtc *crtc) |
11750 | { | |
4f8036a2 | 11751 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
80715b2f VS |
11752 | |
11753 | /* | |
11754 | * The scanline counter increments at the leading edge of hsync. | |
11755 | * | |
11756 | * On most platforms it starts counting from vtotal-1 on the | |
11757 | * first active line. That means the scanline counter value is | |
11758 | * always one less than what we would expect. Ie. just after | |
11759 | * start of vblank, which also occurs at start of hsync (on the | |
11760 | * last active line), the scanline counter will read vblank_start-1. | |
11761 | * | |
11762 | * On gen2 the scanline counter starts counting from 1 instead | |
11763 | * of vtotal-1, so we have to subtract one (or rather add vtotal-1 | |
11764 | * to keep the value positive), instead of adding one. | |
11765 | * | |
11766 | * On HSW+ the behaviour of the scanline counter depends on the output | |
11767 | * type. For DP ports it behaves like most other platforms, but on HDMI | |
11768 | * there's an extra 1 line difference. So we need to add two instead of | |
11769 | * one to the value. | |
ec1b4ee2 VS |
11770 | * |
11771 | * On VLV/CHV DSI the scanline counter would appear to increment | |
11772 | * approx. 1/3 of a scanline before start of vblank. Unfortunately | |
11773 | * that means we can't tell whether we're in vblank or not while | |
11774 | * we're on that particular line. We must still set scanline_offset | |
11775 | * to 1 so that the vblank timestamps come out correct when we query | |
11776 | * the scanline counter from within the vblank interrupt handler. | |
11777 | * However if queried just before the start of vblank we'll get an | |
11778 | * answer that's slightly in the future. | |
80715b2f | 11779 | */ |
4f8036a2 | 11780 | if (IS_GEN2(dev_priv)) { |
124abe07 | 11781 | const struct drm_display_mode *adjusted_mode = &crtc->config->base.adjusted_mode; |
80715b2f VS |
11782 | int vtotal; |
11783 | ||
124abe07 VS |
11784 | vtotal = adjusted_mode->crtc_vtotal; |
11785 | if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) | |
80715b2f VS |
11786 | vtotal /= 2; |
11787 | ||
11788 | crtc->scanline_offset = vtotal - 1; | |
4f8036a2 | 11789 | } else if (HAS_DDI(dev_priv) && |
2d84d2b3 | 11790 | intel_crtc_has_type(crtc->config, INTEL_OUTPUT_HDMI)) { |
80715b2f VS |
11791 | crtc->scanline_offset = 2; |
11792 | } else | |
11793 | crtc->scanline_offset = 1; | |
11794 | } | |
11795 | ||
ad421372 | 11796 | static void intel_modeset_clear_plls(struct drm_atomic_state *state) |
ed6739ef | 11797 | { |
225da59b | 11798 | struct drm_device *dev = state->dev; |
ed6739ef | 11799 | struct drm_i915_private *dev_priv = to_i915(dev); |
0a9ab303 | 11800 | struct drm_crtc *crtc; |
aa5e9b47 | 11801 | struct drm_crtc_state *old_crtc_state, *new_crtc_state; |
0a9ab303 | 11802 | int i; |
ed6739ef ACO |
11803 | |
11804 | if (!dev_priv->display.crtc_compute_clock) | |
ad421372 | 11805 | return; |
ed6739ef | 11806 | |
aa5e9b47 | 11807 | for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, new_crtc_state, i) { |
fb1a38a9 | 11808 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8106ddbd | 11809 | struct intel_shared_dpll *old_dpll = |
aa5e9b47 | 11810 | to_intel_crtc_state(old_crtc_state)->shared_dpll; |
0a9ab303 | 11811 | |
aa5e9b47 | 11812 | if (!needs_modeset(new_crtc_state)) |
225da59b ACO |
11813 | continue; |
11814 | ||
aa5e9b47 | 11815 | to_intel_crtc_state(new_crtc_state)->shared_dpll = NULL; |
fb1a38a9 | 11816 | |
8106ddbd | 11817 | if (!old_dpll) |
fb1a38a9 | 11818 | continue; |
0a9ab303 | 11819 | |
a1c414ee | 11820 | intel_release_shared_dpll(old_dpll, intel_crtc, state); |
ad421372 | 11821 | } |
ed6739ef ACO |
11822 | } |
11823 | ||
99d736a2 ML |
11824 | /* |
11825 | * This implements the workaround described in the "notes" section of the mode | |
11826 | * set sequence documentation. When going from no pipes or single pipe to | |
11827 | * multiple pipes, and planes are enabled after the pipe, we need to wait at | |
11828 | * least 2 vblanks on the first pipe before enabling planes on the second pipe. | |
11829 | */ | |
11830 | static int haswell_mode_set_planes_workaround(struct drm_atomic_state *state) | |
11831 | { | |
11832 | struct drm_crtc_state *crtc_state; | |
11833 | struct intel_crtc *intel_crtc; | |
11834 | struct drm_crtc *crtc; | |
11835 | struct intel_crtc_state *first_crtc_state = NULL; | |
11836 | struct intel_crtc_state *other_crtc_state = NULL; | |
11837 | enum pipe first_pipe = INVALID_PIPE, enabled_pipe = INVALID_PIPE; | |
11838 | int i; | |
11839 | ||
11840 | /* look at all crtc's that are going to be enabled in during modeset */ | |
aa5e9b47 | 11841 | for_each_new_crtc_in_state(state, crtc, crtc_state, i) { |
99d736a2 ML |
11842 | intel_crtc = to_intel_crtc(crtc); |
11843 | ||
11844 | if (!crtc_state->active || !needs_modeset(crtc_state)) | |
11845 | continue; | |
11846 | ||
11847 | if (first_crtc_state) { | |
11848 | other_crtc_state = to_intel_crtc_state(crtc_state); | |
11849 | break; | |
11850 | } else { | |
11851 | first_crtc_state = to_intel_crtc_state(crtc_state); | |
11852 | first_pipe = intel_crtc->pipe; | |
11853 | } | |
11854 | } | |
11855 | ||
11856 | /* No workaround needed? */ | |
11857 | if (!first_crtc_state) | |
11858 | return 0; | |
11859 | ||
11860 | /* w/a possibly needed, check how many crtc's are already enabled. */ | |
11861 | for_each_intel_crtc(state->dev, intel_crtc) { | |
11862 | struct intel_crtc_state *pipe_config; | |
11863 | ||
11864 | pipe_config = intel_atomic_get_crtc_state(state, intel_crtc); | |
11865 | if (IS_ERR(pipe_config)) | |
11866 | return PTR_ERR(pipe_config); | |
11867 | ||
11868 | pipe_config->hsw_workaround_pipe = INVALID_PIPE; | |
11869 | ||
11870 | if (!pipe_config->base.active || | |
11871 | needs_modeset(&pipe_config->base)) | |
11872 | continue; | |
11873 | ||
11874 | /* 2 or more enabled crtcs means no need for w/a */ | |
11875 | if (enabled_pipe != INVALID_PIPE) | |
11876 | return 0; | |
11877 | ||
11878 | enabled_pipe = intel_crtc->pipe; | |
11879 | } | |
11880 | ||
11881 | if (enabled_pipe != INVALID_PIPE) | |
11882 | first_crtc_state->hsw_workaround_pipe = enabled_pipe; | |
11883 | else if (other_crtc_state) | |
11884 | other_crtc_state->hsw_workaround_pipe = first_pipe; | |
11885 | ||
11886 | return 0; | |
11887 | } | |
11888 | ||
8d96561a VS |
11889 | static int intel_lock_all_pipes(struct drm_atomic_state *state) |
11890 | { | |
11891 | struct drm_crtc *crtc; | |
11892 | ||
11893 | /* Add all pipes to the state */ | |
11894 | for_each_crtc(state->dev, crtc) { | |
11895 | struct drm_crtc_state *crtc_state; | |
11896 | ||
11897 | crtc_state = drm_atomic_get_crtc_state(state, crtc); | |
11898 | if (IS_ERR(crtc_state)) | |
11899 | return PTR_ERR(crtc_state); | |
11900 | } | |
11901 | ||
11902 | return 0; | |
11903 | } | |
11904 | ||
27c329ed ML |
11905 | static int intel_modeset_all_pipes(struct drm_atomic_state *state) |
11906 | { | |
11907 | struct drm_crtc *crtc; | |
27c329ed | 11908 | |
8d96561a VS |
11909 | /* |
11910 | * Add all pipes to the state, and force | |
11911 | * a modeset on all the active ones. | |
11912 | */ | |
27c329ed | 11913 | for_each_crtc(state->dev, crtc) { |
9780aad5 VS |
11914 | struct drm_crtc_state *crtc_state; |
11915 | int ret; | |
11916 | ||
27c329ed ML |
11917 | crtc_state = drm_atomic_get_crtc_state(state, crtc); |
11918 | if (IS_ERR(crtc_state)) | |
11919 | return PTR_ERR(crtc_state); | |
11920 | ||
11921 | if (!crtc_state->active || needs_modeset(crtc_state)) | |
11922 | continue; | |
11923 | ||
11924 | crtc_state->mode_changed = true; | |
11925 | ||
11926 | ret = drm_atomic_add_affected_connectors(state, crtc); | |
11927 | if (ret) | |
9780aad5 | 11928 | return ret; |
27c329ed ML |
11929 | |
11930 | ret = drm_atomic_add_affected_planes(state, crtc); | |
11931 | if (ret) | |
9780aad5 | 11932 | return ret; |
27c329ed ML |
11933 | } |
11934 | ||
9780aad5 | 11935 | return 0; |
27c329ed ML |
11936 | } |
11937 | ||
c347a676 | 11938 | static int intel_modeset_checks(struct drm_atomic_state *state) |
054518dd | 11939 | { |
565602d7 | 11940 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
fac5e23e | 11941 | struct drm_i915_private *dev_priv = to_i915(state->dev); |
565602d7 | 11942 | struct drm_crtc *crtc; |
aa5e9b47 | 11943 | struct drm_crtc_state *old_crtc_state, *new_crtc_state; |
565602d7 | 11944 | int ret = 0, i; |
054518dd | 11945 | |
b359283a ML |
11946 | if (!check_digital_port_conflicts(state)) { |
11947 | DRM_DEBUG_KMS("rejecting conflicting digital port configuration\n"); | |
11948 | return -EINVAL; | |
11949 | } | |
11950 | ||
565602d7 ML |
11951 | intel_state->modeset = true; |
11952 | intel_state->active_crtcs = dev_priv->active_crtcs; | |
bb0f4aab VS |
11953 | intel_state->cdclk.logical = dev_priv->cdclk.logical; |
11954 | intel_state->cdclk.actual = dev_priv->cdclk.actual; | |
565602d7 | 11955 | |
aa5e9b47 ML |
11956 | for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, new_crtc_state, i) { |
11957 | if (new_crtc_state->active) | |
565602d7 ML |
11958 | intel_state->active_crtcs |= 1 << i; |
11959 | else | |
11960 | intel_state->active_crtcs &= ~(1 << i); | |
8b4a7d05 | 11961 | |
aa5e9b47 | 11962 | if (old_crtc_state->active != new_crtc_state->active) |
8b4a7d05 | 11963 | intel_state->active_pipe_changes |= drm_crtc_mask(crtc); |
565602d7 ML |
11964 | } |
11965 | ||
054518dd ACO |
11966 | /* |
11967 | * See if the config requires any additional preparation, e.g. | |
11968 | * to adjust global state with pipes off. We need to do this | |
11969 | * here so we can get the modeset_pipe updated config for the new | |
11970 | * mode set on this crtc. For other crtcs we need to use the | |
11971 | * adjusted_mode bits in the crtc directly. | |
11972 | */ | |
27c329ed | 11973 | if (dev_priv->display.modeset_calc_cdclk) { |
27c329ed | 11974 | ret = dev_priv->display.modeset_calc_cdclk(state); |
c89e39f3 CT |
11975 | if (ret < 0) |
11976 | return ret; | |
27c329ed | 11977 | |
8d96561a | 11978 | /* |
bb0f4aab | 11979 | * Writes to dev_priv->cdclk.logical must protected by |
8d96561a VS |
11980 | * holding all the crtc locks, even if we don't end up |
11981 | * touching the hardware | |
11982 | */ | |
bb0f4aab VS |
11983 | if (!intel_cdclk_state_compare(&dev_priv->cdclk.logical, |
11984 | &intel_state->cdclk.logical)) { | |
8d96561a VS |
11985 | ret = intel_lock_all_pipes(state); |
11986 | if (ret < 0) | |
11987 | return ret; | |
11988 | } | |
11989 | ||
11990 | /* All pipes must be switched off while we change the cdclk. */ | |
bb0f4aab VS |
11991 | if (!intel_cdclk_state_compare(&dev_priv->cdclk.actual, |
11992 | &intel_state->cdclk.actual)) { | |
27c329ed | 11993 | ret = intel_modeset_all_pipes(state); |
8d96561a VS |
11994 | if (ret < 0) |
11995 | return ret; | |
11996 | } | |
e8788cbc | 11997 | |
bb0f4aab VS |
11998 | DRM_DEBUG_KMS("New cdclk calculated to be logical %u kHz, actual %u kHz\n", |
11999 | intel_state->cdclk.logical.cdclk, | |
12000 | intel_state->cdclk.actual.cdclk); | |
e0ca7a6b | 12001 | } else { |
bb0f4aab | 12002 | to_intel_atomic_state(state)->cdclk.logical = dev_priv->cdclk.logical; |
e0ca7a6b | 12003 | } |
054518dd | 12004 | |
ad421372 | 12005 | intel_modeset_clear_plls(state); |
054518dd | 12006 | |
565602d7 | 12007 | if (IS_HASWELL(dev_priv)) |
ad421372 | 12008 | return haswell_mode_set_planes_workaround(state); |
99d736a2 | 12009 | |
ad421372 | 12010 | return 0; |
c347a676 ACO |
12011 | } |
12012 | ||
aa363136 MR |
12013 | /* |
12014 | * Handle calculation of various watermark data at the end of the atomic check | |
12015 | * phase. The code here should be run after the per-crtc and per-plane 'check' | |
12016 | * handlers to ensure that all derived state has been updated. | |
12017 | */ | |
55994c2c | 12018 | static int calc_watermark_data(struct drm_atomic_state *state) |
aa363136 MR |
12019 | { |
12020 | struct drm_device *dev = state->dev; | |
98d39494 | 12021 | struct drm_i915_private *dev_priv = to_i915(dev); |
98d39494 MR |
12022 | |
12023 | /* Is there platform-specific watermark information to calculate? */ | |
12024 | if (dev_priv->display.compute_global_watermarks) | |
55994c2c MR |
12025 | return dev_priv->display.compute_global_watermarks(state); |
12026 | ||
12027 | return 0; | |
aa363136 MR |
12028 | } |
12029 | ||
74c090b1 ML |
12030 | /** |
12031 | * intel_atomic_check - validate state object | |
12032 | * @dev: drm device | |
12033 | * @state: state to validate | |
12034 | */ | |
12035 | static int intel_atomic_check(struct drm_device *dev, | |
12036 | struct drm_atomic_state *state) | |
c347a676 | 12037 | { |
dd8b3bdb | 12038 | struct drm_i915_private *dev_priv = to_i915(dev); |
aa363136 | 12039 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
c347a676 | 12040 | struct drm_crtc *crtc; |
aa5e9b47 | 12041 | struct drm_crtc_state *old_crtc_state, *crtc_state; |
c347a676 | 12042 | int ret, i; |
61333b60 | 12043 | bool any_ms = false; |
c347a676 | 12044 | |
74c090b1 | 12045 | ret = drm_atomic_helper_check_modeset(dev, state); |
054518dd ACO |
12046 | if (ret) |
12047 | return ret; | |
12048 | ||
aa5e9b47 | 12049 | for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, crtc_state, i) { |
cfb23ed6 ML |
12050 | struct intel_crtc_state *pipe_config = |
12051 | to_intel_crtc_state(crtc_state); | |
1ed51de9 DV |
12052 | |
12053 | /* Catch I915_MODE_FLAG_INHERITED */ | |
aa5e9b47 | 12054 | if (crtc_state->mode.private_flags != old_crtc_state->mode.private_flags) |
1ed51de9 | 12055 | crtc_state->mode_changed = true; |
cfb23ed6 | 12056 | |
af4a879e | 12057 | if (!needs_modeset(crtc_state)) |
c347a676 ACO |
12058 | continue; |
12059 | ||
af4a879e DV |
12060 | if (!crtc_state->enable) { |
12061 | any_ms = true; | |
cfb23ed6 | 12062 | continue; |
af4a879e | 12063 | } |
cfb23ed6 | 12064 | |
26495481 DV |
12065 | /* FIXME: For only active_changed we shouldn't need to do any |
12066 | * state recomputation at all. */ | |
12067 | ||
1ed51de9 DV |
12068 | ret = drm_atomic_add_affected_connectors(state, crtc); |
12069 | if (ret) | |
12070 | return ret; | |
b359283a | 12071 | |
cfb23ed6 | 12072 | ret = intel_modeset_pipe_config(crtc, pipe_config); |
25aa1c39 ML |
12073 | if (ret) { |
12074 | intel_dump_pipe_config(to_intel_crtc(crtc), | |
12075 | pipe_config, "[failed]"); | |
c347a676 | 12076 | return ret; |
25aa1c39 | 12077 | } |
c347a676 | 12078 | |
4f044a88 | 12079 | if (i915_modparams.fastboot && |
6315b5d3 | 12080 | intel_pipe_config_compare(dev_priv, |
aa5e9b47 | 12081 | to_intel_crtc_state(old_crtc_state), |
1ed51de9 | 12082 | pipe_config, true)) { |
26495481 | 12083 | crtc_state->mode_changed = false; |
aa5e9b47 | 12084 | pipe_config->update_pipe = true; |
26495481 DV |
12085 | } |
12086 | ||
af4a879e | 12087 | if (needs_modeset(crtc_state)) |
26495481 | 12088 | any_ms = true; |
cfb23ed6 | 12089 | |
af4a879e DV |
12090 | ret = drm_atomic_add_affected_planes(state, crtc); |
12091 | if (ret) | |
12092 | return ret; | |
61333b60 | 12093 | |
26495481 DV |
12094 | intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config, |
12095 | needs_modeset(crtc_state) ? | |
12096 | "[modeset]" : "[fastset]"); | |
c347a676 ACO |
12097 | } |
12098 | ||
61333b60 ML |
12099 | if (any_ms) { |
12100 | ret = intel_modeset_checks(state); | |
12101 | ||
12102 | if (ret) | |
12103 | return ret; | |
e0ca7a6b | 12104 | } else { |
bb0f4aab | 12105 | intel_state->cdclk.logical = dev_priv->cdclk.logical; |
e0ca7a6b | 12106 | } |
76305b1a | 12107 | |
dd8b3bdb | 12108 | ret = drm_atomic_helper_check_planes(dev, state); |
aa363136 MR |
12109 | if (ret) |
12110 | return ret; | |
12111 | ||
f51be2e0 | 12112 | intel_fbc_choose_crtc(dev_priv, state); |
55994c2c | 12113 | return calc_watermark_data(state); |
054518dd ACO |
12114 | } |
12115 | ||
5008e874 | 12116 | static int intel_atomic_prepare_commit(struct drm_device *dev, |
d07f0e59 | 12117 | struct drm_atomic_state *state) |
5008e874 | 12118 | { |
fd70075f | 12119 | return drm_atomic_helper_prepare_planes(dev, state); |
5008e874 ML |
12120 | } |
12121 | ||
a2991414 ML |
12122 | u32 intel_crtc_get_vblank_counter(struct intel_crtc *crtc) |
12123 | { | |
12124 | struct drm_device *dev = crtc->base.dev; | |
12125 | ||
12126 | if (!dev->max_vblank_count) | |
ca814b25 | 12127 | return drm_crtc_accurate_vblank_count(&crtc->base); |
a2991414 ML |
12128 | |
12129 | return dev->driver->get_vblank_counter(dev, crtc->pipe); | |
12130 | } | |
12131 | ||
896e5bb0 L |
12132 | static void intel_update_crtc(struct drm_crtc *crtc, |
12133 | struct drm_atomic_state *state, | |
12134 | struct drm_crtc_state *old_crtc_state, | |
b44d5c0c | 12135 | struct drm_crtc_state *new_crtc_state) |
896e5bb0 L |
12136 | { |
12137 | struct drm_device *dev = crtc->dev; | |
12138 | struct drm_i915_private *dev_priv = to_i915(dev); | |
12139 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
aa5e9b47 ML |
12140 | struct intel_crtc_state *pipe_config = to_intel_crtc_state(new_crtc_state); |
12141 | bool modeset = needs_modeset(new_crtc_state); | |
896e5bb0 L |
12142 | |
12143 | if (modeset) { | |
12144 | update_scanline_offset(intel_crtc); | |
12145 | dev_priv->display.crtc_enable(pipe_config, state); | |
12146 | } else { | |
aa5e9b47 ML |
12147 | intel_pre_plane_update(to_intel_crtc_state(old_crtc_state), |
12148 | pipe_config); | |
896e5bb0 L |
12149 | } |
12150 | ||
12151 | if (drm_atomic_get_existing_plane_state(state, crtc->primary)) { | |
12152 | intel_fbc_enable( | |
12153 | intel_crtc, pipe_config, | |
12154 | to_intel_plane_state(crtc->primary->state)); | |
12155 | } | |
12156 | ||
12157 | drm_atomic_helper_commit_planes_on_crtc(old_crtc_state); | |
896e5bb0 L |
12158 | } |
12159 | ||
b44d5c0c | 12160 | static void intel_update_crtcs(struct drm_atomic_state *state) |
896e5bb0 L |
12161 | { |
12162 | struct drm_crtc *crtc; | |
aa5e9b47 | 12163 | struct drm_crtc_state *old_crtc_state, *new_crtc_state; |
896e5bb0 L |
12164 | int i; |
12165 | ||
aa5e9b47 ML |
12166 | for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, new_crtc_state, i) { |
12167 | if (!new_crtc_state->active) | |
896e5bb0 L |
12168 | continue; |
12169 | ||
12170 | intel_update_crtc(crtc, state, old_crtc_state, | |
b44d5c0c | 12171 | new_crtc_state); |
896e5bb0 L |
12172 | } |
12173 | } | |
12174 | ||
b44d5c0c | 12175 | static void skl_update_crtcs(struct drm_atomic_state *state) |
27082493 | 12176 | { |
0f0f74bc | 12177 | struct drm_i915_private *dev_priv = to_i915(state->dev); |
27082493 L |
12178 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
12179 | struct drm_crtc *crtc; | |
ce0ba283 | 12180 | struct intel_crtc *intel_crtc; |
aa5e9b47 | 12181 | struct drm_crtc_state *old_crtc_state, *new_crtc_state; |
ce0ba283 | 12182 | struct intel_crtc_state *cstate; |
27082493 L |
12183 | unsigned int updated = 0; |
12184 | bool progress; | |
12185 | enum pipe pipe; | |
5eff503b ML |
12186 | int i; |
12187 | ||
12188 | const struct skl_ddb_entry *entries[I915_MAX_PIPES] = {}; | |
12189 | ||
aa5e9b47 | 12190 | for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, new_crtc_state, i) |
5eff503b | 12191 | /* ignore allocations for crtc's that have been turned off. */ |
aa5e9b47 | 12192 | if (new_crtc_state->active) |
5eff503b | 12193 | entries[i] = &to_intel_crtc_state(old_crtc_state)->wm.skl.ddb; |
27082493 L |
12194 | |
12195 | /* | |
12196 | * Whenever the number of active pipes changes, we need to make sure we | |
12197 | * update the pipes in the right order so that their ddb allocations | |
12198 | * never overlap with eachother inbetween CRTC updates. Otherwise we'll | |
12199 | * cause pipe underruns and other bad stuff. | |
12200 | */ | |
12201 | do { | |
27082493 L |
12202 | progress = false; |
12203 | ||
aa5e9b47 | 12204 | for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, new_crtc_state, i) { |
27082493 L |
12205 | bool vbl_wait = false; |
12206 | unsigned int cmask = drm_crtc_mask(crtc); | |
ce0ba283 L |
12207 | |
12208 | intel_crtc = to_intel_crtc(crtc); | |
21794813 | 12209 | cstate = to_intel_crtc_state(new_crtc_state); |
ce0ba283 | 12210 | pipe = intel_crtc->pipe; |
27082493 | 12211 | |
5eff503b | 12212 | if (updated & cmask || !cstate->base.active) |
27082493 | 12213 | continue; |
5eff503b ML |
12214 | |
12215 | if (skl_ddb_allocation_overlaps(entries, &cstate->wm.skl.ddb, i)) | |
27082493 L |
12216 | continue; |
12217 | ||
12218 | updated |= cmask; | |
5eff503b | 12219 | entries[i] = &cstate->wm.skl.ddb; |
27082493 L |
12220 | |
12221 | /* | |
12222 | * If this is an already active pipe, it's DDB changed, | |
12223 | * and this isn't the last pipe that needs updating | |
12224 | * then we need to wait for a vblank to pass for the | |
12225 | * new ddb allocation to take effect. | |
12226 | */ | |
ce0ba283 | 12227 | if (!skl_ddb_entry_equal(&cstate->wm.skl.ddb, |
512b5527 | 12228 | &to_intel_crtc_state(old_crtc_state)->wm.skl.ddb) && |
aa5e9b47 | 12229 | !new_crtc_state->active_changed && |
27082493 L |
12230 | intel_state->wm_results.dirty_pipes != updated) |
12231 | vbl_wait = true; | |
12232 | ||
12233 | intel_update_crtc(crtc, state, old_crtc_state, | |
b44d5c0c | 12234 | new_crtc_state); |
27082493 L |
12235 | |
12236 | if (vbl_wait) | |
0f0f74bc | 12237 | intel_wait_for_vblank(dev_priv, pipe); |
27082493 L |
12238 | |
12239 | progress = true; | |
12240 | } | |
12241 | } while (progress); | |
12242 | } | |
12243 | ||
ba318c61 CW |
12244 | static void intel_atomic_helper_free_state(struct drm_i915_private *dev_priv) |
12245 | { | |
12246 | struct intel_atomic_state *state, *next; | |
12247 | struct llist_node *freed; | |
12248 | ||
12249 | freed = llist_del_all(&dev_priv->atomic_helper.free_list); | |
12250 | llist_for_each_entry_safe(state, next, freed, freed) | |
12251 | drm_atomic_state_put(&state->base); | |
12252 | } | |
12253 | ||
12254 | static void intel_atomic_helper_free_state_worker(struct work_struct *work) | |
12255 | { | |
12256 | struct drm_i915_private *dev_priv = | |
12257 | container_of(work, typeof(*dev_priv), atomic_helper.free_work); | |
12258 | ||
12259 | intel_atomic_helper_free_state(dev_priv); | |
12260 | } | |
12261 | ||
9db529aa DV |
12262 | static void intel_atomic_commit_fence_wait(struct intel_atomic_state *intel_state) |
12263 | { | |
12264 | struct wait_queue_entry wait_fence, wait_reset; | |
12265 | struct drm_i915_private *dev_priv = to_i915(intel_state->base.dev); | |
12266 | ||
12267 | init_wait_entry(&wait_fence, 0); | |
12268 | init_wait_entry(&wait_reset, 0); | |
12269 | for (;;) { | |
12270 | prepare_to_wait(&intel_state->commit_ready.wait, | |
12271 | &wait_fence, TASK_UNINTERRUPTIBLE); | |
12272 | prepare_to_wait(&dev_priv->gpu_error.wait_queue, | |
12273 | &wait_reset, TASK_UNINTERRUPTIBLE); | |
12274 | ||
12275 | ||
12276 | if (i915_sw_fence_done(&intel_state->commit_ready) | |
12277 | || test_bit(I915_RESET_MODESET, &dev_priv->gpu_error.flags)) | |
12278 | break; | |
12279 | ||
12280 | schedule(); | |
12281 | } | |
12282 | finish_wait(&intel_state->commit_ready.wait, &wait_fence); | |
12283 | finish_wait(&dev_priv->gpu_error.wait_queue, &wait_reset); | |
12284 | } | |
12285 | ||
94f05024 | 12286 | static void intel_atomic_commit_tail(struct drm_atomic_state *state) |
a6778b3c | 12287 | { |
94f05024 | 12288 | struct drm_device *dev = state->dev; |
565602d7 | 12289 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); |
fac5e23e | 12290 | struct drm_i915_private *dev_priv = to_i915(dev); |
aa5e9b47 | 12291 | struct drm_crtc_state *old_crtc_state, *new_crtc_state; |
7580d774 | 12292 | struct drm_crtc *crtc; |
5a21b665 | 12293 | struct intel_crtc_state *intel_cstate; |
d8fc70b7 | 12294 | u64 put_domains[I915_MAX_PIPES] = {}; |
e95433c7 | 12295 | int i; |
a6778b3c | 12296 | |
9db529aa | 12297 | intel_atomic_commit_fence_wait(intel_state); |
42b062b0 | 12298 | |
ea0000f0 DV |
12299 | drm_atomic_helper_wait_for_dependencies(state); |
12300 | ||
c3b32658 | 12301 | if (intel_state->modeset) |
5a21b665 | 12302 | intel_display_power_get(dev_priv, POWER_DOMAIN_MODESET); |
565602d7 | 12303 | |
aa5e9b47 | 12304 | for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, new_crtc_state, i) { |
a539205a ML |
12305 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
12306 | ||
aa5e9b47 ML |
12307 | if (needs_modeset(new_crtc_state) || |
12308 | to_intel_crtc_state(new_crtc_state)->update_pipe) { | |
5a21b665 DV |
12309 | |
12310 | put_domains[to_intel_crtc(crtc)->pipe] = | |
12311 | modeset_get_crtc_power_domains(crtc, | |
aa5e9b47 | 12312 | to_intel_crtc_state(new_crtc_state)); |
5a21b665 DV |
12313 | } |
12314 | ||
aa5e9b47 | 12315 | if (!needs_modeset(new_crtc_state)) |
61333b60 ML |
12316 | continue; |
12317 | ||
aa5e9b47 ML |
12318 | intel_pre_plane_update(to_intel_crtc_state(old_crtc_state), |
12319 | to_intel_crtc_state(new_crtc_state)); | |
460da916 | 12320 | |
29ceb0e6 VS |
12321 | if (old_crtc_state->active) { |
12322 | intel_crtc_disable_planes(crtc, old_crtc_state->plane_mask); | |
4a806558 | 12323 | dev_priv->display.crtc_disable(to_intel_crtc_state(old_crtc_state), state); |
eddfcbcd | 12324 | intel_crtc->active = false; |
58f9c0bc | 12325 | intel_fbc_disable(intel_crtc); |
eddfcbcd | 12326 | intel_disable_shared_dpll(intel_crtc); |
9bbc8258 VS |
12327 | |
12328 | /* | |
12329 | * Underruns don't always raise | |
12330 | * interrupts, so check manually. | |
12331 | */ | |
12332 | intel_check_cpu_fifo_underruns(dev_priv); | |
12333 | intel_check_pch_fifo_underruns(dev_priv); | |
b9001114 | 12334 | |
21794813 | 12335 | if (!new_crtc_state->active) { |
e62929b3 ML |
12336 | /* |
12337 | * Make sure we don't call initial_watermarks | |
12338 | * for ILK-style watermark updates. | |
ff32c54e VS |
12339 | * |
12340 | * No clue what this is supposed to achieve. | |
e62929b3 | 12341 | */ |
ff32c54e | 12342 | if (INTEL_GEN(dev_priv) >= 9) |
e62929b3 | 12343 | dev_priv->display.initial_watermarks(intel_state, |
21794813 | 12344 | to_intel_crtc_state(new_crtc_state)); |
e62929b3 | 12345 | } |
a539205a | 12346 | } |
b8cecdf5 | 12347 | } |
7758a113 | 12348 | |
ea9d758d DV |
12349 | /* Only after disabling all output pipelines that will be changed can we |
12350 | * update the the output configuration. */ | |
4740b0f2 | 12351 | intel_modeset_update_crtc_state(state); |
f6e5b160 | 12352 | |
565602d7 | 12353 | if (intel_state->modeset) { |
4740b0f2 | 12354 | drm_atomic_helper_update_legacy_modeset_state(state->dev, state); |
33c8df89 | 12355 | |
b0587e4d | 12356 | intel_set_cdclk(dev_priv, &dev_priv->cdclk.actual); |
f6d1973d | 12357 | |
656d1b89 L |
12358 | /* |
12359 | * SKL workaround: bspec recommends we disable the SAGV when we | |
12360 | * have more then one pipe enabled | |
12361 | */ | |
56feca91 | 12362 | if (!intel_can_enable_sagv(state)) |
16dcdc4e | 12363 | intel_disable_sagv(dev_priv); |
656d1b89 | 12364 | |
677100ce | 12365 | intel_modeset_verify_disabled(dev, state); |
4740b0f2 | 12366 | } |
47fab737 | 12367 | |
896e5bb0 | 12368 | /* Complete the events for pipes that have now been disabled */ |
aa5e9b47 ML |
12369 | for_each_new_crtc_in_state(state, crtc, new_crtc_state, i) { |
12370 | bool modeset = needs_modeset(new_crtc_state); | |
80715b2f | 12371 | |
1f7528c4 | 12372 | /* Complete events for now disable pipes here. */ |
aa5e9b47 | 12373 | if (modeset && !new_crtc_state->active && new_crtc_state->event) { |
1f7528c4 | 12374 | spin_lock_irq(&dev->event_lock); |
aa5e9b47 | 12375 | drm_crtc_send_vblank_event(crtc, new_crtc_state->event); |
1f7528c4 DV |
12376 | spin_unlock_irq(&dev->event_lock); |
12377 | ||
aa5e9b47 | 12378 | new_crtc_state->event = NULL; |
1f7528c4 | 12379 | } |
177246a8 MR |
12380 | } |
12381 | ||
896e5bb0 | 12382 | /* Now enable the clocks, plane, pipe, and connectors that we set up. */ |
b44d5c0c | 12383 | dev_priv->display.update_crtcs(state); |
896e5bb0 | 12384 | |
94f05024 DV |
12385 | /* FIXME: We should call drm_atomic_helper_commit_hw_done() here |
12386 | * already, but still need the state for the delayed optimization. To | |
12387 | * fix this: | |
12388 | * - wrap the optimization/post_plane_update stuff into a per-crtc work. | |
12389 | * - schedule that vblank worker _before_ calling hw_done | |
12390 | * - at the start of commit_tail, cancel it _synchrously | |
12391 | * - switch over to the vblank wait helper in the core after that since | |
12392 | * we don't need out special handling any more. | |
12393 | */ | |
b44d5c0c | 12394 | drm_atomic_helper_wait_for_flip_done(dev, state); |
5a21b665 DV |
12395 | |
12396 | /* | |
12397 | * Now that the vblank has passed, we can go ahead and program the | |
12398 | * optimal watermarks on platforms that need two-step watermark | |
12399 | * programming. | |
12400 | * | |
12401 | * TODO: Move this (and other cleanup) to an async worker eventually. | |
12402 | */ | |
aa5e9b47 ML |
12403 | for_each_new_crtc_in_state(state, crtc, new_crtc_state, i) { |
12404 | intel_cstate = to_intel_crtc_state(new_crtc_state); | |
5a21b665 DV |
12405 | |
12406 | if (dev_priv->display.optimize_watermarks) | |
ccf010fb ML |
12407 | dev_priv->display.optimize_watermarks(intel_state, |
12408 | intel_cstate); | |
5a21b665 DV |
12409 | } |
12410 | ||
aa5e9b47 | 12411 | for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, new_crtc_state, i) { |
5a21b665 DV |
12412 | intel_post_plane_update(to_intel_crtc_state(old_crtc_state)); |
12413 | ||
12414 | if (put_domains[i]) | |
12415 | modeset_put_power_domains(dev_priv, put_domains[i]); | |
12416 | ||
aa5e9b47 | 12417 | intel_modeset_verify_crtc(crtc, state, old_crtc_state, new_crtc_state); |
5a21b665 DV |
12418 | } |
12419 | ||
56feca91 | 12420 | if (intel_state->modeset && intel_can_enable_sagv(state)) |
16dcdc4e | 12421 | intel_enable_sagv(dev_priv); |
656d1b89 | 12422 | |
94f05024 DV |
12423 | drm_atomic_helper_commit_hw_done(state); |
12424 | ||
d5553c09 CW |
12425 | if (intel_state->modeset) { |
12426 | /* As one of the primary mmio accessors, KMS has a high | |
12427 | * likelihood of triggering bugs in unclaimed access. After we | |
12428 | * finish modesetting, see if an error has been flagged, and if | |
12429 | * so enable debugging for the next modeset - and hope we catch | |
12430 | * the culprit. | |
12431 | */ | |
12432 | intel_uncore_arm_unclaimed_mmio_detection(dev_priv); | |
5a21b665 | 12433 | intel_display_power_put(dev_priv, POWER_DOMAIN_MODESET); |
d5553c09 | 12434 | } |
5a21b665 | 12435 | |
5a21b665 | 12436 | drm_atomic_helper_cleanup_planes(dev, state); |
5a21b665 | 12437 | |
ea0000f0 DV |
12438 | drm_atomic_helper_commit_cleanup_done(state); |
12439 | ||
0853695c | 12440 | drm_atomic_state_put(state); |
f30da187 | 12441 | |
ba318c61 | 12442 | intel_atomic_helper_free_state(dev_priv); |
94f05024 DV |
12443 | } |
12444 | ||
12445 | static void intel_atomic_commit_work(struct work_struct *work) | |
12446 | { | |
c004a90b CW |
12447 | struct drm_atomic_state *state = |
12448 | container_of(work, struct drm_atomic_state, commit_work); | |
12449 | ||
94f05024 DV |
12450 | intel_atomic_commit_tail(state); |
12451 | } | |
12452 | ||
c004a90b CW |
12453 | static int __i915_sw_fence_call |
12454 | intel_atomic_commit_ready(struct i915_sw_fence *fence, | |
12455 | enum i915_sw_fence_notify notify) | |
12456 | { | |
12457 | struct intel_atomic_state *state = | |
12458 | container_of(fence, struct intel_atomic_state, commit_ready); | |
12459 | ||
12460 | switch (notify) { | |
12461 | case FENCE_COMPLETE: | |
42b062b0 | 12462 | /* we do blocking waits in the worker, nothing to do here */ |
c004a90b | 12463 | break; |
c004a90b | 12464 | case FENCE_FREE: |
eb955eee CW |
12465 | { |
12466 | struct intel_atomic_helper *helper = | |
12467 | &to_i915(state->base.dev)->atomic_helper; | |
12468 | ||
12469 | if (llist_add(&state->freed, &helper->free_list)) | |
12470 | schedule_work(&helper->free_work); | |
12471 | break; | |
12472 | } | |
c004a90b CW |
12473 | } |
12474 | ||
12475 | return NOTIFY_DONE; | |
12476 | } | |
12477 | ||
6c9c1b38 DV |
12478 | static void intel_atomic_track_fbs(struct drm_atomic_state *state) |
12479 | { | |
aa5e9b47 | 12480 | struct drm_plane_state *old_plane_state, *new_plane_state; |
6c9c1b38 | 12481 | struct drm_plane *plane; |
6c9c1b38 DV |
12482 | int i; |
12483 | ||
aa5e9b47 | 12484 | for_each_oldnew_plane_in_state(state, plane, old_plane_state, new_plane_state, i) |
faf5bf0a | 12485 | i915_gem_track_fb(intel_fb_obj(old_plane_state->fb), |
aa5e9b47 | 12486 | intel_fb_obj(new_plane_state->fb), |
faf5bf0a | 12487 | to_intel_plane(plane)->frontbuffer_bit); |
6c9c1b38 DV |
12488 | } |
12489 | ||
94f05024 DV |
12490 | /** |
12491 | * intel_atomic_commit - commit validated state object | |
12492 | * @dev: DRM device | |
12493 | * @state: the top-level driver state object | |
12494 | * @nonblock: nonblocking commit | |
12495 | * | |
12496 | * This function commits a top-level state object that has been validated | |
12497 | * with drm_atomic_helper_check(). | |
12498 | * | |
94f05024 DV |
12499 | * RETURNS |
12500 | * Zero for success or -errno. | |
12501 | */ | |
12502 | static int intel_atomic_commit(struct drm_device *dev, | |
12503 | struct drm_atomic_state *state, | |
12504 | bool nonblock) | |
12505 | { | |
12506 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); | |
fac5e23e | 12507 | struct drm_i915_private *dev_priv = to_i915(dev); |
94f05024 DV |
12508 | int ret = 0; |
12509 | ||
c004a90b CW |
12510 | drm_atomic_state_get(state); |
12511 | i915_sw_fence_init(&intel_state->commit_ready, | |
12512 | intel_atomic_commit_ready); | |
94f05024 | 12513 | |
440df938 VS |
12514 | /* |
12515 | * The intel_legacy_cursor_update() fast path takes care | |
12516 | * of avoiding the vblank waits for simple cursor | |
12517 | * movement and flips. For cursor on/off and size changes, | |
12518 | * we want to perform the vblank waits so that watermark | |
12519 | * updates happen during the correct frames. Gen9+ have | |
12520 | * double buffered watermarks and so shouldn't need this. | |
12521 | * | |
3cf50c63 ML |
12522 | * Unset state->legacy_cursor_update before the call to |
12523 | * drm_atomic_helper_setup_commit() because otherwise | |
12524 | * drm_atomic_helper_wait_for_flip_done() is a noop and | |
12525 | * we get FIFO underruns because we didn't wait | |
12526 | * for vblank. | |
440df938 VS |
12527 | * |
12528 | * FIXME doing watermarks and fb cleanup from a vblank worker | |
12529 | * (assuming we had any) would solve these problems. | |
12530 | */ | |
213f1bd0 ML |
12531 | if (INTEL_GEN(dev_priv) < 9 && state->legacy_cursor_update) { |
12532 | struct intel_crtc_state *new_crtc_state; | |
12533 | struct intel_crtc *crtc; | |
12534 | int i; | |
12535 | ||
12536 | for_each_new_intel_crtc_in_state(intel_state, crtc, new_crtc_state, i) | |
12537 | if (new_crtc_state->wm.need_postvbl_update || | |
12538 | new_crtc_state->update_wm_post) | |
12539 | state->legacy_cursor_update = false; | |
12540 | } | |
440df938 | 12541 | |
3cf50c63 ML |
12542 | ret = intel_atomic_prepare_commit(dev, state); |
12543 | if (ret) { | |
12544 | DRM_DEBUG_ATOMIC("Preparing state failed with %i\n", ret); | |
12545 | i915_sw_fence_commit(&intel_state->commit_ready); | |
12546 | return ret; | |
12547 | } | |
12548 | ||
12549 | ret = drm_atomic_helper_setup_commit(state, nonblock); | |
12550 | if (!ret) | |
12551 | ret = drm_atomic_helper_swap_state(state, true); | |
12552 | ||
0806f4ee ML |
12553 | if (ret) { |
12554 | i915_sw_fence_commit(&intel_state->commit_ready); | |
12555 | ||
0806f4ee | 12556 | drm_atomic_helper_cleanup_planes(dev, state); |
0806f4ee ML |
12557 | return ret; |
12558 | } | |
94f05024 | 12559 | dev_priv->wm.distrust_bios_wm = false; |
3c0fb588 | 12560 | intel_shared_dpll_swap_state(state); |
6c9c1b38 | 12561 | intel_atomic_track_fbs(state); |
94f05024 | 12562 | |
c3b32658 | 12563 | if (intel_state->modeset) { |
d305e061 VS |
12564 | memcpy(dev_priv->min_cdclk, intel_state->min_cdclk, |
12565 | sizeof(intel_state->min_cdclk)); | |
c3b32658 | 12566 | dev_priv->active_crtcs = intel_state->active_crtcs; |
bb0f4aab VS |
12567 | dev_priv->cdclk.logical = intel_state->cdclk.logical; |
12568 | dev_priv->cdclk.actual = intel_state->cdclk.actual; | |
c3b32658 ML |
12569 | } |
12570 | ||
0853695c | 12571 | drm_atomic_state_get(state); |
42b062b0 | 12572 | INIT_WORK(&state->commit_work, intel_atomic_commit_work); |
c004a90b CW |
12573 | |
12574 | i915_sw_fence_commit(&intel_state->commit_ready); | |
42b062b0 DV |
12575 | if (nonblock) |
12576 | queue_work(system_unbound_wq, &state->commit_work); | |
12577 | else | |
94f05024 | 12578 | intel_atomic_commit_tail(state); |
42b062b0 | 12579 | |
75714940 | 12580 | |
74c090b1 | 12581 | return 0; |
7f27126e JB |
12582 | } |
12583 | ||
f6e5b160 | 12584 | static const struct drm_crtc_funcs intel_crtc_funcs = { |
3fab2f09 | 12585 | .gamma_set = drm_atomic_helper_legacy_gamma_set, |
74c090b1 | 12586 | .set_config = drm_atomic_helper_set_config, |
f6e5b160 | 12587 | .destroy = intel_crtc_destroy, |
4c01ded5 | 12588 | .page_flip = drm_atomic_helper_page_flip, |
1356837e MR |
12589 | .atomic_duplicate_state = intel_crtc_duplicate_state, |
12590 | .atomic_destroy_state = intel_crtc_destroy_state, | |
8c6b709d | 12591 | .set_crc_source = intel_crtc_set_crc_source, |
f6e5b160 CW |
12592 | }; |
12593 | ||
74d290f8 CW |
12594 | struct wait_rps_boost { |
12595 | struct wait_queue_entry wait; | |
12596 | ||
12597 | struct drm_crtc *crtc; | |
12598 | struct drm_i915_gem_request *request; | |
12599 | }; | |
12600 | ||
12601 | static int do_rps_boost(struct wait_queue_entry *_wait, | |
12602 | unsigned mode, int sync, void *key) | |
12603 | { | |
12604 | struct wait_rps_boost *wait = container_of(_wait, typeof(*wait), wait); | |
12605 | struct drm_i915_gem_request *rq = wait->request; | |
12606 | ||
12607 | gen6_rps_boost(rq, NULL); | |
12608 | i915_gem_request_put(rq); | |
12609 | ||
12610 | drm_crtc_vblank_put(wait->crtc); | |
12611 | ||
12612 | list_del(&wait->wait.entry); | |
12613 | kfree(wait); | |
12614 | return 1; | |
12615 | } | |
12616 | ||
12617 | static void add_rps_boost_after_vblank(struct drm_crtc *crtc, | |
12618 | struct dma_fence *fence) | |
12619 | { | |
12620 | struct wait_rps_boost *wait; | |
12621 | ||
12622 | if (!dma_fence_is_i915(fence)) | |
12623 | return; | |
12624 | ||
12625 | if (INTEL_GEN(to_i915(crtc->dev)) < 6) | |
12626 | return; | |
12627 | ||
12628 | if (drm_crtc_vblank_get(crtc)) | |
12629 | return; | |
12630 | ||
12631 | wait = kmalloc(sizeof(*wait), GFP_KERNEL); | |
12632 | if (!wait) { | |
12633 | drm_crtc_vblank_put(crtc); | |
12634 | return; | |
12635 | } | |
12636 | ||
12637 | wait->request = to_request(dma_fence_get(fence)); | |
12638 | wait->crtc = crtc; | |
12639 | ||
12640 | wait->wait.func = do_rps_boost; | |
12641 | wait->wait.flags = 0; | |
12642 | ||
12643 | add_wait_queue(drm_crtc_vblank_waitqueue(crtc), &wait->wait); | |
12644 | } | |
12645 | ||
6beb8c23 MR |
12646 | /** |
12647 | * intel_prepare_plane_fb - Prepare fb for usage on plane | |
12648 | * @plane: drm plane to prepare for | |
12649 | * @fb: framebuffer to prepare for presentation | |
12650 | * | |
12651 | * Prepares a framebuffer for usage on a display plane. Generally this | |
12652 | * involves pinning the underlying object and updating the frontbuffer tracking | |
12653 | * bits. Some older platforms need special physical address handling for | |
12654 | * cursor planes. | |
12655 | * | |
f935675f ML |
12656 | * Must be called with struct_mutex held. |
12657 | * | |
6beb8c23 MR |
12658 | * Returns 0 on success, negative error code on failure. |
12659 | */ | |
12660 | int | |
12661 | intel_prepare_plane_fb(struct drm_plane *plane, | |
1832040d | 12662 | struct drm_plane_state *new_state) |
465c120c | 12663 | { |
c004a90b CW |
12664 | struct intel_atomic_state *intel_state = |
12665 | to_intel_atomic_state(new_state->state); | |
b7f05d4a | 12666 | struct drm_i915_private *dev_priv = to_i915(plane->dev); |
844f9111 | 12667 | struct drm_framebuffer *fb = new_state->fb; |
6beb8c23 | 12668 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
1ee49399 | 12669 | struct drm_i915_gem_object *old_obj = intel_fb_obj(plane->state->fb); |
c004a90b | 12670 | int ret; |
465c120c | 12671 | |
5008e874 ML |
12672 | if (old_obj) { |
12673 | struct drm_crtc_state *crtc_state = | |
c004a90b CW |
12674 | drm_atomic_get_existing_crtc_state(new_state->state, |
12675 | plane->state->crtc); | |
5008e874 ML |
12676 | |
12677 | /* Big Hammer, we also need to ensure that any pending | |
12678 | * MI_WAIT_FOR_EVENT inside a user batch buffer on the | |
12679 | * current scanout is retired before unpinning the old | |
12680 | * framebuffer. Note that we rely on userspace rendering | |
12681 | * into the buffer attached to the pipe they are waiting | |
12682 | * on. If not, userspace generates a GPU hang with IPEHR | |
12683 | * point to the MI_WAIT_FOR_EVENT. | |
12684 | * | |
12685 | * This should only fail upon a hung GPU, in which case we | |
12686 | * can safely continue. | |
12687 | */ | |
c004a90b CW |
12688 | if (needs_modeset(crtc_state)) { |
12689 | ret = i915_sw_fence_await_reservation(&intel_state->commit_ready, | |
12690 | old_obj->resv, NULL, | |
12691 | false, 0, | |
12692 | GFP_KERNEL); | |
12693 | if (ret < 0) | |
12694 | return ret; | |
f4457ae7 | 12695 | } |
5008e874 ML |
12696 | } |
12697 | ||
c004a90b CW |
12698 | if (new_state->fence) { /* explicit fencing */ |
12699 | ret = i915_sw_fence_await_dma_fence(&intel_state->commit_ready, | |
12700 | new_state->fence, | |
12701 | I915_FENCE_TIMEOUT, | |
12702 | GFP_KERNEL); | |
12703 | if (ret < 0) | |
12704 | return ret; | |
12705 | } | |
12706 | ||
c37efb99 CW |
12707 | if (!obj) |
12708 | return 0; | |
12709 | ||
4d3088c7 | 12710 | ret = i915_gem_object_pin_pages(obj); |
fd70075f CW |
12711 | if (ret) |
12712 | return ret; | |
12713 | ||
4d3088c7 CW |
12714 | ret = mutex_lock_interruptible(&dev_priv->drm.struct_mutex); |
12715 | if (ret) { | |
12716 | i915_gem_object_unpin_pages(obj); | |
12717 | return ret; | |
12718 | } | |
12719 | ||
fd70075f CW |
12720 | if (plane->type == DRM_PLANE_TYPE_CURSOR && |
12721 | INTEL_INFO(dev_priv)->cursor_needs_physical) { | |
12722 | const int align = intel_cursor_alignment(dev_priv); | |
12723 | ||
12724 | ret = i915_gem_object_attach_phys(obj, align); | |
12725 | } else { | |
12726 | struct i915_vma *vma; | |
12727 | ||
12728 | vma = intel_pin_and_fence_fb_obj(fb, new_state->rotation); | |
12729 | if (!IS_ERR(vma)) | |
12730 | to_intel_plane_state(new_state)->vma = vma; | |
12731 | else | |
12732 | ret = PTR_ERR(vma); | |
12733 | } | |
12734 | ||
12735 | i915_gem_object_wait_priority(obj, 0, I915_PRIORITY_DISPLAY); | |
12736 | ||
12737 | mutex_unlock(&dev_priv->drm.struct_mutex); | |
4d3088c7 | 12738 | i915_gem_object_unpin_pages(obj); |
fd70075f CW |
12739 | if (ret) |
12740 | return ret; | |
12741 | ||
c004a90b | 12742 | if (!new_state->fence) { /* implicit fencing */ |
74d290f8 CW |
12743 | struct dma_fence *fence; |
12744 | ||
c004a90b CW |
12745 | ret = i915_sw_fence_await_reservation(&intel_state->commit_ready, |
12746 | obj->resv, NULL, | |
12747 | false, I915_FENCE_TIMEOUT, | |
12748 | GFP_KERNEL); | |
12749 | if (ret < 0) | |
12750 | return ret; | |
74d290f8 CW |
12751 | |
12752 | fence = reservation_object_get_excl_rcu(obj->resv); | |
12753 | if (fence) { | |
12754 | add_rps_boost_after_vblank(new_state->crtc, fence); | |
12755 | dma_fence_put(fence); | |
12756 | } | |
12757 | } else { | |
12758 | add_rps_boost_after_vblank(new_state->crtc, new_state->fence); | |
c004a90b | 12759 | } |
5a21b665 | 12760 | |
d07f0e59 | 12761 | return 0; |
6beb8c23 MR |
12762 | } |
12763 | ||
38f3ce3a MR |
12764 | /** |
12765 | * intel_cleanup_plane_fb - Cleans up an fb after plane use | |
12766 | * @plane: drm plane to clean up for | |
12767 | * @fb: old framebuffer that was on plane | |
12768 | * | |
12769 | * Cleans up a framebuffer that has just been removed from a plane. | |
f935675f ML |
12770 | * |
12771 | * Must be called with struct_mutex held. | |
38f3ce3a MR |
12772 | */ |
12773 | void | |
12774 | intel_cleanup_plane_fb(struct drm_plane *plane, | |
1832040d | 12775 | struct drm_plane_state *old_state) |
38f3ce3a | 12776 | { |
be1e3415 | 12777 | struct i915_vma *vma; |
38f3ce3a | 12778 | |
be1e3415 CW |
12779 | /* Should only be called after a successful intel_prepare_plane_fb()! */ |
12780 | vma = fetch_and_zero(&to_intel_plane_state(old_state)->vma); | |
fd70075f CW |
12781 | if (vma) { |
12782 | mutex_lock(&plane->dev->struct_mutex); | |
be1e3415 | 12783 | intel_unpin_fb_vma(vma); |
fd70075f CW |
12784 | mutex_unlock(&plane->dev->struct_mutex); |
12785 | } | |
465c120c MR |
12786 | } |
12787 | ||
6156a456 CK |
12788 | int |
12789 | skl_max_scale(struct intel_crtc *intel_crtc, struct intel_crtc_state *crtc_state) | |
12790 | { | |
5b7280f0 | 12791 | struct drm_i915_private *dev_priv; |
6156a456 | 12792 | int max_scale; |
5b7280f0 | 12793 | int crtc_clock, max_dotclk; |
6156a456 | 12794 | |
bf8a0af0 | 12795 | if (!intel_crtc || !crtc_state->base.enable) |
6156a456 CK |
12796 | return DRM_PLANE_HELPER_NO_SCALING; |
12797 | ||
5b7280f0 ACO |
12798 | dev_priv = to_i915(intel_crtc->base.dev); |
12799 | ||
6156a456 | 12800 | crtc_clock = crtc_state->base.adjusted_mode.crtc_clock; |
5b7280f0 ACO |
12801 | max_dotclk = to_intel_atomic_state(crtc_state->base.state)->cdclk.logical.cdclk; |
12802 | ||
12803 | if (IS_GEMINILAKE(dev_priv)) | |
12804 | max_dotclk *= 2; | |
6156a456 | 12805 | |
5b7280f0 | 12806 | if (WARN_ON_ONCE(!crtc_clock || max_dotclk < crtc_clock)) |
6156a456 CK |
12807 | return DRM_PLANE_HELPER_NO_SCALING; |
12808 | ||
12809 | /* | |
12810 | * skl max scale is lower of: | |
12811 | * close to 3 but not 3, -1 is for that purpose | |
12812 | * or | |
12813 | * cdclk/crtc_clock | |
12814 | */ | |
5b7280f0 ACO |
12815 | max_scale = min((1 << 16) * 3 - 1, |
12816 | (1 << 8) * ((max_dotclk << 8) / crtc_clock)); | |
6156a456 CK |
12817 | |
12818 | return max_scale; | |
12819 | } | |
12820 | ||
465c120c | 12821 | static int |
282dbf9b | 12822 | intel_check_primary_plane(struct intel_plane *plane, |
061e4b8d | 12823 | struct intel_crtc_state *crtc_state, |
3c692a41 GP |
12824 | struct intel_plane_state *state) |
12825 | { | |
282dbf9b | 12826 | struct drm_i915_private *dev_priv = to_i915(plane->base.dev); |
2b875c22 | 12827 | struct drm_crtc *crtc = state->base.crtc; |
6156a456 | 12828 | int min_scale = DRM_PLANE_HELPER_NO_SCALING; |
061e4b8d ML |
12829 | int max_scale = DRM_PLANE_HELPER_NO_SCALING; |
12830 | bool can_position = false; | |
b63a16f6 | 12831 | int ret; |
465c120c | 12832 | |
b63a16f6 | 12833 | if (INTEL_GEN(dev_priv) >= 9) { |
693bdc28 VS |
12834 | /* use scaler when colorkey is not required */ |
12835 | if (state->ckey.flags == I915_SET_COLORKEY_NONE) { | |
12836 | min_scale = 1; | |
12837 | max_scale = skl_max_scale(to_intel_crtc(crtc), crtc_state); | |
12838 | } | |
d8106366 | 12839 | can_position = true; |
6156a456 | 12840 | } |
d8106366 | 12841 | |
cc926387 DV |
12842 | ret = drm_plane_helper_check_state(&state->base, |
12843 | &state->clip, | |
12844 | min_scale, max_scale, | |
12845 | can_position, true); | |
b63a16f6 VS |
12846 | if (ret) |
12847 | return ret; | |
12848 | ||
cc926387 | 12849 | if (!state->base.fb) |
b63a16f6 VS |
12850 | return 0; |
12851 | ||
12852 | if (INTEL_GEN(dev_priv) >= 9) { | |
12853 | ret = skl_check_plane_surface(state); | |
12854 | if (ret) | |
12855 | return ret; | |
a0864d59 VS |
12856 | |
12857 | state->ctl = skl_plane_ctl(crtc_state, state); | |
12858 | } else { | |
5b7fcc44 VS |
12859 | ret = i9xx_check_plane_surface(state); |
12860 | if (ret) | |
12861 | return ret; | |
12862 | ||
a0864d59 | 12863 | state->ctl = i9xx_plane_ctl(crtc_state, state); |
b63a16f6 VS |
12864 | } |
12865 | ||
12866 | return 0; | |
14af293f GP |
12867 | } |
12868 | ||
5a21b665 DV |
12869 | static void intel_begin_crtc_commit(struct drm_crtc *crtc, |
12870 | struct drm_crtc_state *old_crtc_state) | |
12871 | { | |
12872 | struct drm_device *dev = crtc->dev; | |
62e0fb88 | 12873 | struct drm_i915_private *dev_priv = to_i915(dev); |
5a21b665 | 12874 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
ccf010fb | 12875 | struct intel_crtc_state *old_intel_cstate = |
5a21b665 | 12876 | to_intel_crtc_state(old_crtc_state); |
ccf010fb ML |
12877 | struct intel_atomic_state *old_intel_state = |
12878 | to_intel_atomic_state(old_crtc_state->state); | |
d3a8fb32 VS |
12879 | struct intel_crtc_state *intel_cstate = |
12880 | intel_atomic_get_new_crtc_state(old_intel_state, intel_crtc); | |
12881 | bool modeset = needs_modeset(&intel_cstate->base); | |
5a21b665 | 12882 | |
567f0792 ML |
12883 | if (!modeset && |
12884 | (intel_cstate->base.color_mgmt_changed || | |
12885 | intel_cstate->update_pipe)) { | |
5c857e60 VS |
12886 | intel_color_set_csc(&intel_cstate->base); |
12887 | intel_color_load_luts(&intel_cstate->base); | |
567f0792 ML |
12888 | } |
12889 | ||
5a21b665 | 12890 | /* Perform vblank evasion around commit operation */ |
d3a8fb32 | 12891 | intel_pipe_update_start(intel_cstate); |
5a21b665 DV |
12892 | |
12893 | if (modeset) | |
e62929b3 | 12894 | goto out; |
5a21b665 | 12895 | |
ccf010fb | 12896 | if (intel_cstate->update_pipe) |
1a15b77b | 12897 | intel_update_pipe_config(old_intel_cstate, intel_cstate); |
ccf010fb | 12898 | else if (INTEL_GEN(dev_priv) >= 9) |
5a21b665 | 12899 | skl_detach_scalers(intel_crtc); |
62e0fb88 | 12900 | |
e62929b3 | 12901 | out: |
ccf010fb ML |
12902 | if (dev_priv->display.atomic_update_watermarks) |
12903 | dev_priv->display.atomic_update_watermarks(old_intel_state, | |
12904 | intel_cstate); | |
5a21b665 DV |
12905 | } |
12906 | ||
12907 | static void intel_finish_crtc_commit(struct drm_crtc *crtc, | |
12908 | struct drm_crtc_state *old_crtc_state) | |
12909 | { | |
12910 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
d3a8fb32 VS |
12911 | struct intel_atomic_state *old_intel_state = |
12912 | to_intel_atomic_state(old_crtc_state->state); | |
12913 | struct intel_crtc_state *new_crtc_state = | |
12914 | intel_atomic_get_new_crtc_state(old_intel_state, intel_crtc); | |
5a21b665 | 12915 | |
d3a8fb32 | 12916 | intel_pipe_update_end(new_crtc_state); |
5a21b665 DV |
12917 | } |
12918 | ||
cf4c7c12 | 12919 | /** |
4a3b8769 MR |
12920 | * intel_plane_destroy - destroy a plane |
12921 | * @plane: plane to destroy | |
cf4c7c12 | 12922 | * |
4a3b8769 MR |
12923 | * Common destruction function for all types of planes (primary, cursor, |
12924 | * sprite). | |
cf4c7c12 | 12925 | */ |
4a3b8769 | 12926 | void intel_plane_destroy(struct drm_plane *plane) |
465c120c | 12927 | { |
465c120c | 12928 | drm_plane_cleanup(plane); |
69ae561f | 12929 | kfree(to_intel_plane(plane)); |
465c120c MR |
12930 | } |
12931 | ||
714244e2 BW |
12932 | static bool i8xx_mod_supported(uint32_t format, uint64_t modifier) |
12933 | { | |
12934 | switch (format) { | |
12935 | case DRM_FORMAT_C8: | |
12936 | case DRM_FORMAT_RGB565: | |
12937 | case DRM_FORMAT_XRGB1555: | |
12938 | case DRM_FORMAT_XRGB8888: | |
12939 | return modifier == DRM_FORMAT_MOD_LINEAR || | |
12940 | modifier == I915_FORMAT_MOD_X_TILED; | |
12941 | default: | |
12942 | return false; | |
12943 | } | |
12944 | } | |
12945 | ||
12946 | static bool i965_mod_supported(uint32_t format, uint64_t modifier) | |
12947 | { | |
12948 | switch (format) { | |
12949 | case DRM_FORMAT_C8: | |
12950 | case DRM_FORMAT_RGB565: | |
12951 | case DRM_FORMAT_XRGB8888: | |
12952 | case DRM_FORMAT_XBGR8888: | |
12953 | case DRM_FORMAT_XRGB2101010: | |
12954 | case DRM_FORMAT_XBGR2101010: | |
12955 | return modifier == DRM_FORMAT_MOD_LINEAR || | |
12956 | modifier == I915_FORMAT_MOD_X_TILED; | |
12957 | default: | |
12958 | return false; | |
12959 | } | |
12960 | } | |
12961 | ||
12962 | static bool skl_mod_supported(uint32_t format, uint64_t modifier) | |
12963 | { | |
12964 | switch (format) { | |
12965 | case DRM_FORMAT_XRGB8888: | |
12966 | case DRM_FORMAT_XBGR8888: | |
12967 | case DRM_FORMAT_ARGB8888: | |
12968 | case DRM_FORMAT_ABGR8888: | |
12969 | if (modifier == I915_FORMAT_MOD_Yf_TILED_CCS || | |
12970 | modifier == I915_FORMAT_MOD_Y_TILED_CCS) | |
12971 | return true; | |
12972 | /* fall through */ | |
12973 | case DRM_FORMAT_RGB565: | |
12974 | case DRM_FORMAT_XRGB2101010: | |
12975 | case DRM_FORMAT_XBGR2101010: | |
12976 | case DRM_FORMAT_YUYV: | |
12977 | case DRM_FORMAT_YVYU: | |
12978 | case DRM_FORMAT_UYVY: | |
12979 | case DRM_FORMAT_VYUY: | |
12980 | if (modifier == I915_FORMAT_MOD_Yf_TILED) | |
12981 | return true; | |
12982 | /* fall through */ | |
12983 | case DRM_FORMAT_C8: | |
12984 | if (modifier == DRM_FORMAT_MOD_LINEAR || | |
12985 | modifier == I915_FORMAT_MOD_X_TILED || | |
12986 | modifier == I915_FORMAT_MOD_Y_TILED) | |
12987 | return true; | |
12988 | /* fall through */ | |
12989 | default: | |
12990 | return false; | |
12991 | } | |
12992 | } | |
12993 | ||
12994 | static bool intel_primary_plane_format_mod_supported(struct drm_plane *plane, | |
12995 | uint32_t format, | |
12996 | uint64_t modifier) | |
12997 | { | |
12998 | struct drm_i915_private *dev_priv = to_i915(plane->dev); | |
12999 | ||
13000 | if (WARN_ON(modifier == DRM_FORMAT_MOD_INVALID)) | |
13001 | return false; | |
13002 | ||
13003 | if ((modifier >> 56) != DRM_FORMAT_MOD_VENDOR_INTEL && | |
13004 | modifier != DRM_FORMAT_MOD_LINEAR) | |
13005 | return false; | |
13006 | ||
13007 | if (INTEL_GEN(dev_priv) >= 9) | |
13008 | return skl_mod_supported(format, modifier); | |
13009 | else if (INTEL_GEN(dev_priv) >= 4) | |
13010 | return i965_mod_supported(format, modifier); | |
13011 | else | |
13012 | return i8xx_mod_supported(format, modifier); | |
13013 | ||
13014 | unreachable(); | |
13015 | } | |
13016 | ||
13017 | static bool intel_cursor_plane_format_mod_supported(struct drm_plane *plane, | |
13018 | uint32_t format, | |
13019 | uint64_t modifier) | |
13020 | { | |
13021 | if (WARN_ON(modifier == DRM_FORMAT_MOD_INVALID)) | |
13022 | return false; | |
13023 | ||
13024 | return modifier == DRM_FORMAT_MOD_LINEAR && format == DRM_FORMAT_ARGB8888; | |
13025 | } | |
13026 | ||
13027 | static struct drm_plane_funcs intel_plane_funcs = { | |
70a101f8 MR |
13028 | .update_plane = drm_atomic_helper_update_plane, |
13029 | .disable_plane = drm_atomic_helper_disable_plane, | |
3d7d6510 | 13030 | .destroy = intel_plane_destroy, |
a98b3431 MR |
13031 | .atomic_get_property = intel_plane_atomic_get_property, |
13032 | .atomic_set_property = intel_plane_atomic_set_property, | |
ea2c67bb MR |
13033 | .atomic_duplicate_state = intel_plane_duplicate_state, |
13034 | .atomic_destroy_state = intel_plane_destroy_state, | |
714244e2 | 13035 | .format_mod_supported = intel_primary_plane_format_mod_supported, |
465c120c MR |
13036 | }; |
13037 | ||
f79f2692 ML |
13038 | static int |
13039 | intel_legacy_cursor_update(struct drm_plane *plane, | |
13040 | struct drm_crtc *crtc, | |
13041 | struct drm_framebuffer *fb, | |
13042 | int crtc_x, int crtc_y, | |
13043 | unsigned int crtc_w, unsigned int crtc_h, | |
13044 | uint32_t src_x, uint32_t src_y, | |
34a2ab5e DV |
13045 | uint32_t src_w, uint32_t src_h, |
13046 | struct drm_modeset_acquire_ctx *ctx) | |
f79f2692 ML |
13047 | { |
13048 | struct drm_i915_private *dev_priv = to_i915(crtc->dev); | |
13049 | int ret; | |
13050 | struct drm_plane_state *old_plane_state, *new_plane_state; | |
13051 | struct intel_plane *intel_plane = to_intel_plane(plane); | |
13052 | struct drm_framebuffer *old_fb; | |
13053 | struct drm_crtc_state *crtc_state = crtc->state; | |
fd70075f | 13054 | struct i915_vma *old_vma, *vma; |
f79f2692 ML |
13055 | |
13056 | /* | |
13057 | * When crtc is inactive or there is a modeset pending, | |
13058 | * wait for it to complete in the slowpath | |
13059 | */ | |
13060 | if (!crtc_state->active || needs_modeset(crtc_state) || | |
13061 | to_intel_crtc_state(crtc_state)->update_pipe) | |
13062 | goto slow; | |
13063 | ||
13064 | old_plane_state = plane->state; | |
669c9215 ML |
13065 | /* |
13066 | * Don't do an async update if there is an outstanding commit modifying | |
13067 | * the plane. This prevents our async update's changes from getting | |
13068 | * overridden by a previous synchronous update's state. | |
13069 | */ | |
13070 | if (old_plane_state->commit && | |
13071 | !try_wait_for_completion(&old_plane_state->commit->hw_done)) | |
13072 | goto slow; | |
f79f2692 ML |
13073 | |
13074 | /* | |
13075 | * If any parameters change that may affect watermarks, | |
13076 | * take the slowpath. Only changing fb or position should be | |
13077 | * in the fastpath. | |
13078 | */ | |
13079 | if (old_plane_state->crtc != crtc || | |
13080 | old_plane_state->src_w != src_w || | |
13081 | old_plane_state->src_h != src_h || | |
13082 | old_plane_state->crtc_w != crtc_w || | |
13083 | old_plane_state->crtc_h != crtc_h || | |
a5509abd | 13084 | !old_plane_state->fb != !fb) |
f79f2692 ML |
13085 | goto slow; |
13086 | ||
13087 | new_plane_state = intel_plane_duplicate_state(plane); | |
13088 | if (!new_plane_state) | |
13089 | return -ENOMEM; | |
13090 | ||
13091 | drm_atomic_set_fb_for_plane(new_plane_state, fb); | |
13092 | ||
13093 | new_plane_state->src_x = src_x; | |
13094 | new_plane_state->src_y = src_y; | |
13095 | new_plane_state->src_w = src_w; | |
13096 | new_plane_state->src_h = src_h; | |
13097 | new_plane_state->crtc_x = crtc_x; | |
13098 | new_plane_state->crtc_y = crtc_y; | |
13099 | new_plane_state->crtc_w = crtc_w; | |
13100 | new_plane_state->crtc_h = crtc_h; | |
13101 | ||
13102 | ret = intel_plane_atomic_check_with_state(to_intel_crtc_state(crtc->state), | |
b2b55502 VS |
13103 | to_intel_crtc_state(crtc->state), /* FIXME need a new crtc state? */ |
13104 | to_intel_plane_state(plane->state), | |
f79f2692 ML |
13105 | to_intel_plane_state(new_plane_state)); |
13106 | if (ret) | |
13107 | goto out_free; | |
13108 | ||
f79f2692 ML |
13109 | ret = mutex_lock_interruptible(&dev_priv->drm.struct_mutex); |
13110 | if (ret) | |
13111 | goto out_free; | |
13112 | ||
13113 | if (INTEL_INFO(dev_priv)->cursor_needs_physical) { | |
fabac484 | 13114 | int align = intel_cursor_alignment(dev_priv); |
f79f2692 ML |
13115 | |
13116 | ret = i915_gem_object_attach_phys(intel_fb_obj(fb), align); | |
13117 | if (ret) { | |
13118 | DRM_DEBUG_KMS("failed to attach phys object\n"); | |
13119 | goto out_unlock; | |
13120 | } | |
13121 | } else { | |
f79f2692 ML |
13122 | vma = intel_pin_and_fence_fb_obj(fb, new_plane_state->rotation); |
13123 | if (IS_ERR(vma)) { | |
13124 | DRM_DEBUG_KMS("failed to pin object\n"); | |
13125 | ||
13126 | ret = PTR_ERR(vma); | |
13127 | goto out_unlock; | |
13128 | } | |
be1e3415 CW |
13129 | |
13130 | to_intel_plane_state(new_plane_state)->vma = vma; | |
f79f2692 ML |
13131 | } |
13132 | ||
13133 | old_fb = old_plane_state->fb; | |
13134 | ||
13135 | i915_gem_track_fb(intel_fb_obj(old_fb), intel_fb_obj(fb), | |
13136 | intel_plane->frontbuffer_bit); | |
13137 | ||
13138 | /* Swap plane state */ | |
669c9215 | 13139 | plane->state = new_plane_state; |
f79f2692 | 13140 | |
72259536 VS |
13141 | if (plane->state->visible) { |
13142 | trace_intel_update_plane(plane, to_intel_crtc(crtc)); | |
282dbf9b | 13143 | intel_plane->update_plane(intel_plane, |
a5509abd VS |
13144 | to_intel_crtc_state(crtc->state), |
13145 | to_intel_plane_state(plane->state)); | |
72259536 VS |
13146 | } else { |
13147 | trace_intel_disable_plane(plane, to_intel_crtc(crtc)); | |
282dbf9b | 13148 | intel_plane->disable_plane(intel_plane, to_intel_crtc(crtc)); |
72259536 | 13149 | } |
f79f2692 | 13150 | |
669c9215 | 13151 | old_vma = fetch_and_zero(&to_intel_plane_state(old_plane_state)->vma); |
fd70075f CW |
13152 | if (old_vma) |
13153 | intel_unpin_fb_vma(old_vma); | |
f79f2692 ML |
13154 | |
13155 | out_unlock: | |
13156 | mutex_unlock(&dev_priv->drm.struct_mutex); | |
13157 | out_free: | |
669c9215 ML |
13158 | if (ret) |
13159 | intel_plane_destroy_state(plane, new_plane_state); | |
13160 | else | |
13161 | intel_plane_destroy_state(plane, old_plane_state); | |
f79f2692 ML |
13162 | return ret; |
13163 | ||
f79f2692 ML |
13164 | slow: |
13165 | return drm_atomic_helper_update_plane(plane, crtc, fb, | |
13166 | crtc_x, crtc_y, crtc_w, crtc_h, | |
34a2ab5e | 13167 | src_x, src_y, src_w, src_h, ctx); |
f79f2692 ML |
13168 | } |
13169 | ||
13170 | static const struct drm_plane_funcs intel_cursor_plane_funcs = { | |
13171 | .update_plane = intel_legacy_cursor_update, | |
13172 | .disable_plane = drm_atomic_helper_disable_plane, | |
13173 | .destroy = intel_plane_destroy, | |
f79f2692 ML |
13174 | .atomic_get_property = intel_plane_atomic_get_property, |
13175 | .atomic_set_property = intel_plane_atomic_set_property, | |
13176 | .atomic_duplicate_state = intel_plane_duplicate_state, | |
13177 | .atomic_destroy_state = intel_plane_destroy_state, | |
714244e2 | 13178 | .format_mod_supported = intel_cursor_plane_format_mod_supported, |
f79f2692 ML |
13179 | }; |
13180 | ||
b079bd17 | 13181 | static struct intel_plane * |
580503c7 | 13182 | intel_primary_plane_create(struct drm_i915_private *dev_priv, enum pipe pipe) |
465c120c | 13183 | { |
fca0ce2a VS |
13184 | struct intel_plane *primary = NULL; |
13185 | struct intel_plane_state *state = NULL; | |
465c120c | 13186 | const uint32_t *intel_primary_formats; |
93ca7e00 | 13187 | unsigned int supported_rotations; |
45e3743a | 13188 | unsigned int num_formats; |
714244e2 | 13189 | const uint64_t *modifiers; |
fca0ce2a | 13190 | int ret; |
465c120c MR |
13191 | |
13192 | primary = kzalloc(sizeof(*primary), GFP_KERNEL); | |
b079bd17 VS |
13193 | if (!primary) { |
13194 | ret = -ENOMEM; | |
fca0ce2a | 13195 | goto fail; |
b079bd17 | 13196 | } |
465c120c | 13197 | |
8e7d688b | 13198 | state = intel_create_plane_state(&primary->base); |
b079bd17 VS |
13199 | if (!state) { |
13200 | ret = -ENOMEM; | |
fca0ce2a | 13201 | goto fail; |
b079bd17 VS |
13202 | } |
13203 | ||
8e7d688b | 13204 | primary->base.state = &state->base; |
ea2c67bb | 13205 | |
465c120c MR |
13206 | primary->can_scale = false; |
13207 | primary->max_downscale = 1; | |
580503c7 | 13208 | if (INTEL_GEN(dev_priv) >= 9) { |
6156a456 | 13209 | primary->can_scale = true; |
af99ceda | 13210 | state->scaler_id = -1; |
6156a456 | 13211 | } |
465c120c | 13212 | primary->pipe = pipe; |
e3c566df VS |
13213 | /* |
13214 | * On gen2/3 only plane A can do FBC, but the panel fitter and LVDS | |
13215 | * port is hooked to pipe B. Hence we want plane A feeding pipe B. | |
13216 | */ | |
13217 | if (HAS_FBC(dev_priv) && INTEL_GEN(dev_priv) < 4) | |
13218 | primary->plane = (enum plane) !pipe; | |
13219 | else | |
13220 | primary->plane = (enum plane) pipe; | |
b14e5848 | 13221 | primary->id = PLANE_PRIMARY; |
a9ff8714 | 13222 | primary->frontbuffer_bit = INTEL_FRONTBUFFER_PRIMARY(pipe); |
c59cb179 | 13223 | primary->check_plane = intel_check_primary_plane; |
465c120c | 13224 | |
714244e2 | 13225 | if (INTEL_GEN(dev_priv) >= 10 || IS_GEMINILAKE(dev_priv)) { |
6c0fd451 DL |
13226 | intel_primary_formats = skl_primary_formats; |
13227 | num_formats = ARRAY_SIZE(skl_primary_formats); | |
714244e2 BW |
13228 | modifiers = skl_format_modifiers_ccs; |
13229 | ||
13230 | primary->update_plane = skylake_update_primary_plane; | |
13231 | primary->disable_plane = skylake_disable_primary_plane; | |
13232 | } else if (INTEL_GEN(dev_priv) >= 9) { | |
13233 | intel_primary_formats = skl_primary_formats; | |
13234 | num_formats = ARRAY_SIZE(skl_primary_formats); | |
13235 | if (pipe < PIPE_C) | |
13236 | modifiers = skl_format_modifiers_ccs; | |
13237 | else | |
13238 | modifiers = skl_format_modifiers_noccs; | |
a8d201af ML |
13239 | |
13240 | primary->update_plane = skylake_update_primary_plane; | |
13241 | primary->disable_plane = skylake_disable_primary_plane; | |
580503c7 | 13242 | } else if (INTEL_GEN(dev_priv) >= 4) { |
568db4f2 DL |
13243 | intel_primary_formats = i965_primary_formats; |
13244 | num_formats = ARRAY_SIZE(i965_primary_formats); | |
714244e2 | 13245 | modifiers = i9xx_format_modifiers; |
a8d201af ML |
13246 | |
13247 | primary->update_plane = i9xx_update_primary_plane; | |
13248 | primary->disable_plane = i9xx_disable_primary_plane; | |
6c0fd451 DL |
13249 | } else { |
13250 | intel_primary_formats = i8xx_primary_formats; | |
13251 | num_formats = ARRAY_SIZE(i8xx_primary_formats); | |
714244e2 | 13252 | modifiers = i9xx_format_modifiers; |
a8d201af ML |
13253 | |
13254 | primary->update_plane = i9xx_update_primary_plane; | |
13255 | primary->disable_plane = i9xx_disable_primary_plane; | |
465c120c MR |
13256 | } |
13257 | ||
580503c7 VS |
13258 | if (INTEL_GEN(dev_priv) >= 9) |
13259 | ret = drm_universal_plane_init(&dev_priv->drm, &primary->base, | |
13260 | 0, &intel_plane_funcs, | |
38573dc1 | 13261 | intel_primary_formats, num_formats, |
714244e2 | 13262 | modifiers, |
38573dc1 VS |
13263 | DRM_PLANE_TYPE_PRIMARY, |
13264 | "plane 1%c", pipe_name(pipe)); | |
9beb5fea | 13265 | else if (INTEL_GEN(dev_priv) >= 5 || IS_G4X(dev_priv)) |
580503c7 VS |
13266 | ret = drm_universal_plane_init(&dev_priv->drm, &primary->base, |
13267 | 0, &intel_plane_funcs, | |
38573dc1 | 13268 | intel_primary_formats, num_formats, |
714244e2 | 13269 | modifiers, |
38573dc1 VS |
13270 | DRM_PLANE_TYPE_PRIMARY, |
13271 | "primary %c", pipe_name(pipe)); | |
13272 | else | |
580503c7 VS |
13273 | ret = drm_universal_plane_init(&dev_priv->drm, &primary->base, |
13274 | 0, &intel_plane_funcs, | |
38573dc1 | 13275 | intel_primary_formats, num_formats, |
714244e2 | 13276 | modifiers, |
38573dc1 VS |
13277 | DRM_PLANE_TYPE_PRIMARY, |
13278 | "plane %c", plane_name(primary->plane)); | |
fca0ce2a VS |
13279 | if (ret) |
13280 | goto fail; | |
48404c1e | 13281 | |
5481e27f | 13282 | if (INTEL_GEN(dev_priv) >= 9) { |
93ca7e00 | 13283 | supported_rotations = |
c2c446ad RF |
13284 | DRM_MODE_ROTATE_0 | DRM_MODE_ROTATE_90 | |
13285 | DRM_MODE_ROTATE_180 | DRM_MODE_ROTATE_270; | |
4ea7be2b VS |
13286 | } else if (IS_CHERRYVIEW(dev_priv) && pipe == PIPE_B) { |
13287 | supported_rotations = | |
c2c446ad RF |
13288 | DRM_MODE_ROTATE_0 | DRM_MODE_ROTATE_180 | |
13289 | DRM_MODE_REFLECT_X; | |
5481e27f | 13290 | } else if (INTEL_GEN(dev_priv) >= 4) { |
93ca7e00 | 13291 | supported_rotations = |
c2c446ad | 13292 | DRM_MODE_ROTATE_0 | DRM_MODE_ROTATE_180; |
93ca7e00 | 13293 | } else { |
c2c446ad | 13294 | supported_rotations = DRM_MODE_ROTATE_0; |
93ca7e00 VS |
13295 | } |
13296 | ||
5481e27f | 13297 | if (INTEL_GEN(dev_priv) >= 4) |
93ca7e00 | 13298 | drm_plane_create_rotation_property(&primary->base, |
c2c446ad | 13299 | DRM_MODE_ROTATE_0, |
93ca7e00 | 13300 | supported_rotations); |
48404c1e | 13301 | |
ea2c67bb MR |
13302 | drm_plane_helper_add(&primary->base, &intel_plane_helper_funcs); |
13303 | ||
b079bd17 | 13304 | return primary; |
fca0ce2a VS |
13305 | |
13306 | fail: | |
13307 | kfree(state); | |
13308 | kfree(primary); | |
13309 | ||
b079bd17 | 13310 | return ERR_PTR(ret); |
465c120c MR |
13311 | } |
13312 | ||
b079bd17 | 13313 | static struct intel_plane * |
b2d03b0d VS |
13314 | intel_cursor_plane_create(struct drm_i915_private *dev_priv, |
13315 | enum pipe pipe) | |
3d7d6510 | 13316 | { |
fca0ce2a VS |
13317 | struct intel_plane *cursor = NULL; |
13318 | struct intel_plane_state *state = NULL; | |
13319 | int ret; | |
3d7d6510 MR |
13320 | |
13321 | cursor = kzalloc(sizeof(*cursor), GFP_KERNEL); | |
b079bd17 VS |
13322 | if (!cursor) { |
13323 | ret = -ENOMEM; | |
fca0ce2a | 13324 | goto fail; |
b079bd17 | 13325 | } |
3d7d6510 | 13326 | |
8e7d688b | 13327 | state = intel_create_plane_state(&cursor->base); |
b079bd17 VS |
13328 | if (!state) { |
13329 | ret = -ENOMEM; | |
fca0ce2a | 13330 | goto fail; |
b079bd17 VS |
13331 | } |
13332 | ||
8e7d688b | 13333 | cursor->base.state = &state->base; |
ea2c67bb | 13334 | |
3d7d6510 MR |
13335 | cursor->can_scale = false; |
13336 | cursor->max_downscale = 1; | |
13337 | cursor->pipe = pipe; | |
13338 | cursor->plane = pipe; | |
b14e5848 | 13339 | cursor->id = PLANE_CURSOR; |
a9ff8714 | 13340 | cursor->frontbuffer_bit = INTEL_FRONTBUFFER_CURSOR(pipe); |
b2d03b0d VS |
13341 | |
13342 | if (IS_I845G(dev_priv) || IS_I865G(dev_priv)) { | |
13343 | cursor->update_plane = i845_update_cursor; | |
13344 | cursor->disable_plane = i845_disable_cursor; | |
659056f2 | 13345 | cursor->check_plane = i845_check_cursor; |
b2d03b0d VS |
13346 | } else { |
13347 | cursor->update_plane = i9xx_update_cursor; | |
13348 | cursor->disable_plane = i9xx_disable_cursor; | |
659056f2 | 13349 | cursor->check_plane = i9xx_check_cursor; |
b2d03b0d | 13350 | } |
3d7d6510 | 13351 | |
cd5dcbf1 VS |
13352 | cursor->cursor.base = ~0; |
13353 | cursor->cursor.cntl = ~0; | |
024faac7 VS |
13354 | |
13355 | if (IS_I845G(dev_priv) || IS_I865G(dev_priv) || HAS_CUR_FBC(dev_priv)) | |
13356 | cursor->cursor.size = ~0; | |
3d7d6510 | 13357 | |
580503c7 | 13358 | ret = drm_universal_plane_init(&dev_priv->drm, &cursor->base, |
f79f2692 | 13359 | 0, &intel_cursor_plane_funcs, |
fca0ce2a VS |
13360 | intel_cursor_formats, |
13361 | ARRAY_SIZE(intel_cursor_formats), | |
714244e2 BW |
13362 | cursor_format_modifiers, |
13363 | DRM_PLANE_TYPE_CURSOR, | |
38573dc1 | 13364 | "cursor %c", pipe_name(pipe)); |
fca0ce2a VS |
13365 | if (ret) |
13366 | goto fail; | |
4398ad45 | 13367 | |
5481e27f | 13368 | if (INTEL_GEN(dev_priv) >= 4) |
93ca7e00 | 13369 | drm_plane_create_rotation_property(&cursor->base, |
c2c446ad RF |
13370 | DRM_MODE_ROTATE_0, |
13371 | DRM_MODE_ROTATE_0 | | |
13372 | DRM_MODE_ROTATE_180); | |
4398ad45 | 13373 | |
580503c7 | 13374 | if (INTEL_GEN(dev_priv) >= 9) |
af99ceda CK |
13375 | state->scaler_id = -1; |
13376 | ||
ea2c67bb MR |
13377 | drm_plane_helper_add(&cursor->base, &intel_plane_helper_funcs); |
13378 | ||
b079bd17 | 13379 | return cursor; |
fca0ce2a VS |
13380 | |
13381 | fail: | |
13382 | kfree(state); | |
13383 | kfree(cursor); | |
13384 | ||
b079bd17 | 13385 | return ERR_PTR(ret); |
3d7d6510 MR |
13386 | } |
13387 | ||
1c74eeaf NM |
13388 | static void intel_crtc_init_scalers(struct intel_crtc *crtc, |
13389 | struct intel_crtc_state *crtc_state) | |
549e2bfb | 13390 | { |
65edccce VS |
13391 | struct intel_crtc_scaler_state *scaler_state = |
13392 | &crtc_state->scaler_state; | |
1c74eeaf | 13393 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
549e2bfb | 13394 | int i; |
549e2bfb | 13395 | |
1c74eeaf NM |
13396 | crtc->num_scalers = dev_priv->info.num_scalers[crtc->pipe]; |
13397 | if (!crtc->num_scalers) | |
13398 | return; | |
13399 | ||
65edccce VS |
13400 | for (i = 0; i < crtc->num_scalers; i++) { |
13401 | struct intel_scaler *scaler = &scaler_state->scalers[i]; | |
13402 | ||
13403 | scaler->in_use = 0; | |
13404 | scaler->mode = PS_SCALER_MODE_DYN; | |
549e2bfb CK |
13405 | } |
13406 | ||
13407 | scaler_state->scaler_id = -1; | |
13408 | } | |
13409 | ||
5ab0d85b | 13410 | static int intel_crtc_init(struct drm_i915_private *dev_priv, enum pipe pipe) |
79e53945 JB |
13411 | { |
13412 | struct intel_crtc *intel_crtc; | |
f5de6e07 | 13413 | struct intel_crtc_state *crtc_state = NULL; |
b079bd17 VS |
13414 | struct intel_plane *primary = NULL; |
13415 | struct intel_plane *cursor = NULL; | |
a81d6fa0 | 13416 | int sprite, ret; |
79e53945 | 13417 | |
955382f3 | 13418 | intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL); |
b079bd17 VS |
13419 | if (!intel_crtc) |
13420 | return -ENOMEM; | |
79e53945 | 13421 | |
f5de6e07 | 13422 | crtc_state = kzalloc(sizeof(*crtc_state), GFP_KERNEL); |
b079bd17 VS |
13423 | if (!crtc_state) { |
13424 | ret = -ENOMEM; | |
f5de6e07 | 13425 | goto fail; |
b079bd17 | 13426 | } |
550acefd ACO |
13427 | intel_crtc->config = crtc_state; |
13428 | intel_crtc->base.state = &crtc_state->base; | |
07878248 | 13429 | crtc_state->base.crtc = &intel_crtc->base; |
f5de6e07 | 13430 | |
580503c7 | 13431 | primary = intel_primary_plane_create(dev_priv, pipe); |
b079bd17 VS |
13432 | if (IS_ERR(primary)) { |
13433 | ret = PTR_ERR(primary); | |
3d7d6510 | 13434 | goto fail; |
b079bd17 | 13435 | } |
d97d7b48 | 13436 | intel_crtc->plane_ids_mask |= BIT(primary->id); |
3d7d6510 | 13437 | |
a81d6fa0 | 13438 | for_each_sprite(dev_priv, pipe, sprite) { |
b079bd17 VS |
13439 | struct intel_plane *plane; |
13440 | ||
580503c7 | 13441 | plane = intel_sprite_plane_create(dev_priv, pipe, sprite); |
d2b2cbce | 13442 | if (IS_ERR(plane)) { |
b079bd17 VS |
13443 | ret = PTR_ERR(plane); |
13444 | goto fail; | |
13445 | } | |
d97d7b48 | 13446 | intel_crtc->plane_ids_mask |= BIT(plane->id); |
a81d6fa0 VS |
13447 | } |
13448 | ||
580503c7 | 13449 | cursor = intel_cursor_plane_create(dev_priv, pipe); |
d2b2cbce | 13450 | if (IS_ERR(cursor)) { |
b079bd17 | 13451 | ret = PTR_ERR(cursor); |
3d7d6510 | 13452 | goto fail; |
b079bd17 | 13453 | } |
d97d7b48 | 13454 | intel_crtc->plane_ids_mask |= BIT(cursor->id); |
3d7d6510 | 13455 | |
5ab0d85b | 13456 | ret = drm_crtc_init_with_planes(&dev_priv->drm, &intel_crtc->base, |
b079bd17 VS |
13457 | &primary->base, &cursor->base, |
13458 | &intel_crtc_funcs, | |
4d5d72b7 | 13459 | "pipe %c", pipe_name(pipe)); |
3d7d6510 MR |
13460 | if (ret) |
13461 | goto fail; | |
79e53945 | 13462 | |
80824003 | 13463 | intel_crtc->pipe = pipe; |
e3c566df | 13464 | intel_crtc->plane = primary->plane; |
80824003 | 13465 | |
1c74eeaf NM |
13466 | /* initialize shared scalers */ |
13467 | intel_crtc_init_scalers(intel_crtc, crtc_state); | |
13468 | ||
22fd0fab JB |
13469 | BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) || |
13470 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL); | |
e2af48c6 VS |
13471 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = intel_crtc; |
13472 | dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = intel_crtc; | |
22fd0fab | 13473 | |
79e53945 | 13474 | drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs); |
87b6b101 | 13475 | |
8563b1e8 LL |
13476 | intel_color_init(&intel_crtc->base); |
13477 | ||
87b6b101 | 13478 | WARN_ON(drm_crtc_index(&intel_crtc->base) != intel_crtc->pipe); |
b079bd17 VS |
13479 | |
13480 | return 0; | |
3d7d6510 MR |
13481 | |
13482 | fail: | |
b079bd17 VS |
13483 | /* |
13484 | * drm_mode_config_cleanup() will free up any | |
13485 | * crtcs/planes already initialized. | |
13486 | */ | |
f5de6e07 | 13487 | kfree(crtc_state); |
3d7d6510 | 13488 | kfree(intel_crtc); |
b079bd17 VS |
13489 | |
13490 | return ret; | |
79e53945 JB |
13491 | } |
13492 | ||
752aa88a JB |
13493 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector) |
13494 | { | |
6e9f798d | 13495 | struct drm_device *dev = connector->base.dev; |
752aa88a | 13496 | |
51fd371b | 13497 | WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex)); |
752aa88a | 13498 | |
51ec53da | 13499 | if (!connector->base.state->crtc) |
752aa88a JB |
13500 | return INVALID_PIPE; |
13501 | ||
51ec53da | 13502 | return to_intel_crtc(connector->base.state->crtc)->pipe; |
752aa88a JB |
13503 | } |
13504 | ||
08d7b3d1 | 13505 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
05394f39 | 13506 | struct drm_file *file) |
08d7b3d1 | 13507 | { |
08d7b3d1 | 13508 | struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data; |
7707e653 | 13509 | struct drm_crtc *drmmode_crtc; |
c05422d5 | 13510 | struct intel_crtc *crtc; |
08d7b3d1 | 13511 | |
7707e653 | 13512 | drmmode_crtc = drm_crtc_find(dev, pipe_from_crtc_id->crtc_id); |
71240ed2 | 13513 | if (!drmmode_crtc) |
3f2c2057 | 13514 | return -ENOENT; |
08d7b3d1 | 13515 | |
7707e653 | 13516 | crtc = to_intel_crtc(drmmode_crtc); |
c05422d5 | 13517 | pipe_from_crtc_id->pipe = crtc->pipe; |
08d7b3d1 | 13518 | |
c05422d5 | 13519 | return 0; |
08d7b3d1 CW |
13520 | } |
13521 | ||
66a9278e | 13522 | static int intel_encoder_clones(struct intel_encoder *encoder) |
79e53945 | 13523 | { |
66a9278e DV |
13524 | struct drm_device *dev = encoder->base.dev; |
13525 | struct intel_encoder *source_encoder; | |
79e53945 | 13526 | int index_mask = 0; |
79e53945 JB |
13527 | int entry = 0; |
13528 | ||
b2784e15 | 13529 | for_each_intel_encoder(dev, source_encoder) { |
bc079e8b | 13530 | if (encoders_cloneable(encoder, source_encoder)) |
66a9278e DV |
13531 | index_mask |= (1 << entry); |
13532 | ||
79e53945 JB |
13533 | entry++; |
13534 | } | |
4ef69c7a | 13535 | |
79e53945 JB |
13536 | return index_mask; |
13537 | } | |
13538 | ||
646d5772 | 13539 | static bool has_edp_a(struct drm_i915_private *dev_priv) |
4d302442 | 13540 | { |
646d5772 | 13541 | if (!IS_MOBILE(dev_priv)) |
4d302442 CW |
13542 | return false; |
13543 | ||
13544 | if ((I915_READ(DP_A) & DP_DETECTED) == 0) | |
13545 | return false; | |
13546 | ||
5db94019 | 13547 | if (IS_GEN5(dev_priv) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE)) |
4d302442 CW |
13548 | return false; |
13549 | ||
13550 | return true; | |
13551 | } | |
13552 | ||
6315b5d3 | 13553 | static bool intel_crt_present(struct drm_i915_private *dev_priv) |
84b4e042 | 13554 | { |
6315b5d3 | 13555 | if (INTEL_GEN(dev_priv) >= 9) |
884497ed DL |
13556 | return false; |
13557 | ||
50a0bc90 | 13558 | if (IS_HSW_ULT(dev_priv) || IS_BDW_ULT(dev_priv)) |
84b4e042 JB |
13559 | return false; |
13560 | ||
920a14b2 | 13561 | if (IS_CHERRYVIEW(dev_priv)) |
84b4e042 JB |
13562 | return false; |
13563 | ||
4f8036a2 TU |
13564 | if (HAS_PCH_LPT_H(dev_priv) && |
13565 | I915_READ(SFUSE_STRAP) & SFUSE_STRAP_CRT_DISABLED) | |
65e472e4 VS |
13566 | return false; |
13567 | ||
70ac54d0 | 13568 | /* DDI E can't be used if DDI A requires 4 lanes */ |
4f8036a2 | 13569 | if (HAS_DDI(dev_priv) && I915_READ(DDI_BUF_CTL(PORT_A)) & DDI_A_4_LANES) |
70ac54d0 VS |
13570 | return false; |
13571 | ||
e4abb733 | 13572 | if (!dev_priv->vbt.int_crt_support) |
84b4e042 JB |
13573 | return false; |
13574 | ||
13575 | return true; | |
13576 | } | |
13577 | ||
8090ba8c ID |
13578 | void intel_pps_unlock_regs_wa(struct drm_i915_private *dev_priv) |
13579 | { | |
13580 | int pps_num; | |
13581 | int pps_idx; | |
13582 | ||
13583 | if (HAS_DDI(dev_priv)) | |
13584 | return; | |
13585 | /* | |
13586 | * This w/a is needed at least on CPT/PPT, but to be sure apply it | |
13587 | * everywhere where registers can be write protected. | |
13588 | */ | |
13589 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
13590 | pps_num = 2; | |
13591 | else | |
13592 | pps_num = 1; | |
13593 | ||
13594 | for (pps_idx = 0; pps_idx < pps_num; pps_idx++) { | |
13595 | u32 val = I915_READ(PP_CONTROL(pps_idx)); | |
13596 | ||
13597 | val = (val & ~PANEL_UNLOCK_MASK) | PANEL_UNLOCK_REGS; | |
13598 | I915_WRITE(PP_CONTROL(pps_idx), val); | |
13599 | } | |
13600 | } | |
13601 | ||
44cb734c ID |
13602 | static void intel_pps_init(struct drm_i915_private *dev_priv) |
13603 | { | |
cc3f90f0 | 13604 | if (HAS_PCH_SPLIT(dev_priv) || IS_GEN9_LP(dev_priv)) |
44cb734c ID |
13605 | dev_priv->pps_mmio_base = PCH_PPS_BASE; |
13606 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
13607 | dev_priv->pps_mmio_base = VLV_PPS_BASE; | |
13608 | else | |
13609 | dev_priv->pps_mmio_base = PPS_BASE; | |
8090ba8c ID |
13610 | |
13611 | intel_pps_unlock_regs_wa(dev_priv); | |
44cb734c ID |
13612 | } |
13613 | ||
c39055b0 | 13614 | static void intel_setup_outputs(struct drm_i915_private *dev_priv) |
79e53945 | 13615 | { |
4ef69c7a | 13616 | struct intel_encoder *encoder; |
cb0953d7 | 13617 | bool dpd_is_edp = false; |
79e53945 | 13618 | |
44cb734c ID |
13619 | intel_pps_init(dev_priv); |
13620 | ||
97a824e1 ID |
13621 | /* |
13622 | * intel_edp_init_connector() depends on this completing first, to | |
13623 | * prevent the registeration of both eDP and LVDS and the incorrect | |
13624 | * sharing of the PPS. | |
13625 | */ | |
c39055b0 | 13626 | intel_lvds_init(dev_priv); |
79e53945 | 13627 | |
6315b5d3 | 13628 | if (intel_crt_present(dev_priv)) |
c39055b0 | 13629 | intel_crt_init(dev_priv); |
cb0953d7 | 13630 | |
cc3f90f0 | 13631 | if (IS_GEN9_LP(dev_priv)) { |
c776eb2e VK |
13632 | /* |
13633 | * FIXME: Broxton doesn't support port detection via the | |
13634 | * DDI_BUF_CTL_A or SFUSE_STRAP registers, find another way to | |
13635 | * detect the ports. | |
13636 | */ | |
c39055b0 ACO |
13637 | intel_ddi_init(dev_priv, PORT_A); |
13638 | intel_ddi_init(dev_priv, PORT_B); | |
13639 | intel_ddi_init(dev_priv, PORT_C); | |
c6c794a2 | 13640 | |
c39055b0 | 13641 | intel_dsi_init(dev_priv); |
4f8036a2 | 13642 | } else if (HAS_DDI(dev_priv)) { |
0e72a5b5 ED |
13643 | int found; |
13644 | ||
de31facd JB |
13645 | /* |
13646 | * Haswell uses DDI functions to detect digital outputs. | |
13647 | * On SKL pre-D0 the strap isn't connected, so we assume | |
13648 | * it's there. | |
13649 | */ | |
77179400 | 13650 | found = I915_READ(DDI_BUF_CTL(PORT_A)) & DDI_INIT_DISPLAY_DETECTED; |
de31facd | 13651 | /* WaIgnoreDDIAStrap: skl */ |
b976dc53 | 13652 | if (found || IS_GEN9_BC(dev_priv)) |
c39055b0 | 13653 | intel_ddi_init(dev_priv, PORT_A); |
0e72a5b5 ED |
13654 | |
13655 | /* DDI B, C and D detection is indicated by the SFUSE_STRAP | |
13656 | * register */ | |
13657 | found = I915_READ(SFUSE_STRAP); | |
13658 | ||
13659 | if (found & SFUSE_STRAP_DDIB_DETECTED) | |
c39055b0 | 13660 | intel_ddi_init(dev_priv, PORT_B); |
0e72a5b5 | 13661 | if (found & SFUSE_STRAP_DDIC_DETECTED) |
c39055b0 | 13662 | intel_ddi_init(dev_priv, PORT_C); |
0e72a5b5 | 13663 | if (found & SFUSE_STRAP_DDID_DETECTED) |
c39055b0 | 13664 | intel_ddi_init(dev_priv, PORT_D); |
2800e4c2 RV |
13665 | /* |
13666 | * On SKL we don't have a way to detect DDI-E so we rely on VBT. | |
13667 | */ | |
b976dc53 | 13668 | if (IS_GEN9_BC(dev_priv) && |
2800e4c2 RV |
13669 | (dev_priv->vbt.ddi_port_info[PORT_E].supports_dp || |
13670 | dev_priv->vbt.ddi_port_info[PORT_E].supports_dvi || | |
13671 | dev_priv->vbt.ddi_port_info[PORT_E].supports_hdmi)) | |
c39055b0 | 13672 | intel_ddi_init(dev_priv, PORT_E); |
2800e4c2 | 13673 | |
6e266956 | 13674 | } else if (HAS_PCH_SPLIT(dev_priv)) { |
cb0953d7 | 13675 | int found; |
7b91bf7f | 13676 | dpd_is_edp = intel_dp_is_port_edp(dev_priv, PORT_D); |
270b3042 | 13677 | |
646d5772 | 13678 | if (has_edp_a(dev_priv)) |
c39055b0 | 13679 | intel_dp_init(dev_priv, DP_A, PORT_A); |
cb0953d7 | 13680 | |
dc0fa718 | 13681 | if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) { |
461ed3ca | 13682 | /* PCH SDVOB multiplex with HDMIB */ |
c39055b0 | 13683 | found = intel_sdvo_init(dev_priv, PCH_SDVOB, PORT_B); |
30ad48b7 | 13684 | if (!found) |
c39055b0 | 13685 | intel_hdmi_init(dev_priv, PCH_HDMIB, PORT_B); |
5eb08b69 | 13686 | if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED)) |
c39055b0 | 13687 | intel_dp_init(dev_priv, PCH_DP_B, PORT_B); |
30ad48b7 ZW |
13688 | } |
13689 | ||
dc0fa718 | 13690 | if (I915_READ(PCH_HDMIC) & SDVO_DETECTED) |
c39055b0 | 13691 | intel_hdmi_init(dev_priv, PCH_HDMIC, PORT_C); |
30ad48b7 | 13692 | |
dc0fa718 | 13693 | if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED) |
c39055b0 | 13694 | intel_hdmi_init(dev_priv, PCH_HDMID, PORT_D); |
30ad48b7 | 13695 | |
5eb08b69 | 13696 | if (I915_READ(PCH_DP_C) & DP_DETECTED) |
c39055b0 | 13697 | intel_dp_init(dev_priv, PCH_DP_C, PORT_C); |
5eb08b69 | 13698 | |
270b3042 | 13699 | if (I915_READ(PCH_DP_D) & DP_DETECTED) |
c39055b0 | 13700 | intel_dp_init(dev_priv, PCH_DP_D, PORT_D); |
920a14b2 | 13701 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { |
22f35042 | 13702 | bool has_edp, has_port; |
457c52d8 | 13703 | |
e17ac6db VS |
13704 | /* |
13705 | * The DP_DETECTED bit is the latched state of the DDC | |
13706 | * SDA pin at boot. However since eDP doesn't require DDC | |
13707 | * (no way to plug in a DP->HDMI dongle) the DDC pins for | |
13708 | * eDP ports may have been muxed to an alternate function. | |
13709 | * Thus we can't rely on the DP_DETECTED bit alone to detect | |
13710 | * eDP ports. Consult the VBT as well as DP_DETECTED to | |
13711 | * detect eDP ports. | |
22f35042 VS |
13712 | * |
13713 | * Sadly the straps seem to be missing sometimes even for HDMI | |
13714 | * ports (eg. on Voyo V3 - CHT x7-Z8700), so check both strap | |
13715 | * and VBT for the presence of the port. Additionally we can't | |
13716 | * trust the port type the VBT declares as we've seen at least | |
13717 | * HDMI ports that the VBT claim are DP or eDP. | |
e17ac6db | 13718 | */ |
7b91bf7f | 13719 | has_edp = intel_dp_is_port_edp(dev_priv, PORT_B); |
22f35042 VS |
13720 | has_port = intel_bios_is_port_present(dev_priv, PORT_B); |
13721 | if (I915_READ(VLV_DP_B) & DP_DETECTED || has_port) | |
c39055b0 | 13722 | has_edp &= intel_dp_init(dev_priv, VLV_DP_B, PORT_B); |
22f35042 | 13723 | if ((I915_READ(VLV_HDMIB) & SDVO_DETECTED || has_port) && !has_edp) |
c39055b0 | 13724 | intel_hdmi_init(dev_priv, VLV_HDMIB, PORT_B); |
585a94b8 | 13725 | |
7b91bf7f | 13726 | has_edp = intel_dp_is_port_edp(dev_priv, PORT_C); |
22f35042 VS |
13727 | has_port = intel_bios_is_port_present(dev_priv, PORT_C); |
13728 | if (I915_READ(VLV_DP_C) & DP_DETECTED || has_port) | |
c39055b0 | 13729 | has_edp &= intel_dp_init(dev_priv, VLV_DP_C, PORT_C); |
22f35042 | 13730 | if ((I915_READ(VLV_HDMIC) & SDVO_DETECTED || has_port) && !has_edp) |
c39055b0 | 13731 | intel_hdmi_init(dev_priv, VLV_HDMIC, PORT_C); |
19c03924 | 13732 | |
920a14b2 | 13733 | if (IS_CHERRYVIEW(dev_priv)) { |
22f35042 VS |
13734 | /* |
13735 | * eDP not supported on port D, | |
13736 | * so no need to worry about it | |
13737 | */ | |
13738 | has_port = intel_bios_is_port_present(dev_priv, PORT_D); | |
13739 | if (I915_READ(CHV_DP_D) & DP_DETECTED || has_port) | |
c39055b0 | 13740 | intel_dp_init(dev_priv, CHV_DP_D, PORT_D); |
22f35042 | 13741 | if (I915_READ(CHV_HDMID) & SDVO_DETECTED || has_port) |
c39055b0 | 13742 | intel_hdmi_init(dev_priv, CHV_HDMID, PORT_D); |
9418c1f1 VS |
13743 | } |
13744 | ||
c39055b0 | 13745 | intel_dsi_init(dev_priv); |
5db94019 | 13746 | } else if (!IS_GEN2(dev_priv) && !IS_PINEVIEW(dev_priv)) { |
27185ae1 | 13747 | bool found = false; |
7d57382e | 13748 | |
e2debe91 | 13749 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 13750 | DRM_DEBUG_KMS("probing SDVOB\n"); |
c39055b0 | 13751 | found = intel_sdvo_init(dev_priv, GEN3_SDVOB, PORT_B); |
9beb5fea | 13752 | if (!found && IS_G4X(dev_priv)) { |
b01f2c3a | 13753 | DRM_DEBUG_KMS("probing HDMI on SDVOB\n"); |
c39055b0 | 13754 | intel_hdmi_init(dev_priv, GEN4_HDMIB, PORT_B); |
b01f2c3a | 13755 | } |
27185ae1 | 13756 | |
9beb5fea | 13757 | if (!found && IS_G4X(dev_priv)) |
c39055b0 | 13758 | intel_dp_init(dev_priv, DP_B, PORT_B); |
725e30ad | 13759 | } |
13520b05 KH |
13760 | |
13761 | /* Before G4X SDVOC doesn't have its own detect register */ | |
13520b05 | 13762 | |
e2debe91 | 13763 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 13764 | DRM_DEBUG_KMS("probing SDVOC\n"); |
c39055b0 | 13765 | found = intel_sdvo_init(dev_priv, GEN3_SDVOC, PORT_C); |
b01f2c3a | 13766 | } |
27185ae1 | 13767 | |
e2debe91 | 13768 | if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) { |
27185ae1 | 13769 | |
9beb5fea | 13770 | if (IS_G4X(dev_priv)) { |
b01f2c3a | 13771 | DRM_DEBUG_KMS("probing HDMI on SDVOC\n"); |
c39055b0 | 13772 | intel_hdmi_init(dev_priv, GEN4_HDMIC, PORT_C); |
b01f2c3a | 13773 | } |
9beb5fea | 13774 | if (IS_G4X(dev_priv)) |
c39055b0 | 13775 | intel_dp_init(dev_priv, DP_C, PORT_C); |
725e30ad | 13776 | } |
27185ae1 | 13777 | |
9beb5fea | 13778 | if (IS_G4X(dev_priv) && (I915_READ(DP_D) & DP_DETECTED)) |
c39055b0 | 13779 | intel_dp_init(dev_priv, DP_D, PORT_D); |
5db94019 | 13780 | } else if (IS_GEN2(dev_priv)) |
c39055b0 | 13781 | intel_dvo_init(dev_priv); |
79e53945 | 13782 | |
56b857a5 | 13783 | if (SUPPORTS_TV(dev_priv)) |
c39055b0 | 13784 | intel_tv_init(dev_priv); |
79e53945 | 13785 | |
c39055b0 | 13786 | intel_psr_init(dev_priv); |
7c8f8a70 | 13787 | |
c39055b0 | 13788 | for_each_intel_encoder(&dev_priv->drm, encoder) { |
4ef69c7a CW |
13789 | encoder->base.possible_crtcs = encoder->crtc_mask; |
13790 | encoder->base.possible_clones = | |
66a9278e | 13791 | intel_encoder_clones(encoder); |
79e53945 | 13792 | } |
47356eb6 | 13793 | |
c39055b0 | 13794 | intel_init_pch_refclk(dev_priv); |
270b3042 | 13795 | |
c39055b0 | 13796 | drm_helper_move_panel_connectors_to_head(&dev_priv->drm); |
79e53945 JB |
13797 | } |
13798 | ||
13799 | static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb) | |
13800 | { | |
13801 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
79e53945 | 13802 | |
ef2d633e | 13803 | drm_framebuffer_cleanup(fb); |
70001cd2 | 13804 | |
dd689287 CW |
13805 | i915_gem_object_lock(intel_fb->obj); |
13806 | WARN_ON(!intel_fb->obj->framebuffer_references--); | |
13807 | i915_gem_object_unlock(intel_fb->obj); | |
13808 | ||
f8c417cd | 13809 | i915_gem_object_put(intel_fb->obj); |
70001cd2 | 13810 | |
79e53945 JB |
13811 | kfree(intel_fb); |
13812 | } | |
13813 | ||
13814 | static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb, | |
05394f39 | 13815 | struct drm_file *file, |
79e53945 JB |
13816 | unsigned int *handle) |
13817 | { | |
13818 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
05394f39 | 13819 | struct drm_i915_gem_object *obj = intel_fb->obj; |
79e53945 | 13820 | |
cc917ab4 CW |
13821 | if (obj->userptr.mm) { |
13822 | DRM_DEBUG("attempting to use a userptr for a framebuffer, denied\n"); | |
13823 | return -EINVAL; | |
13824 | } | |
13825 | ||
05394f39 | 13826 | return drm_gem_handle_create(file, &obj->base, handle); |
79e53945 JB |
13827 | } |
13828 | ||
86c98588 RV |
13829 | static int intel_user_framebuffer_dirty(struct drm_framebuffer *fb, |
13830 | struct drm_file *file, | |
13831 | unsigned flags, unsigned color, | |
13832 | struct drm_clip_rect *clips, | |
13833 | unsigned num_clips) | |
13834 | { | |
5a97bcc6 | 13835 | struct drm_i915_gem_object *obj = intel_fb_obj(fb); |
86c98588 | 13836 | |
5a97bcc6 | 13837 | i915_gem_object_flush_if_display(obj); |
d59b21ec | 13838 | intel_fb_obj_flush(obj, ORIGIN_DIRTYFB); |
86c98588 RV |
13839 | |
13840 | return 0; | |
13841 | } | |
13842 | ||
79e53945 JB |
13843 | static const struct drm_framebuffer_funcs intel_fb_funcs = { |
13844 | .destroy = intel_user_framebuffer_destroy, | |
13845 | .create_handle = intel_user_framebuffer_create_handle, | |
86c98588 | 13846 | .dirty = intel_user_framebuffer_dirty, |
79e53945 JB |
13847 | }; |
13848 | ||
b321803d | 13849 | static |
920a14b2 TU |
13850 | u32 intel_fb_pitch_limit(struct drm_i915_private *dev_priv, |
13851 | uint64_t fb_modifier, uint32_t pixel_format) | |
b321803d | 13852 | { |
24dbf51a | 13853 | u32 gen = INTEL_GEN(dev_priv); |
b321803d DL |
13854 | |
13855 | if (gen >= 9) { | |
ac484963 VS |
13856 | int cpp = drm_format_plane_cpp(pixel_format, 0); |
13857 | ||
b321803d DL |
13858 | /* "The stride in bytes must not exceed the of the size of 8K |
13859 | * pixels and 32K bytes." | |
13860 | */ | |
ac484963 | 13861 | return min(8192 * cpp, 32768); |
6401c37d | 13862 | } else if (gen >= 5 && !HAS_GMCH_DISPLAY(dev_priv)) { |
b321803d DL |
13863 | return 32*1024; |
13864 | } else if (gen >= 4) { | |
13865 | if (fb_modifier == I915_FORMAT_MOD_X_TILED) | |
13866 | return 16*1024; | |
13867 | else | |
13868 | return 32*1024; | |
13869 | } else if (gen >= 3) { | |
13870 | if (fb_modifier == I915_FORMAT_MOD_X_TILED) | |
13871 | return 8*1024; | |
13872 | else | |
13873 | return 16*1024; | |
13874 | } else { | |
13875 | /* XXX DSPC is limited to 4k tiled */ | |
13876 | return 8*1024; | |
13877 | } | |
13878 | } | |
13879 | ||
24dbf51a CW |
13880 | static int intel_framebuffer_init(struct intel_framebuffer *intel_fb, |
13881 | struct drm_i915_gem_object *obj, | |
13882 | struct drm_mode_fb_cmd2 *mode_cmd) | |
79e53945 | 13883 | { |
24dbf51a | 13884 | struct drm_i915_private *dev_priv = to_i915(obj->base.dev); |
2e2adb05 | 13885 | struct drm_framebuffer *fb = &intel_fb->base; |
b3c11ac2 | 13886 | struct drm_format_name_buf format_name; |
2e2adb05 | 13887 | u32 pitch_limit; |
dd689287 | 13888 | unsigned int tiling, stride; |
24dbf51a | 13889 | int ret = -EINVAL; |
2e2adb05 | 13890 | int i; |
79e53945 | 13891 | |
dd689287 CW |
13892 | i915_gem_object_lock(obj); |
13893 | obj->framebuffer_references++; | |
13894 | tiling = i915_gem_object_get_tiling(obj); | |
13895 | stride = i915_gem_object_get_stride(obj); | |
13896 | i915_gem_object_unlock(obj); | |
dd4916c5 | 13897 | |
2a80eada | 13898 | if (mode_cmd->flags & DRM_MODE_FB_MODIFIERS) { |
c2ff7370 VS |
13899 | /* |
13900 | * If there's a fence, enforce that | |
13901 | * the fb modifier and tiling mode match. | |
13902 | */ | |
13903 | if (tiling != I915_TILING_NONE && | |
13904 | tiling != intel_fb_modifier_to_tiling(mode_cmd->modifier[0])) { | |
144cc143 | 13905 | DRM_DEBUG_KMS("tiling_mode doesn't match fb modifier\n"); |
24dbf51a | 13906 | goto err; |
2a80eada DV |
13907 | } |
13908 | } else { | |
c2ff7370 | 13909 | if (tiling == I915_TILING_X) { |
2a80eada | 13910 | mode_cmd->modifier[0] = I915_FORMAT_MOD_X_TILED; |
c2ff7370 | 13911 | } else if (tiling == I915_TILING_Y) { |
144cc143 | 13912 | DRM_DEBUG_KMS("No Y tiling for legacy addfb\n"); |
24dbf51a | 13913 | goto err; |
2a80eada DV |
13914 | } |
13915 | } | |
13916 | ||
9a8f0a12 TU |
13917 | /* Passed in modifier sanity checking. */ |
13918 | switch (mode_cmd->modifier[0]) { | |
2e2adb05 VS |
13919 | case I915_FORMAT_MOD_Y_TILED_CCS: |
13920 | case I915_FORMAT_MOD_Yf_TILED_CCS: | |
13921 | switch (mode_cmd->pixel_format) { | |
13922 | case DRM_FORMAT_XBGR8888: | |
13923 | case DRM_FORMAT_ABGR8888: | |
13924 | case DRM_FORMAT_XRGB8888: | |
13925 | case DRM_FORMAT_ARGB8888: | |
13926 | break; | |
13927 | default: | |
13928 | DRM_DEBUG_KMS("RC supported only with RGB8888 formats\n"); | |
13929 | goto err; | |
13930 | } | |
13931 | /* fall through */ | |
9a8f0a12 TU |
13932 | case I915_FORMAT_MOD_Y_TILED: |
13933 | case I915_FORMAT_MOD_Yf_TILED: | |
6315b5d3 | 13934 | if (INTEL_GEN(dev_priv) < 9) { |
144cc143 VS |
13935 | DRM_DEBUG_KMS("Unsupported tiling 0x%llx!\n", |
13936 | mode_cmd->modifier[0]); | |
24dbf51a | 13937 | goto err; |
9a8f0a12 | 13938 | } |
2f075565 | 13939 | case DRM_FORMAT_MOD_LINEAR: |
9a8f0a12 TU |
13940 | case I915_FORMAT_MOD_X_TILED: |
13941 | break; | |
13942 | default: | |
144cc143 VS |
13943 | DRM_DEBUG_KMS("Unsupported fb modifier 0x%llx!\n", |
13944 | mode_cmd->modifier[0]); | |
24dbf51a | 13945 | goto err; |
c16ed4be | 13946 | } |
57cd6508 | 13947 | |
c2ff7370 VS |
13948 | /* |
13949 | * gen2/3 display engine uses the fence if present, | |
13950 | * so the tiling mode must match the fb modifier exactly. | |
13951 | */ | |
13952 | if (INTEL_INFO(dev_priv)->gen < 4 && | |
13953 | tiling != intel_fb_modifier_to_tiling(mode_cmd->modifier[0])) { | |
144cc143 | 13954 | DRM_DEBUG_KMS("tiling_mode must match fb modifier exactly on gen2/3\n"); |
9aceb5c1 | 13955 | goto err; |
c2ff7370 VS |
13956 | } |
13957 | ||
920a14b2 | 13958 | pitch_limit = intel_fb_pitch_limit(dev_priv, mode_cmd->modifier[0], |
b321803d | 13959 | mode_cmd->pixel_format); |
a35cdaa0 | 13960 | if (mode_cmd->pitches[0] > pitch_limit) { |
144cc143 | 13961 | DRM_DEBUG_KMS("%s pitch (%u) must be at most %d\n", |
2f075565 | 13962 | mode_cmd->modifier[0] != DRM_FORMAT_MOD_LINEAR ? |
144cc143 VS |
13963 | "tiled" : "linear", |
13964 | mode_cmd->pitches[0], pitch_limit); | |
24dbf51a | 13965 | goto err; |
c16ed4be | 13966 | } |
5d7bd705 | 13967 | |
c2ff7370 VS |
13968 | /* |
13969 | * If there's a fence, enforce that | |
13970 | * the fb pitch and fence stride match. | |
13971 | */ | |
144cc143 VS |
13972 | if (tiling != I915_TILING_NONE && mode_cmd->pitches[0] != stride) { |
13973 | DRM_DEBUG_KMS("pitch (%d) must match tiling stride (%d)\n", | |
13974 | mode_cmd->pitches[0], stride); | |
24dbf51a | 13975 | goto err; |
c16ed4be | 13976 | } |
5d7bd705 | 13977 | |
57779d06 | 13978 | /* Reject formats not supported by any plane early. */ |
308e5bcb | 13979 | switch (mode_cmd->pixel_format) { |
57779d06 | 13980 | case DRM_FORMAT_C8: |
04b3924d VS |
13981 | case DRM_FORMAT_RGB565: |
13982 | case DRM_FORMAT_XRGB8888: | |
13983 | case DRM_FORMAT_ARGB8888: | |
57779d06 VS |
13984 | break; |
13985 | case DRM_FORMAT_XRGB1555: | |
6315b5d3 | 13986 | if (INTEL_GEN(dev_priv) > 3) { |
144cc143 VS |
13987 | DRM_DEBUG_KMS("unsupported pixel format: %s\n", |
13988 | drm_get_format_name(mode_cmd->pixel_format, &format_name)); | |
9aceb5c1 | 13989 | goto err; |
c16ed4be | 13990 | } |
57779d06 | 13991 | break; |
57779d06 | 13992 | case DRM_FORMAT_ABGR8888: |
920a14b2 | 13993 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv) && |
6315b5d3 | 13994 | INTEL_GEN(dev_priv) < 9) { |
144cc143 VS |
13995 | DRM_DEBUG_KMS("unsupported pixel format: %s\n", |
13996 | drm_get_format_name(mode_cmd->pixel_format, &format_name)); | |
9aceb5c1 | 13997 | goto err; |
6c0fd451 DL |
13998 | } |
13999 | break; | |
14000 | case DRM_FORMAT_XBGR8888: | |
04b3924d | 14001 | case DRM_FORMAT_XRGB2101010: |
57779d06 | 14002 | case DRM_FORMAT_XBGR2101010: |
6315b5d3 | 14003 | if (INTEL_GEN(dev_priv) < 4) { |
144cc143 VS |
14004 | DRM_DEBUG_KMS("unsupported pixel format: %s\n", |
14005 | drm_get_format_name(mode_cmd->pixel_format, &format_name)); | |
9aceb5c1 | 14006 | goto err; |
c16ed4be | 14007 | } |
b5626747 | 14008 | break; |
7531208b | 14009 | case DRM_FORMAT_ABGR2101010: |
920a14b2 | 14010 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) { |
144cc143 VS |
14011 | DRM_DEBUG_KMS("unsupported pixel format: %s\n", |
14012 | drm_get_format_name(mode_cmd->pixel_format, &format_name)); | |
9aceb5c1 | 14013 | goto err; |
7531208b DL |
14014 | } |
14015 | break; | |
04b3924d VS |
14016 | case DRM_FORMAT_YUYV: |
14017 | case DRM_FORMAT_UYVY: | |
14018 | case DRM_FORMAT_YVYU: | |
14019 | case DRM_FORMAT_VYUY: | |
ab33081a | 14020 | if (INTEL_GEN(dev_priv) < 5 && !IS_G4X(dev_priv)) { |
144cc143 VS |
14021 | DRM_DEBUG_KMS("unsupported pixel format: %s\n", |
14022 | drm_get_format_name(mode_cmd->pixel_format, &format_name)); | |
9aceb5c1 | 14023 | goto err; |
c16ed4be | 14024 | } |
57cd6508 CW |
14025 | break; |
14026 | default: | |
144cc143 VS |
14027 | DRM_DEBUG_KMS("unsupported pixel format: %s\n", |
14028 | drm_get_format_name(mode_cmd->pixel_format, &format_name)); | |
9aceb5c1 | 14029 | goto err; |
57cd6508 CW |
14030 | } |
14031 | ||
90f9a336 VS |
14032 | /* FIXME need to adjust LINOFF/TILEOFF accordingly. */ |
14033 | if (mode_cmd->offsets[0] != 0) | |
24dbf51a | 14034 | goto err; |
90f9a336 | 14035 | |
2e2adb05 | 14036 | drm_helper_mode_fill_fb_struct(&dev_priv->drm, fb, mode_cmd); |
d88c4afd | 14037 | |
2e2adb05 VS |
14038 | for (i = 0; i < fb->format->num_planes; i++) { |
14039 | u32 stride_alignment; | |
14040 | ||
14041 | if (mode_cmd->handles[i] != mode_cmd->handles[0]) { | |
14042 | DRM_DEBUG_KMS("bad plane %d handle\n", i); | |
37875d6b | 14043 | goto err; |
2e2adb05 VS |
14044 | } |
14045 | ||
14046 | stride_alignment = intel_fb_stride_alignment(fb, i); | |
14047 | ||
14048 | /* | |
14049 | * Display WA #0531: skl,bxt,kbl,glk | |
14050 | * | |
14051 | * Render decompression and plane width > 3840 | |
14052 | * combined with horizontal panning requires the | |
14053 | * plane stride to be a multiple of 4. We'll just | |
14054 | * require the entire fb to accommodate that to avoid | |
14055 | * potential runtime errors at plane configuration time. | |
14056 | */ | |
14057 | if (IS_GEN9(dev_priv) && i == 0 && fb->width > 3840 && | |
14058 | (fb->modifier == I915_FORMAT_MOD_Y_TILED_CCS || | |
14059 | fb->modifier == I915_FORMAT_MOD_Yf_TILED_CCS)) | |
14060 | stride_alignment *= 4; | |
14061 | ||
14062 | if (fb->pitches[i] & (stride_alignment - 1)) { | |
14063 | DRM_DEBUG_KMS("plane %d pitch (%d) must be at least %u byte aligned\n", | |
14064 | i, fb->pitches[i], stride_alignment); | |
14065 | goto err; | |
14066 | } | |
d88c4afd VS |
14067 | } |
14068 | ||
c7d73f6a DV |
14069 | intel_fb->obj = obj; |
14070 | ||
2e2adb05 | 14071 | ret = intel_fill_fb_info(dev_priv, fb); |
6687c906 | 14072 | if (ret) |
9aceb5c1 | 14073 | goto err; |
2d7a215f | 14074 | |
2e2adb05 | 14075 | ret = drm_framebuffer_init(&dev_priv->drm, fb, &intel_fb_funcs); |
79e53945 JB |
14076 | if (ret) { |
14077 | DRM_ERROR("framebuffer init failed %d\n", ret); | |
24dbf51a | 14078 | goto err; |
79e53945 JB |
14079 | } |
14080 | ||
79e53945 | 14081 | return 0; |
24dbf51a CW |
14082 | |
14083 | err: | |
dd689287 CW |
14084 | i915_gem_object_lock(obj); |
14085 | obj->framebuffer_references--; | |
14086 | i915_gem_object_unlock(obj); | |
24dbf51a | 14087 | return ret; |
79e53945 JB |
14088 | } |
14089 | ||
79e53945 JB |
14090 | static struct drm_framebuffer * |
14091 | intel_user_framebuffer_create(struct drm_device *dev, | |
14092 | struct drm_file *filp, | |
1eb83451 | 14093 | const struct drm_mode_fb_cmd2 *user_mode_cmd) |
79e53945 | 14094 | { |
dcb1394e | 14095 | struct drm_framebuffer *fb; |
05394f39 | 14096 | struct drm_i915_gem_object *obj; |
76dc3769 | 14097 | struct drm_mode_fb_cmd2 mode_cmd = *user_mode_cmd; |
79e53945 | 14098 | |
03ac0642 CW |
14099 | obj = i915_gem_object_lookup(filp, mode_cmd.handles[0]); |
14100 | if (!obj) | |
cce13ff7 | 14101 | return ERR_PTR(-ENOENT); |
79e53945 | 14102 | |
24dbf51a | 14103 | fb = intel_framebuffer_create(obj, &mode_cmd); |
dcb1394e | 14104 | if (IS_ERR(fb)) |
f0cd5182 | 14105 | i915_gem_object_put(obj); |
dcb1394e LW |
14106 | |
14107 | return fb; | |
79e53945 JB |
14108 | } |
14109 | ||
778e23a9 CW |
14110 | static void intel_atomic_state_free(struct drm_atomic_state *state) |
14111 | { | |
14112 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); | |
14113 | ||
14114 | drm_atomic_state_default_release(state); | |
14115 | ||
14116 | i915_sw_fence_fini(&intel_state->commit_ready); | |
14117 | ||
14118 | kfree(state); | |
14119 | } | |
14120 | ||
79e53945 | 14121 | static const struct drm_mode_config_funcs intel_mode_funcs = { |
79e53945 | 14122 | .fb_create = intel_user_framebuffer_create, |
bbfb6ce8 | 14123 | .get_format_info = intel_get_format_info, |
0632fef6 | 14124 | .output_poll_changed = intel_fbdev_output_poll_changed, |
5ee67f1c MR |
14125 | .atomic_check = intel_atomic_check, |
14126 | .atomic_commit = intel_atomic_commit, | |
de419ab6 ML |
14127 | .atomic_state_alloc = intel_atomic_state_alloc, |
14128 | .atomic_state_clear = intel_atomic_state_clear, | |
778e23a9 | 14129 | .atomic_state_free = intel_atomic_state_free, |
79e53945 JB |
14130 | }; |
14131 | ||
88212941 ID |
14132 | /** |
14133 | * intel_init_display_hooks - initialize the display modesetting hooks | |
14134 | * @dev_priv: device private | |
14135 | */ | |
14136 | void intel_init_display_hooks(struct drm_i915_private *dev_priv) | |
e70236a8 | 14137 | { |
7ff89ca2 VS |
14138 | intel_init_cdclk_hooks(dev_priv); |
14139 | ||
88212941 | 14140 | if (INTEL_INFO(dev_priv)->gen >= 9) { |
bc8d7dff | 14141 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; |
5724dbd1 DL |
14142 | dev_priv->display.get_initial_plane_config = |
14143 | skylake_get_initial_plane_config; | |
bc8d7dff DL |
14144 | dev_priv->display.crtc_compute_clock = |
14145 | haswell_crtc_compute_clock; | |
14146 | dev_priv->display.crtc_enable = haswell_crtc_enable; | |
14147 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
88212941 | 14148 | } else if (HAS_DDI(dev_priv)) { |
0e8ffe1b | 14149 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; |
5724dbd1 DL |
14150 | dev_priv->display.get_initial_plane_config = |
14151 | ironlake_get_initial_plane_config; | |
797d0259 ACO |
14152 | dev_priv->display.crtc_compute_clock = |
14153 | haswell_crtc_compute_clock; | |
4f771f10 PZ |
14154 | dev_priv->display.crtc_enable = haswell_crtc_enable; |
14155 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
88212941 | 14156 | } else if (HAS_PCH_SPLIT(dev_priv)) { |
0e8ffe1b | 14157 | dev_priv->display.get_pipe_config = ironlake_get_pipe_config; |
5724dbd1 DL |
14158 | dev_priv->display.get_initial_plane_config = |
14159 | ironlake_get_initial_plane_config; | |
3fb37703 ACO |
14160 | dev_priv->display.crtc_compute_clock = |
14161 | ironlake_crtc_compute_clock; | |
76e5a89c DV |
14162 | dev_priv->display.crtc_enable = ironlake_crtc_enable; |
14163 | dev_priv->display.crtc_disable = ironlake_crtc_disable; | |
65b3d6a9 | 14164 | } else if (IS_CHERRYVIEW(dev_priv)) { |
89b667f8 | 14165 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; |
5724dbd1 DL |
14166 | dev_priv->display.get_initial_plane_config = |
14167 | i9xx_get_initial_plane_config; | |
65b3d6a9 ACO |
14168 | dev_priv->display.crtc_compute_clock = chv_crtc_compute_clock; |
14169 | dev_priv->display.crtc_enable = valleyview_crtc_enable; | |
14170 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
14171 | } else if (IS_VALLEYVIEW(dev_priv)) { | |
14172 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
14173 | dev_priv->display.get_initial_plane_config = | |
14174 | i9xx_get_initial_plane_config; | |
14175 | dev_priv->display.crtc_compute_clock = vlv_crtc_compute_clock; | |
89b667f8 JB |
14176 | dev_priv->display.crtc_enable = valleyview_crtc_enable; |
14177 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
19ec6693 ACO |
14178 | } else if (IS_G4X(dev_priv)) { |
14179 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
14180 | dev_priv->display.get_initial_plane_config = | |
14181 | i9xx_get_initial_plane_config; | |
14182 | dev_priv->display.crtc_compute_clock = g4x_crtc_compute_clock; | |
14183 | dev_priv->display.crtc_enable = i9xx_crtc_enable; | |
14184 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
70e8aa21 ACO |
14185 | } else if (IS_PINEVIEW(dev_priv)) { |
14186 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
14187 | dev_priv->display.get_initial_plane_config = | |
14188 | i9xx_get_initial_plane_config; | |
14189 | dev_priv->display.crtc_compute_clock = pnv_crtc_compute_clock; | |
14190 | dev_priv->display.crtc_enable = i9xx_crtc_enable; | |
14191 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
81c97f52 | 14192 | } else if (!IS_GEN2(dev_priv)) { |
0e8ffe1b | 14193 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; |
5724dbd1 DL |
14194 | dev_priv->display.get_initial_plane_config = |
14195 | i9xx_get_initial_plane_config; | |
d6dfee7a | 14196 | dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock; |
76e5a89c DV |
14197 | dev_priv->display.crtc_enable = i9xx_crtc_enable; |
14198 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
81c97f52 ACO |
14199 | } else { |
14200 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
14201 | dev_priv->display.get_initial_plane_config = | |
14202 | i9xx_get_initial_plane_config; | |
14203 | dev_priv->display.crtc_compute_clock = i8xx_crtc_compute_clock; | |
14204 | dev_priv->display.crtc_enable = i9xx_crtc_enable; | |
14205 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
f564048e | 14206 | } |
e70236a8 | 14207 | |
88212941 | 14208 | if (IS_GEN5(dev_priv)) { |
3bb11b53 | 14209 | dev_priv->display.fdi_link_train = ironlake_fdi_link_train; |
88212941 | 14210 | } else if (IS_GEN6(dev_priv)) { |
3bb11b53 | 14211 | dev_priv->display.fdi_link_train = gen6_fdi_link_train; |
88212941 | 14212 | } else if (IS_IVYBRIDGE(dev_priv)) { |
3bb11b53 SJ |
14213 | /* FIXME: detect B0+ stepping and use auto training */ |
14214 | dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train; | |
88212941 | 14215 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
3bb11b53 | 14216 | dev_priv->display.fdi_link_train = hsw_fdi_link_train; |
445e780b VS |
14217 | } |
14218 | ||
bd30ca2d | 14219 | if (INTEL_GEN(dev_priv) >= 9) |
27082493 L |
14220 | dev_priv->display.update_crtcs = skl_update_crtcs; |
14221 | else | |
14222 | dev_priv->display.update_crtcs = intel_update_crtcs; | |
e70236a8 JB |
14223 | } |
14224 | ||
435793df KP |
14225 | /* |
14226 | * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason | |
14227 | */ | |
14228 | static void quirk_ssc_force_disable(struct drm_device *dev) | |
14229 | { | |
fac5e23e | 14230 | struct drm_i915_private *dev_priv = to_i915(dev); |
435793df | 14231 | dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE; |
bc0daf48 | 14232 | DRM_INFO("applying lvds SSC disable quirk\n"); |
435793df KP |
14233 | } |
14234 | ||
4dca20ef | 14235 | /* |
5a15ab5b CE |
14236 | * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight |
14237 | * brightness value | |
4dca20ef CE |
14238 | */ |
14239 | static void quirk_invert_brightness(struct drm_device *dev) | |
14240 | { | |
fac5e23e | 14241 | struct drm_i915_private *dev_priv = to_i915(dev); |
4dca20ef | 14242 | dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS; |
bc0daf48 | 14243 | DRM_INFO("applying inverted panel brightness quirk\n"); |
435793df KP |
14244 | } |
14245 | ||
9c72cc6f SD |
14246 | /* Some VBT's incorrectly indicate no backlight is present */ |
14247 | static void quirk_backlight_present(struct drm_device *dev) | |
14248 | { | |
fac5e23e | 14249 | struct drm_i915_private *dev_priv = to_i915(dev); |
9c72cc6f SD |
14250 | dev_priv->quirks |= QUIRK_BACKLIGHT_PRESENT; |
14251 | DRM_INFO("applying backlight present quirk\n"); | |
14252 | } | |
14253 | ||
c99a259b MN |
14254 | /* Toshiba Satellite P50-C-18C requires T12 delay to be min 800ms |
14255 | * which is 300 ms greater than eDP spec T12 min. | |
14256 | */ | |
14257 | static void quirk_increase_t12_delay(struct drm_device *dev) | |
14258 | { | |
14259 | struct drm_i915_private *dev_priv = to_i915(dev); | |
14260 | ||
14261 | dev_priv->quirks |= QUIRK_INCREASE_T12_DELAY; | |
14262 | DRM_INFO("Applying T12 delay quirk\n"); | |
14263 | } | |
14264 | ||
b690e96c JB |
14265 | struct intel_quirk { |
14266 | int device; | |
14267 | int subsystem_vendor; | |
14268 | int subsystem_device; | |
14269 | void (*hook)(struct drm_device *dev); | |
14270 | }; | |
14271 | ||
5f85f176 EE |
14272 | /* For systems that don't have a meaningful PCI subdevice/subvendor ID */ |
14273 | struct intel_dmi_quirk { | |
14274 | void (*hook)(struct drm_device *dev); | |
14275 | const struct dmi_system_id (*dmi_id_list)[]; | |
14276 | }; | |
14277 | ||
14278 | static int intel_dmi_reverse_brightness(const struct dmi_system_id *id) | |
14279 | { | |
14280 | DRM_INFO("Backlight polarity reversed on %s\n", id->ident); | |
14281 | return 1; | |
14282 | } | |
14283 | ||
14284 | static const struct intel_dmi_quirk intel_dmi_quirks[] = { | |
14285 | { | |
14286 | .dmi_id_list = &(const struct dmi_system_id[]) { | |
14287 | { | |
14288 | .callback = intel_dmi_reverse_brightness, | |
14289 | .ident = "NCR Corporation", | |
14290 | .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"), | |
14291 | DMI_MATCH(DMI_PRODUCT_NAME, ""), | |
14292 | }, | |
14293 | }, | |
14294 | { } /* terminating entry */ | |
14295 | }, | |
14296 | .hook = quirk_invert_brightness, | |
14297 | }, | |
14298 | }; | |
14299 | ||
c43b5634 | 14300 | static struct intel_quirk intel_quirks[] = { |
435793df KP |
14301 | /* Lenovo U160 cannot use SSC on LVDS */ |
14302 | { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable }, | |
070d329a MAS |
14303 | |
14304 | /* Sony Vaio Y cannot use SSC on LVDS */ | |
14305 | { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable }, | |
5a15ab5b | 14306 | |
be505f64 AH |
14307 | /* Acer Aspire 5734Z must invert backlight brightness */ |
14308 | { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness }, | |
14309 | ||
14310 | /* Acer/eMachines G725 */ | |
14311 | { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness }, | |
14312 | ||
14313 | /* Acer/eMachines e725 */ | |
14314 | { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness }, | |
14315 | ||
14316 | /* Acer/Packard Bell NCL20 */ | |
14317 | { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness }, | |
14318 | ||
14319 | /* Acer Aspire 4736Z */ | |
14320 | { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness }, | |
0f540c3a JN |
14321 | |
14322 | /* Acer Aspire 5336 */ | |
14323 | { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness }, | |
2e93a1aa SD |
14324 | |
14325 | /* Acer C720 and C720P Chromebooks (Celeron 2955U) have backlights */ | |
14326 | { 0x0a06, 0x1025, 0x0a11, quirk_backlight_present }, | |
d4967d8c | 14327 | |
dfb3d47b SD |
14328 | /* Acer C720 Chromebook (Core i3 4005U) */ |
14329 | { 0x0a16, 0x1025, 0x0a11, quirk_backlight_present }, | |
14330 | ||
b2a9601c | 14331 | /* Apple Macbook 2,1 (Core 2 T7400) */ |
14332 | { 0x27a2, 0x8086, 0x7270, quirk_backlight_present }, | |
14333 | ||
1b9448b0 JN |
14334 | /* Apple Macbook 4,1 */ |
14335 | { 0x2a02, 0x106b, 0x00a1, quirk_backlight_present }, | |
14336 | ||
d4967d8c SD |
14337 | /* Toshiba CB35 Chromebook (Celeron 2955U) */ |
14338 | { 0x0a06, 0x1179, 0x0a88, quirk_backlight_present }, | |
724cb06f SD |
14339 | |
14340 | /* HP Chromebook 14 (Celeron 2955U) */ | |
14341 | { 0x0a06, 0x103c, 0x21ed, quirk_backlight_present }, | |
cf6f0af9 JN |
14342 | |
14343 | /* Dell Chromebook 11 */ | |
14344 | { 0x0a06, 0x1028, 0x0a35, quirk_backlight_present }, | |
9be64eee JN |
14345 | |
14346 | /* Dell Chromebook 11 (2015 version) */ | |
14347 | { 0x0a16, 0x1028, 0x0a35, quirk_backlight_present }, | |
c99a259b MN |
14348 | |
14349 | /* Toshiba Satellite P50-C-18C */ | |
14350 | { 0x191B, 0x1179, 0xF840, quirk_increase_t12_delay }, | |
b690e96c JB |
14351 | }; |
14352 | ||
14353 | static void intel_init_quirks(struct drm_device *dev) | |
14354 | { | |
14355 | struct pci_dev *d = dev->pdev; | |
14356 | int i; | |
14357 | ||
14358 | for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) { | |
14359 | struct intel_quirk *q = &intel_quirks[i]; | |
14360 | ||
14361 | if (d->device == q->device && | |
14362 | (d->subsystem_vendor == q->subsystem_vendor || | |
14363 | q->subsystem_vendor == PCI_ANY_ID) && | |
14364 | (d->subsystem_device == q->subsystem_device || | |
14365 | q->subsystem_device == PCI_ANY_ID)) | |
14366 | q->hook(dev); | |
14367 | } | |
5f85f176 EE |
14368 | for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) { |
14369 | if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0) | |
14370 | intel_dmi_quirks[i].hook(dev); | |
14371 | } | |
b690e96c JB |
14372 | } |
14373 | ||
9cce37f4 | 14374 | /* Disable the VGA plane that we never use */ |
29b74b7f | 14375 | static void i915_disable_vga(struct drm_i915_private *dev_priv) |
9cce37f4 | 14376 | { |
52a05c30 | 14377 | struct pci_dev *pdev = dev_priv->drm.pdev; |
9cce37f4 | 14378 | u8 sr1; |
920a14b2 | 14379 | i915_reg_t vga_reg = i915_vgacntrl_reg(dev_priv); |
9cce37f4 | 14380 | |
2b37c616 | 14381 | /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */ |
52a05c30 | 14382 | vga_get_uninterruptible(pdev, VGA_RSRC_LEGACY_IO); |
3fdcf431 | 14383 | outb(SR01, VGA_SR_INDEX); |
9cce37f4 JB |
14384 | sr1 = inb(VGA_SR_DATA); |
14385 | outb(sr1 | 1<<5, VGA_SR_DATA); | |
52a05c30 | 14386 | vga_put(pdev, VGA_RSRC_LEGACY_IO); |
9cce37f4 JB |
14387 | udelay(300); |
14388 | ||
01f5a626 | 14389 | I915_WRITE(vga_reg, VGA_DISP_DISABLE); |
9cce37f4 JB |
14390 | POSTING_READ(vga_reg); |
14391 | } | |
14392 | ||
f817586c DV |
14393 | void intel_modeset_init_hw(struct drm_device *dev) |
14394 | { | |
fac5e23e | 14395 | struct drm_i915_private *dev_priv = to_i915(dev); |
1a617b77 | 14396 | |
4c75b940 | 14397 | intel_update_cdclk(dev_priv); |
bb0f4aab | 14398 | dev_priv->cdclk.logical = dev_priv->cdclk.actual = dev_priv->cdclk.hw; |
1a617b77 | 14399 | |
46f16e63 | 14400 | intel_init_clock_gating(dev_priv); |
f817586c DV |
14401 | } |
14402 | ||
d93c0372 MR |
14403 | /* |
14404 | * Calculate what we think the watermarks should be for the state we've read | |
14405 | * out of the hardware and then immediately program those watermarks so that | |
14406 | * we ensure the hardware settings match our internal state. | |
14407 | * | |
14408 | * We can calculate what we think WM's should be by creating a duplicate of the | |
14409 | * current state (which was constructed during hardware readout) and running it | |
14410 | * through the atomic check code to calculate new watermark values in the | |
14411 | * state object. | |
14412 | */ | |
14413 | static void sanitize_watermarks(struct drm_device *dev) | |
14414 | { | |
14415 | struct drm_i915_private *dev_priv = to_i915(dev); | |
14416 | struct drm_atomic_state *state; | |
ccf010fb | 14417 | struct intel_atomic_state *intel_state; |
d93c0372 MR |
14418 | struct drm_crtc *crtc; |
14419 | struct drm_crtc_state *cstate; | |
14420 | struct drm_modeset_acquire_ctx ctx; | |
14421 | int ret; | |
14422 | int i; | |
14423 | ||
14424 | /* Only supported on platforms that use atomic watermark design */ | |
ed4a6a7c | 14425 | if (!dev_priv->display.optimize_watermarks) |
d93c0372 MR |
14426 | return; |
14427 | ||
14428 | /* | |
14429 | * We need to hold connection_mutex before calling duplicate_state so | |
14430 | * that the connector loop is protected. | |
14431 | */ | |
14432 | drm_modeset_acquire_init(&ctx, 0); | |
14433 | retry: | |
0cd1262d | 14434 | ret = drm_modeset_lock_all_ctx(dev, &ctx); |
d93c0372 MR |
14435 | if (ret == -EDEADLK) { |
14436 | drm_modeset_backoff(&ctx); | |
14437 | goto retry; | |
14438 | } else if (WARN_ON(ret)) { | |
0cd1262d | 14439 | goto fail; |
d93c0372 MR |
14440 | } |
14441 | ||
14442 | state = drm_atomic_helper_duplicate_state(dev, &ctx); | |
14443 | if (WARN_ON(IS_ERR(state))) | |
0cd1262d | 14444 | goto fail; |
d93c0372 | 14445 | |
ccf010fb ML |
14446 | intel_state = to_intel_atomic_state(state); |
14447 | ||
ed4a6a7c MR |
14448 | /* |
14449 | * Hardware readout is the only time we don't want to calculate | |
14450 | * intermediate watermarks (since we don't trust the current | |
14451 | * watermarks). | |
14452 | */ | |
602ae835 VS |
14453 | if (!HAS_GMCH_DISPLAY(dev_priv)) |
14454 | intel_state->skip_intermediate_wm = true; | |
ed4a6a7c | 14455 | |
d93c0372 MR |
14456 | ret = intel_atomic_check(dev, state); |
14457 | if (ret) { | |
14458 | /* | |
14459 | * If we fail here, it means that the hardware appears to be | |
14460 | * programmed in a way that shouldn't be possible, given our | |
14461 | * understanding of watermark requirements. This might mean a | |
14462 | * mistake in the hardware readout code or a mistake in the | |
14463 | * watermark calculations for a given platform. Raise a WARN | |
14464 | * so that this is noticeable. | |
14465 | * | |
14466 | * If this actually happens, we'll have to just leave the | |
14467 | * BIOS-programmed watermarks untouched and hope for the best. | |
14468 | */ | |
14469 | WARN(true, "Could not determine valid watermarks for inherited state\n"); | |
b9a1b717 | 14470 | goto put_state; |
d93c0372 MR |
14471 | } |
14472 | ||
14473 | /* Write calculated watermark values back */ | |
aa5e9b47 | 14474 | for_each_new_crtc_in_state(state, crtc, cstate, i) { |
d93c0372 MR |
14475 | struct intel_crtc_state *cs = to_intel_crtc_state(cstate); |
14476 | ||
ed4a6a7c | 14477 | cs->wm.need_postvbl_update = true; |
ccf010fb | 14478 | dev_priv->display.optimize_watermarks(intel_state, cs); |
d93c0372 MR |
14479 | } |
14480 | ||
b9a1b717 | 14481 | put_state: |
0853695c | 14482 | drm_atomic_state_put(state); |
0cd1262d | 14483 | fail: |
d93c0372 MR |
14484 | drm_modeset_drop_locks(&ctx); |
14485 | drm_modeset_acquire_fini(&ctx); | |
14486 | } | |
14487 | ||
b079bd17 | 14488 | int intel_modeset_init(struct drm_device *dev) |
79e53945 | 14489 | { |
72e96d64 JL |
14490 | struct drm_i915_private *dev_priv = to_i915(dev); |
14491 | struct i915_ggtt *ggtt = &dev_priv->ggtt; | |
8cc87b75 | 14492 | enum pipe pipe; |
46f297fb | 14493 | struct intel_crtc *crtc; |
79e53945 JB |
14494 | |
14495 | drm_mode_config_init(dev); | |
14496 | ||
14497 | dev->mode_config.min_width = 0; | |
14498 | dev->mode_config.min_height = 0; | |
14499 | ||
019d96cb DA |
14500 | dev->mode_config.preferred_depth = 24; |
14501 | dev->mode_config.prefer_shadow = 1; | |
14502 | ||
25bab385 TU |
14503 | dev->mode_config.allow_fb_modifiers = true; |
14504 | ||
e6ecefaa | 14505 | dev->mode_config.funcs = &intel_mode_funcs; |
79e53945 | 14506 | |
400c19d9 | 14507 | init_llist_head(&dev_priv->atomic_helper.free_list); |
eb955eee | 14508 | INIT_WORK(&dev_priv->atomic_helper.free_work, |
ba318c61 | 14509 | intel_atomic_helper_free_state_worker); |
eb955eee | 14510 | |
b690e96c JB |
14511 | intel_init_quirks(dev); |
14512 | ||
62d75df7 | 14513 | intel_init_pm(dev_priv); |
1fa61106 | 14514 | |
b7f05d4a | 14515 | if (INTEL_INFO(dev_priv)->num_pipes == 0) |
b079bd17 | 14516 | return 0; |
e3c74757 | 14517 | |
69f92f67 LW |
14518 | /* |
14519 | * There may be no VBT; and if the BIOS enabled SSC we can | |
14520 | * just keep using it to avoid unnecessary flicker. Whereas if the | |
14521 | * BIOS isn't using it, don't assume it will work even if the VBT | |
14522 | * indicates as much. | |
14523 | */ | |
6e266956 | 14524 | if (HAS_PCH_IBX(dev_priv) || HAS_PCH_CPT(dev_priv)) { |
69f92f67 LW |
14525 | bool bios_lvds_use_ssc = !!(I915_READ(PCH_DREF_CONTROL) & |
14526 | DREF_SSC1_ENABLE); | |
14527 | ||
14528 | if (dev_priv->vbt.lvds_use_ssc != bios_lvds_use_ssc) { | |
14529 | DRM_DEBUG_KMS("SSC %sabled by BIOS, overriding VBT which says %sabled\n", | |
14530 | bios_lvds_use_ssc ? "en" : "dis", | |
14531 | dev_priv->vbt.lvds_use_ssc ? "en" : "dis"); | |
14532 | dev_priv->vbt.lvds_use_ssc = bios_lvds_use_ssc; | |
14533 | } | |
14534 | } | |
14535 | ||
5db94019 | 14536 | if (IS_GEN2(dev_priv)) { |
a6c45cf0 CW |
14537 | dev->mode_config.max_width = 2048; |
14538 | dev->mode_config.max_height = 2048; | |
5db94019 | 14539 | } else if (IS_GEN3(dev_priv)) { |
5e4d6fa7 KP |
14540 | dev->mode_config.max_width = 4096; |
14541 | dev->mode_config.max_height = 4096; | |
79e53945 | 14542 | } else { |
a6c45cf0 CW |
14543 | dev->mode_config.max_width = 8192; |
14544 | dev->mode_config.max_height = 8192; | |
79e53945 | 14545 | } |
068be561 | 14546 | |
2a307c2e JN |
14547 | if (IS_I845G(dev_priv) || IS_I865G(dev_priv)) { |
14548 | dev->mode_config.cursor_width = IS_I845G(dev_priv) ? 64 : 512; | |
dc41c154 | 14549 | dev->mode_config.cursor_height = 1023; |
5db94019 | 14550 | } else if (IS_GEN2(dev_priv)) { |
068be561 DL |
14551 | dev->mode_config.cursor_width = GEN2_CURSOR_WIDTH; |
14552 | dev->mode_config.cursor_height = GEN2_CURSOR_HEIGHT; | |
14553 | } else { | |
14554 | dev->mode_config.cursor_width = MAX_CURSOR_WIDTH; | |
14555 | dev->mode_config.cursor_height = MAX_CURSOR_HEIGHT; | |
14556 | } | |
14557 | ||
72e96d64 | 14558 | dev->mode_config.fb_base = ggtt->mappable_base; |
79e53945 | 14559 | |
28c97730 | 14560 | DRM_DEBUG_KMS("%d display pipe%s available.\n", |
b7f05d4a TU |
14561 | INTEL_INFO(dev_priv)->num_pipes, |
14562 | INTEL_INFO(dev_priv)->num_pipes > 1 ? "s" : ""); | |
79e53945 | 14563 | |
055e393f | 14564 | for_each_pipe(dev_priv, pipe) { |
b079bd17 VS |
14565 | int ret; |
14566 | ||
5ab0d85b | 14567 | ret = intel_crtc_init(dev_priv, pipe); |
b079bd17 VS |
14568 | if (ret) { |
14569 | drm_mode_config_cleanup(dev); | |
14570 | return ret; | |
14571 | } | |
79e53945 JB |
14572 | } |
14573 | ||
e72f9fbf | 14574 | intel_shared_dpll_init(dev); |
ee7b9f93 | 14575 | |
5be6e334 VS |
14576 | intel_update_czclk(dev_priv); |
14577 | intel_modeset_init_hw(dev); | |
14578 | ||
b2045352 | 14579 | if (dev_priv->max_cdclk_freq == 0) |
4c75b940 | 14580 | intel_update_max_cdclk(dev_priv); |
b2045352 | 14581 | |
9cce37f4 | 14582 | /* Just disable it once at startup */ |
29b74b7f | 14583 | i915_disable_vga(dev_priv); |
c39055b0 | 14584 | intel_setup_outputs(dev_priv); |
11be49eb | 14585 | |
6e9f798d | 14586 | drm_modeset_lock_all(dev); |
aecd36b8 | 14587 | intel_modeset_setup_hw_state(dev, dev->mode_config.acquire_ctx); |
6e9f798d | 14588 | drm_modeset_unlock_all(dev); |
46f297fb | 14589 | |
d3fcc808 | 14590 | for_each_intel_crtc(dev, crtc) { |
eeebeac5 ML |
14591 | struct intel_initial_plane_config plane_config = {}; |
14592 | ||
46f297fb JB |
14593 | if (!crtc->active) |
14594 | continue; | |
14595 | ||
46f297fb | 14596 | /* |
46f297fb JB |
14597 | * Note that reserving the BIOS fb up front prevents us |
14598 | * from stuffing other stolen allocations like the ring | |
14599 | * on top. This prevents some ugliness at boot time, and | |
14600 | * can even allow for smooth boot transitions if the BIOS | |
14601 | * fb is large enough for the active pipe configuration. | |
14602 | */ | |
eeebeac5 ML |
14603 | dev_priv->display.get_initial_plane_config(crtc, |
14604 | &plane_config); | |
14605 | ||
14606 | /* | |
14607 | * If the fb is shared between multiple heads, we'll | |
14608 | * just get the first one. | |
14609 | */ | |
14610 | intel_find_initial_plane_obj(crtc, &plane_config); | |
46f297fb | 14611 | } |
d93c0372 MR |
14612 | |
14613 | /* | |
14614 | * Make sure hardware watermarks really match the state we read out. | |
14615 | * Note that we need to do this after reconstructing the BIOS fb's | |
14616 | * since the watermark calculation done here will use pstate->fb. | |
14617 | */ | |
602ae835 VS |
14618 | if (!HAS_GMCH_DISPLAY(dev_priv)) |
14619 | sanitize_watermarks(dev); | |
b079bd17 VS |
14620 | |
14621 | return 0; | |
2c7111db CW |
14622 | } |
14623 | ||
2ee0da16 VS |
14624 | void i830_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe) |
14625 | { | |
14626 | /* 640x480@60Hz, ~25175 kHz */ | |
14627 | struct dpll clock = { | |
14628 | .m1 = 18, | |
14629 | .m2 = 7, | |
14630 | .p1 = 13, | |
14631 | .p2 = 4, | |
14632 | .n = 2, | |
14633 | }; | |
14634 | u32 dpll, fp; | |
14635 | int i; | |
14636 | ||
14637 | WARN_ON(i9xx_calc_dpll_params(48000, &clock) != 25154); | |
14638 | ||
14639 | DRM_DEBUG_KMS("enabling pipe %c due to force quirk (vco=%d dot=%d)\n", | |
14640 | pipe_name(pipe), clock.vco, clock.dot); | |
14641 | ||
14642 | fp = i9xx_dpll_compute_fp(&clock); | |
14643 | dpll = (I915_READ(DPLL(pipe)) & DPLL_DVO_2X_MODE) | | |
14644 | DPLL_VGA_MODE_DIS | | |
14645 | ((clock.p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT) | | |
14646 | PLL_P2_DIVIDE_BY_4 | | |
14647 | PLL_REF_INPUT_DREFCLK | | |
14648 | DPLL_VCO_ENABLE; | |
14649 | ||
14650 | I915_WRITE(FP0(pipe), fp); | |
14651 | I915_WRITE(FP1(pipe), fp); | |
14652 | ||
14653 | I915_WRITE(HTOTAL(pipe), (640 - 1) | ((800 - 1) << 16)); | |
14654 | I915_WRITE(HBLANK(pipe), (640 - 1) | ((800 - 1) << 16)); | |
14655 | I915_WRITE(HSYNC(pipe), (656 - 1) | ((752 - 1) << 16)); | |
14656 | I915_WRITE(VTOTAL(pipe), (480 - 1) | ((525 - 1) << 16)); | |
14657 | I915_WRITE(VBLANK(pipe), (480 - 1) | ((525 - 1) << 16)); | |
14658 | I915_WRITE(VSYNC(pipe), (490 - 1) | ((492 - 1) << 16)); | |
14659 | I915_WRITE(PIPESRC(pipe), ((640 - 1) << 16) | (480 - 1)); | |
14660 | ||
14661 | /* | |
14662 | * Apparently we need to have VGA mode enabled prior to changing | |
14663 | * the P1/P2 dividers. Otherwise the DPLL will keep using the old | |
14664 | * dividers, even though the register value does change. | |
14665 | */ | |
14666 | I915_WRITE(DPLL(pipe), dpll & ~DPLL_VGA_MODE_DIS); | |
14667 | I915_WRITE(DPLL(pipe), dpll); | |
14668 | ||
14669 | /* Wait for the clocks to stabilize. */ | |
14670 | POSTING_READ(DPLL(pipe)); | |
14671 | udelay(150); | |
14672 | ||
14673 | /* The pixel multiplier can only be updated once the | |
14674 | * DPLL is enabled and the clocks are stable. | |
14675 | * | |
14676 | * So write it again. | |
14677 | */ | |
14678 | I915_WRITE(DPLL(pipe), dpll); | |
14679 | ||
14680 | /* We do this three times for luck */ | |
14681 | for (i = 0; i < 3 ; i++) { | |
14682 | I915_WRITE(DPLL(pipe), dpll); | |
14683 | POSTING_READ(DPLL(pipe)); | |
14684 | udelay(150); /* wait for warmup */ | |
14685 | } | |
14686 | ||
14687 | I915_WRITE(PIPECONF(pipe), PIPECONF_ENABLE | PIPECONF_PROGRESSIVE); | |
14688 | POSTING_READ(PIPECONF(pipe)); | |
14689 | } | |
14690 | ||
14691 | void i830_disable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe) | |
14692 | { | |
14693 | DRM_DEBUG_KMS("disabling pipe %c due to force quirk\n", | |
14694 | pipe_name(pipe)); | |
14695 | ||
14696 | assert_plane_disabled(dev_priv, PLANE_A); | |
14697 | assert_plane_disabled(dev_priv, PLANE_B); | |
14698 | ||
14699 | I915_WRITE(PIPECONF(pipe), 0); | |
14700 | POSTING_READ(PIPECONF(pipe)); | |
14701 | ||
14702 | if (wait_for(pipe_dsl_stopped(dev_priv, pipe), 100)) | |
14703 | DRM_ERROR("pipe %c off wait timed out\n", pipe_name(pipe)); | |
14704 | ||
14705 | I915_WRITE(DPLL(pipe), DPLL_VGA_MODE_DIS); | |
14706 | POSTING_READ(DPLL(pipe)); | |
14707 | } | |
14708 | ||
fa555837 DV |
14709 | static bool |
14710 | intel_check_plane_mapping(struct intel_crtc *crtc) | |
14711 | { | |
b7f05d4a | 14712 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
649636ef | 14713 | u32 val; |
fa555837 | 14714 | |
b7f05d4a | 14715 | if (INTEL_INFO(dev_priv)->num_pipes == 1) |
fa555837 DV |
14716 | return true; |
14717 | ||
649636ef | 14718 | val = I915_READ(DSPCNTR(!crtc->plane)); |
fa555837 DV |
14719 | |
14720 | if ((val & DISPLAY_PLANE_ENABLE) && | |
14721 | (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe)) | |
14722 | return false; | |
14723 | ||
14724 | return true; | |
14725 | } | |
14726 | ||
02e93c35 VS |
14727 | static bool intel_crtc_has_encoders(struct intel_crtc *crtc) |
14728 | { | |
14729 | struct drm_device *dev = crtc->base.dev; | |
14730 | struct intel_encoder *encoder; | |
14731 | ||
14732 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) | |
14733 | return true; | |
14734 | ||
14735 | return false; | |
14736 | } | |
14737 | ||
496b0fc3 ML |
14738 | static struct intel_connector *intel_encoder_find_connector(struct intel_encoder *encoder) |
14739 | { | |
14740 | struct drm_device *dev = encoder->base.dev; | |
14741 | struct intel_connector *connector; | |
14742 | ||
14743 | for_each_connector_on_encoder(dev, &encoder->base, connector) | |
14744 | return connector; | |
14745 | ||
14746 | return NULL; | |
14747 | } | |
14748 | ||
a168f5b3 VS |
14749 | static bool has_pch_trancoder(struct drm_i915_private *dev_priv, |
14750 | enum transcoder pch_transcoder) | |
14751 | { | |
14752 | return HAS_PCH_IBX(dev_priv) || HAS_PCH_CPT(dev_priv) || | |
14753 | (HAS_PCH_LPT_H(dev_priv) && pch_transcoder == TRANSCODER_A); | |
14754 | } | |
14755 | ||
aecd36b8 VS |
14756 | static void intel_sanitize_crtc(struct intel_crtc *crtc, |
14757 | struct drm_modeset_acquire_ctx *ctx) | |
24929352 DV |
14758 | { |
14759 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 14760 | struct drm_i915_private *dev_priv = to_i915(dev); |
4d1de975 | 14761 | enum transcoder cpu_transcoder = crtc->config->cpu_transcoder; |
24929352 | 14762 | |
24929352 | 14763 | /* Clear any frame start delays used for debugging left by the BIOS */ |
4d1de975 JN |
14764 | if (!transcoder_is_dsi(cpu_transcoder)) { |
14765 | i915_reg_t reg = PIPECONF(cpu_transcoder); | |
14766 | ||
14767 | I915_WRITE(reg, | |
14768 | I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK); | |
14769 | } | |
24929352 | 14770 | |
d3eaf884 | 14771 | /* restore vblank interrupts to correct state */ |
9625604c | 14772 | drm_crtc_vblank_reset(&crtc->base); |
d297e103 | 14773 | if (crtc->active) { |
f9cd7b88 VS |
14774 | struct intel_plane *plane; |
14775 | ||
9625604c | 14776 | drm_crtc_vblank_on(&crtc->base); |
f9cd7b88 VS |
14777 | |
14778 | /* Disable everything but the primary plane */ | |
14779 | for_each_intel_plane_on_crtc(dev, crtc, plane) { | |
14780 | if (plane->base.type == DRM_PLANE_TYPE_PRIMARY) | |
14781 | continue; | |
14782 | ||
72259536 | 14783 | trace_intel_disable_plane(&plane->base, crtc); |
282dbf9b | 14784 | plane->disable_plane(plane, crtc); |
f9cd7b88 | 14785 | } |
9625604c | 14786 | } |
d3eaf884 | 14787 | |
24929352 | 14788 | /* We need to sanitize the plane -> pipe mapping first because this will |
fa555837 DV |
14789 | * disable the crtc (and hence change the state) if it is wrong. Note |
14790 | * that gen4+ has a fixed plane -> pipe mapping. */ | |
6315b5d3 | 14791 | if (INTEL_GEN(dev_priv) < 4 && !intel_check_plane_mapping(crtc)) { |
24929352 DV |
14792 | bool plane; |
14793 | ||
78108b7c VS |
14794 | DRM_DEBUG_KMS("[CRTC:%d:%s] wrong plane connection detected!\n", |
14795 | crtc->base.base.id, crtc->base.name); | |
24929352 DV |
14796 | |
14797 | /* Pipe has the wrong plane attached and the plane is active. | |
14798 | * Temporarily change the plane mapping and disable everything | |
14799 | * ... */ | |
14800 | plane = crtc->plane; | |
1d4258db | 14801 | crtc->base.primary->state->visible = true; |
24929352 | 14802 | crtc->plane = !plane; |
da1d0e26 | 14803 | intel_crtc_disable_noatomic(&crtc->base, ctx); |
24929352 | 14804 | crtc->plane = plane; |
24929352 | 14805 | } |
24929352 DV |
14806 | |
14807 | /* Adjust the state of the output pipe according to whether we | |
14808 | * have active connectors/encoders. */ | |
842e0307 | 14809 | if (crtc->active && !intel_crtc_has_encoders(crtc)) |
da1d0e26 | 14810 | intel_crtc_disable_noatomic(&crtc->base, ctx); |
24929352 | 14811 | |
49cff963 | 14812 | if (crtc->active || HAS_GMCH_DISPLAY(dev_priv)) { |
4cc31489 DV |
14813 | /* |
14814 | * We start out with underrun reporting disabled to avoid races. | |
14815 | * For correct bookkeeping mark this on active crtcs. | |
14816 | * | |
c5ab3bc0 DV |
14817 | * Also on gmch platforms we dont have any hardware bits to |
14818 | * disable the underrun reporting. Which means we need to start | |
14819 | * out with underrun reporting disabled also on inactive pipes, | |
14820 | * since otherwise we'll complain about the garbage we read when | |
14821 | * e.g. coming up after runtime pm. | |
14822 | * | |
4cc31489 DV |
14823 | * No protection against concurrent access is required - at |
14824 | * worst a fifo underrun happens which also sets this to false. | |
14825 | */ | |
14826 | crtc->cpu_fifo_underrun_disabled = true; | |
a168f5b3 VS |
14827 | /* |
14828 | * We track the PCH trancoder underrun reporting state | |
14829 | * within the crtc. With crtc for pipe A housing the underrun | |
14830 | * reporting state for PCH transcoder A, crtc for pipe B housing | |
14831 | * it for PCH transcoder B, etc. LPT-H has only PCH transcoder A, | |
14832 | * and marking underrun reporting as disabled for the non-existing | |
14833 | * PCH transcoders B and C would prevent enabling the south | |
14834 | * error interrupt (see cpt_can_enable_serr_int()). | |
14835 | */ | |
14836 | if (has_pch_trancoder(dev_priv, (enum transcoder)crtc->pipe)) | |
14837 | crtc->pch_fifo_underrun_disabled = true; | |
4cc31489 | 14838 | } |
24929352 DV |
14839 | } |
14840 | ||
14841 | static void intel_sanitize_encoder(struct intel_encoder *encoder) | |
14842 | { | |
14843 | struct intel_connector *connector; | |
24929352 DV |
14844 | |
14845 | /* We need to check both for a crtc link (meaning that the | |
14846 | * encoder is active and trying to read from a pipe) and the | |
14847 | * pipe itself being active. */ | |
14848 | bool has_active_crtc = encoder->base.crtc && | |
14849 | to_intel_crtc(encoder->base.crtc)->active; | |
14850 | ||
496b0fc3 ML |
14851 | connector = intel_encoder_find_connector(encoder); |
14852 | if (connector && !has_active_crtc) { | |
24929352 DV |
14853 | DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n", |
14854 | encoder->base.base.id, | |
8e329a03 | 14855 | encoder->base.name); |
24929352 DV |
14856 | |
14857 | /* Connector is active, but has no active pipe. This is | |
14858 | * fallout from our resume register restoring. Disable | |
14859 | * the encoder manually again. */ | |
14860 | if (encoder->base.crtc) { | |
fd6bbda9 ML |
14861 | struct drm_crtc_state *crtc_state = encoder->base.crtc->state; |
14862 | ||
24929352 DV |
14863 | DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n", |
14864 | encoder->base.base.id, | |
8e329a03 | 14865 | encoder->base.name); |
fd6bbda9 | 14866 | encoder->disable(encoder, to_intel_crtc_state(crtc_state), connector->base.state); |
a62d1497 | 14867 | if (encoder->post_disable) |
fd6bbda9 | 14868 | encoder->post_disable(encoder, to_intel_crtc_state(crtc_state), connector->base.state); |
24929352 | 14869 | } |
7f1950fb | 14870 | encoder->base.crtc = NULL; |
24929352 DV |
14871 | |
14872 | /* Inconsistent output/port/pipe state happens presumably due to | |
14873 | * a bug in one of the get_hw_state functions. Or someplace else | |
14874 | * in our code, like the register restore mess on resume. Clamp | |
14875 | * things to off as a safer default. */ | |
fd6bbda9 ML |
14876 | |
14877 | connector->base.dpms = DRM_MODE_DPMS_OFF; | |
14878 | connector->base.encoder = NULL; | |
24929352 DV |
14879 | } |
14880 | /* Enabled encoders without active connectors will be fixed in | |
14881 | * the crtc fixup. */ | |
14882 | } | |
14883 | ||
29b74b7f | 14884 | void i915_redisable_vga_power_on(struct drm_i915_private *dev_priv) |
0fde901f | 14885 | { |
920a14b2 | 14886 | i915_reg_t vga_reg = i915_vgacntrl_reg(dev_priv); |
0fde901f | 14887 | |
04098753 ID |
14888 | if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) { |
14889 | DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n"); | |
29b74b7f | 14890 | i915_disable_vga(dev_priv); |
04098753 ID |
14891 | } |
14892 | } | |
14893 | ||
29b74b7f | 14894 | void i915_redisable_vga(struct drm_i915_private *dev_priv) |
04098753 | 14895 | { |
8dc8a27c PZ |
14896 | /* This function can be called both from intel_modeset_setup_hw_state or |
14897 | * at a very early point in our resume sequence, where the power well | |
14898 | * structures are not yet restored. Since this function is at a very | |
14899 | * paranoid "someone might have enabled VGA while we were not looking" | |
14900 | * level, just check if the power well is enabled instead of trying to | |
14901 | * follow the "don't touch the power well if we don't need it" policy | |
14902 | * the rest of the driver uses. */ | |
6392f847 | 14903 | if (!intel_display_power_get_if_enabled(dev_priv, POWER_DOMAIN_VGA)) |
8dc8a27c PZ |
14904 | return; |
14905 | ||
29b74b7f | 14906 | i915_redisable_vga_power_on(dev_priv); |
6392f847 ID |
14907 | |
14908 | intel_display_power_put(dev_priv, POWER_DOMAIN_VGA); | |
0fde901f KM |
14909 | } |
14910 | ||
f9cd7b88 | 14911 | static bool primary_get_hw_state(struct intel_plane *plane) |
98ec7739 | 14912 | { |
f9cd7b88 | 14913 | struct drm_i915_private *dev_priv = to_i915(plane->base.dev); |
98ec7739 | 14914 | |
f9cd7b88 | 14915 | return I915_READ(DSPCNTR(plane->plane)) & DISPLAY_PLANE_ENABLE; |
d032ffa0 ML |
14916 | } |
14917 | ||
f9cd7b88 VS |
14918 | /* FIXME read out full plane state for all planes */ |
14919 | static void readout_plane_state(struct intel_crtc *crtc) | |
d032ffa0 | 14920 | { |
e9728bd8 VS |
14921 | struct intel_plane *primary = to_intel_plane(crtc->base.primary); |
14922 | bool visible; | |
d032ffa0 | 14923 | |
e9728bd8 | 14924 | visible = crtc->active && primary_get_hw_state(primary); |
b26d3ea3 | 14925 | |
e9728bd8 VS |
14926 | intel_set_plane_visible(to_intel_crtc_state(crtc->base.state), |
14927 | to_intel_plane_state(primary->base.state), | |
14928 | visible); | |
98ec7739 VS |
14929 | } |
14930 | ||
30e984df | 14931 | static void intel_modeset_readout_hw_state(struct drm_device *dev) |
24929352 | 14932 | { |
fac5e23e | 14933 | struct drm_i915_private *dev_priv = to_i915(dev); |
24929352 | 14934 | enum pipe pipe; |
24929352 DV |
14935 | struct intel_crtc *crtc; |
14936 | struct intel_encoder *encoder; | |
14937 | struct intel_connector *connector; | |
f9e905ca | 14938 | struct drm_connector_list_iter conn_iter; |
5358901f | 14939 | int i; |
24929352 | 14940 | |
565602d7 ML |
14941 | dev_priv->active_crtcs = 0; |
14942 | ||
d3fcc808 | 14943 | for_each_intel_crtc(dev, crtc) { |
a8cd6da0 VS |
14944 | struct intel_crtc_state *crtc_state = |
14945 | to_intel_crtc_state(crtc->base.state); | |
3b117c8f | 14946 | |
ec2dc6a0 | 14947 | __drm_atomic_helper_crtc_destroy_state(&crtc_state->base); |
565602d7 ML |
14948 | memset(crtc_state, 0, sizeof(*crtc_state)); |
14949 | crtc_state->base.crtc = &crtc->base; | |
24929352 | 14950 | |
565602d7 ML |
14951 | crtc_state->base.active = crtc_state->base.enable = |
14952 | dev_priv->display.get_pipe_config(crtc, crtc_state); | |
14953 | ||
14954 | crtc->base.enabled = crtc_state->base.enable; | |
14955 | crtc->active = crtc_state->base.active; | |
14956 | ||
aca1ebf4 | 14957 | if (crtc_state->base.active) |
565602d7 ML |
14958 | dev_priv->active_crtcs |= 1 << crtc->pipe; |
14959 | ||
f9cd7b88 | 14960 | readout_plane_state(crtc); |
24929352 | 14961 | |
78108b7c VS |
14962 | DRM_DEBUG_KMS("[CRTC:%d:%s] hw state readout: %s\n", |
14963 | crtc->base.base.id, crtc->base.name, | |
a8cd6da0 | 14964 | enableddisabled(crtc_state->base.active)); |
24929352 DV |
14965 | } |
14966 | ||
5358901f DV |
14967 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
14968 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
14969 | ||
2edd6443 | 14970 | pll->on = pll->funcs.get_hw_state(dev_priv, pll, |
2c42e535 ACO |
14971 | &pll->state.hw_state); |
14972 | pll->state.crtc_mask = 0; | |
d3fcc808 | 14973 | for_each_intel_crtc(dev, crtc) { |
a8cd6da0 VS |
14974 | struct intel_crtc_state *crtc_state = |
14975 | to_intel_crtc_state(crtc->base.state); | |
14976 | ||
14977 | if (crtc_state->base.active && | |
14978 | crtc_state->shared_dpll == pll) | |
2c42e535 | 14979 | pll->state.crtc_mask |= 1 << crtc->pipe; |
5358901f | 14980 | } |
2c42e535 | 14981 | pll->active_mask = pll->state.crtc_mask; |
5358901f | 14982 | |
1e6f2ddc | 14983 | DRM_DEBUG_KMS("%s hw state readout: crtc_mask 0x%08x, on %i\n", |
2c42e535 | 14984 | pll->name, pll->state.crtc_mask, pll->on); |
5358901f DV |
14985 | } |
14986 | ||
b2784e15 | 14987 | for_each_intel_encoder(dev, encoder) { |
24929352 DV |
14988 | pipe = 0; |
14989 | ||
14990 | if (encoder->get_hw_state(encoder, &pipe)) { | |
a8cd6da0 VS |
14991 | struct intel_crtc_state *crtc_state; |
14992 | ||
98187836 | 14993 | crtc = intel_get_crtc_for_pipe(dev_priv, pipe); |
a8cd6da0 | 14994 | crtc_state = to_intel_crtc_state(crtc->base.state); |
e2af48c6 | 14995 | |
045ac3b5 | 14996 | encoder->base.crtc = &crtc->base; |
a8cd6da0 VS |
14997 | crtc_state->output_types |= 1 << encoder->type; |
14998 | encoder->get_config(encoder, crtc_state); | |
24929352 DV |
14999 | } else { |
15000 | encoder->base.crtc = NULL; | |
15001 | } | |
15002 | ||
6f2bcceb | 15003 | DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n", |
08c4d7fc TU |
15004 | encoder->base.base.id, encoder->base.name, |
15005 | enableddisabled(encoder->base.crtc), | |
6f2bcceb | 15006 | pipe_name(pipe)); |
24929352 DV |
15007 | } |
15008 | ||
f9e905ca DV |
15009 | drm_connector_list_iter_begin(dev, &conn_iter); |
15010 | for_each_intel_connector_iter(connector, &conn_iter) { | |
24929352 DV |
15011 | if (connector->get_hw_state(connector)) { |
15012 | connector->base.dpms = DRM_MODE_DPMS_ON; | |
2aa974c9 ML |
15013 | |
15014 | encoder = connector->encoder; | |
15015 | connector->base.encoder = &encoder->base; | |
15016 | ||
15017 | if (encoder->base.crtc && | |
15018 | encoder->base.crtc->state->active) { | |
15019 | /* | |
15020 | * This has to be done during hardware readout | |
15021 | * because anything calling .crtc_disable may | |
15022 | * rely on the connector_mask being accurate. | |
15023 | */ | |
15024 | encoder->base.crtc->state->connector_mask |= | |
15025 | 1 << drm_connector_index(&connector->base); | |
e87a52b3 ML |
15026 | encoder->base.crtc->state->encoder_mask |= |
15027 | 1 << drm_encoder_index(&encoder->base); | |
2aa974c9 ML |
15028 | } |
15029 | ||
24929352 DV |
15030 | } else { |
15031 | connector->base.dpms = DRM_MODE_DPMS_OFF; | |
15032 | connector->base.encoder = NULL; | |
15033 | } | |
15034 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n", | |
08c4d7fc TU |
15035 | connector->base.base.id, connector->base.name, |
15036 | enableddisabled(connector->base.encoder)); | |
24929352 | 15037 | } |
f9e905ca | 15038 | drm_connector_list_iter_end(&conn_iter); |
7f4c6284 VS |
15039 | |
15040 | for_each_intel_crtc(dev, crtc) { | |
a8cd6da0 VS |
15041 | struct intel_crtc_state *crtc_state = |
15042 | to_intel_crtc_state(crtc->base.state); | |
d305e061 | 15043 | int min_cdclk = 0; |
aca1ebf4 | 15044 | |
7f4c6284 | 15045 | memset(&crtc->base.mode, 0, sizeof(crtc->base.mode)); |
a8cd6da0 VS |
15046 | if (crtc_state->base.active) { |
15047 | intel_mode_from_pipe_config(&crtc->base.mode, crtc_state); | |
15048 | intel_mode_from_pipe_config(&crtc_state->base.adjusted_mode, crtc_state); | |
7f4c6284 VS |
15049 | WARN_ON(drm_atomic_set_mode_for_crtc(crtc->base.state, &crtc->base.mode)); |
15050 | ||
15051 | /* | |
15052 | * The initial mode needs to be set in order to keep | |
15053 | * the atomic core happy. It wants a valid mode if the | |
15054 | * crtc's enabled, so we do the above call. | |
15055 | * | |
7800fb69 DV |
15056 | * But we don't set all the derived state fully, hence |
15057 | * set a flag to indicate that a full recalculation is | |
15058 | * needed on the next commit. | |
7f4c6284 | 15059 | */ |
a8cd6da0 | 15060 | crtc_state->base.mode.private_flags = I915_MODE_FLAG_INHERITED; |
9eca6832 | 15061 | |
a7d1b3f4 VS |
15062 | intel_crtc_compute_pixel_rate(crtc_state); |
15063 | ||
9c61de4c | 15064 | if (dev_priv->display.modeset_calc_cdclk) { |
d305e061 | 15065 | min_cdclk = intel_crtc_compute_min_cdclk(crtc_state); |
9c61de4c VS |
15066 | if (WARN_ON(min_cdclk < 0)) |
15067 | min_cdclk = 0; | |
15068 | } | |
aca1ebf4 | 15069 | |
5caa0fea DV |
15070 | drm_calc_timestamping_constants(&crtc->base, |
15071 | &crtc_state->base.adjusted_mode); | |
9eca6832 | 15072 | update_scanline_offset(crtc); |
7f4c6284 | 15073 | } |
e3b247da | 15074 | |
d305e061 | 15075 | dev_priv->min_cdclk[crtc->pipe] = min_cdclk; |
aca1ebf4 | 15076 | |
a8cd6da0 | 15077 | intel_pipe_config_sanity_check(dev_priv, crtc_state); |
7f4c6284 | 15078 | } |
30e984df DV |
15079 | } |
15080 | ||
62b69566 ACO |
15081 | static void |
15082 | get_encoder_power_domains(struct drm_i915_private *dev_priv) | |
15083 | { | |
15084 | struct intel_encoder *encoder; | |
15085 | ||
15086 | for_each_intel_encoder(&dev_priv->drm, encoder) { | |
15087 | u64 get_domains; | |
15088 | enum intel_display_power_domain domain; | |
15089 | ||
15090 | if (!encoder->get_power_domains) | |
15091 | continue; | |
15092 | ||
15093 | get_domains = encoder->get_power_domains(encoder); | |
15094 | for_each_power_domain(domain, get_domains) | |
15095 | intel_display_power_get(dev_priv, domain); | |
15096 | } | |
15097 | } | |
15098 | ||
043e9bda ML |
15099 | /* Scan out the current hw modeset state, |
15100 | * and sanitizes it to the current state | |
15101 | */ | |
15102 | static void | |
aecd36b8 VS |
15103 | intel_modeset_setup_hw_state(struct drm_device *dev, |
15104 | struct drm_modeset_acquire_ctx *ctx) | |
30e984df | 15105 | { |
fac5e23e | 15106 | struct drm_i915_private *dev_priv = to_i915(dev); |
30e984df | 15107 | enum pipe pipe; |
30e984df DV |
15108 | struct intel_crtc *crtc; |
15109 | struct intel_encoder *encoder; | |
35c95375 | 15110 | int i; |
30e984df DV |
15111 | |
15112 | intel_modeset_readout_hw_state(dev); | |
24929352 DV |
15113 | |
15114 | /* HW state is read out, now we need to sanitize this mess. */ | |
62b69566 ACO |
15115 | get_encoder_power_domains(dev_priv); |
15116 | ||
b2784e15 | 15117 | for_each_intel_encoder(dev, encoder) { |
24929352 DV |
15118 | intel_sanitize_encoder(encoder); |
15119 | } | |
15120 | ||
055e393f | 15121 | for_each_pipe(dev_priv, pipe) { |
98187836 | 15122 | crtc = intel_get_crtc_for_pipe(dev_priv, pipe); |
e2af48c6 | 15123 | |
aecd36b8 | 15124 | intel_sanitize_crtc(crtc, ctx); |
6e3c9717 ACO |
15125 | intel_dump_pipe_config(crtc, crtc->config, |
15126 | "[setup_hw_state]"); | |
24929352 | 15127 | } |
9a935856 | 15128 | |
d29b2f9d ACO |
15129 | intel_modeset_update_connector_atomic_state(dev); |
15130 | ||
35c95375 DV |
15131 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
15132 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
15133 | ||
2dd66ebd | 15134 | if (!pll->on || pll->active_mask) |
35c95375 DV |
15135 | continue; |
15136 | ||
15137 | DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name); | |
15138 | ||
2edd6443 | 15139 | pll->funcs.disable(dev_priv, pll); |
35c95375 DV |
15140 | pll->on = false; |
15141 | } | |
15142 | ||
04548cba VS |
15143 | if (IS_G4X(dev_priv)) { |
15144 | g4x_wm_get_hw_state(dev); | |
15145 | g4x_wm_sanitize(dev_priv); | |
15146 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { | |
6eb1a681 | 15147 | vlv_wm_get_hw_state(dev); |
602ae835 | 15148 | vlv_wm_sanitize(dev_priv); |
a029fa4d | 15149 | } else if (INTEL_GEN(dev_priv) >= 9) { |
3078999f | 15150 | skl_wm_get_hw_state(dev); |
602ae835 | 15151 | } else if (HAS_PCH_SPLIT(dev_priv)) { |
243e6a44 | 15152 | ilk_wm_get_hw_state(dev); |
602ae835 | 15153 | } |
292b990e ML |
15154 | |
15155 | for_each_intel_crtc(dev, crtc) { | |
d8fc70b7 | 15156 | u64 put_domains; |
292b990e | 15157 | |
74bff5f9 | 15158 | put_domains = modeset_get_crtc_power_domains(&crtc->base, crtc->config); |
292b990e ML |
15159 | if (WARN_ON(put_domains)) |
15160 | modeset_put_power_domains(dev_priv, put_domains); | |
15161 | } | |
15162 | intel_display_set_init_power(dev_priv, false); | |
010cf73d | 15163 | |
8d8c386c ID |
15164 | intel_power_domains_verify_state(dev_priv); |
15165 | ||
010cf73d | 15166 | intel_fbc_init_pipe_state(dev_priv); |
043e9bda | 15167 | } |
7d0bc1ea | 15168 | |
043e9bda ML |
15169 | void intel_display_resume(struct drm_device *dev) |
15170 | { | |
e2c8b870 ML |
15171 | struct drm_i915_private *dev_priv = to_i915(dev); |
15172 | struct drm_atomic_state *state = dev_priv->modeset_restore_state; | |
15173 | struct drm_modeset_acquire_ctx ctx; | |
043e9bda | 15174 | int ret; |
f30da187 | 15175 | |
e2c8b870 | 15176 | dev_priv->modeset_restore_state = NULL; |
73974893 ML |
15177 | if (state) |
15178 | state->acquire_ctx = &ctx; | |
043e9bda | 15179 | |
e2c8b870 | 15180 | drm_modeset_acquire_init(&ctx, 0); |
043e9bda | 15181 | |
73974893 ML |
15182 | while (1) { |
15183 | ret = drm_modeset_lock_all_ctx(dev, &ctx); | |
15184 | if (ret != -EDEADLK) | |
15185 | break; | |
043e9bda | 15186 | |
e2c8b870 | 15187 | drm_modeset_backoff(&ctx); |
e2c8b870 | 15188 | } |
043e9bda | 15189 | |
73974893 | 15190 | if (!ret) |
581e49fe | 15191 | ret = __intel_display_resume(dev, state, &ctx); |
73974893 | 15192 | |
2503a0fe | 15193 | intel_enable_ipc(dev_priv); |
e2c8b870 ML |
15194 | drm_modeset_drop_locks(&ctx); |
15195 | drm_modeset_acquire_fini(&ctx); | |
043e9bda | 15196 | |
0853695c | 15197 | if (ret) |
e2c8b870 | 15198 | DRM_ERROR("Restoring old state failed with %i\n", ret); |
3c5e37f1 CW |
15199 | if (state) |
15200 | drm_atomic_state_put(state); | |
2c7111db CW |
15201 | } |
15202 | ||
15203 | void intel_modeset_gem_init(struct drm_device *dev) | |
15204 | { | |
dc97997a | 15205 | struct drm_i915_private *dev_priv = to_i915(dev); |
484b41dd | 15206 | |
dc97997a | 15207 | intel_init_gt_powersave(dev_priv); |
ae48434c | 15208 | |
1ee8da6d | 15209 | intel_setup_overlay(dev_priv); |
1ebaa0b9 CW |
15210 | } |
15211 | ||
15212 | int intel_connector_register(struct drm_connector *connector) | |
15213 | { | |
15214 | struct intel_connector *intel_connector = to_intel_connector(connector); | |
15215 | int ret; | |
15216 | ||
15217 | ret = intel_backlight_device_register(intel_connector); | |
15218 | if (ret) | |
15219 | goto err; | |
15220 | ||
15221 | return 0; | |
0962c3c9 | 15222 | |
1ebaa0b9 CW |
15223 | err: |
15224 | return ret; | |
79e53945 JB |
15225 | } |
15226 | ||
c191eca1 | 15227 | void intel_connector_unregister(struct drm_connector *connector) |
4932e2c3 | 15228 | { |
e63d87c0 | 15229 | struct intel_connector *intel_connector = to_intel_connector(connector); |
4932e2c3 | 15230 | |
e63d87c0 | 15231 | intel_backlight_device_unregister(intel_connector); |
4932e2c3 | 15232 | intel_panel_destroy_backlight(connector); |
4932e2c3 ID |
15233 | } |
15234 | ||
79e53945 JB |
15235 | void intel_modeset_cleanup(struct drm_device *dev) |
15236 | { | |
fac5e23e | 15237 | struct drm_i915_private *dev_priv = to_i915(dev); |
652c393a | 15238 | |
eb955eee CW |
15239 | flush_work(&dev_priv->atomic_helper.free_work); |
15240 | WARN_ON(!llist_empty(&dev_priv->atomic_helper.free_list)); | |
15241 | ||
dc97997a | 15242 | intel_disable_gt_powersave(dev_priv); |
2eb5252e | 15243 | |
fd0c0642 DV |
15244 | /* |
15245 | * Interrupts and polling as the first thing to avoid creating havoc. | |
2eb5252e | 15246 | * Too much stuff here (turning of connectors, ...) would |
fd0c0642 DV |
15247 | * experience fancy races otherwise. |
15248 | */ | |
2aeb7d3a | 15249 | intel_irq_uninstall(dev_priv); |
eb21b92b | 15250 | |
fd0c0642 DV |
15251 | /* |
15252 | * Due to the hpd irq storm handling the hotplug work can re-arm the | |
15253 | * poll handlers. Hence disable polling after hpd handling is shut down. | |
15254 | */ | |
f87ea761 | 15255 | drm_kms_helper_poll_fini(dev); |
fd0c0642 | 15256 | |
4f256d82 DV |
15257 | /* poll work can call into fbdev, hence clean that up afterwards */ |
15258 | intel_fbdev_fini(dev_priv); | |
15259 | ||
723bfd70 JB |
15260 | intel_unregister_dsm_handler(); |
15261 | ||
c937ab3e | 15262 | intel_fbc_global_disable(dev_priv); |
69341a5e | 15263 | |
1630fe75 CW |
15264 | /* flush any delayed tasks or pending work */ |
15265 | flush_scheduled_work(); | |
15266 | ||
79e53945 | 15267 | drm_mode_config_cleanup(dev); |
4d7bb011 | 15268 | |
1ee8da6d | 15269 | intel_cleanup_overlay(dev_priv); |
ae48434c | 15270 | |
dc97997a | 15271 | intel_cleanup_gt_powersave(dev_priv); |
f5949141 | 15272 | |
40196446 | 15273 | intel_teardown_gmbus(dev_priv); |
79e53945 JB |
15274 | } |
15275 | ||
df0e9248 CW |
15276 | void intel_connector_attach_encoder(struct intel_connector *connector, |
15277 | struct intel_encoder *encoder) | |
15278 | { | |
15279 | connector->encoder = encoder; | |
15280 | drm_mode_connector_attach_encoder(&connector->base, | |
15281 | &encoder->base); | |
79e53945 | 15282 | } |
28d52043 DA |
15283 | |
15284 | /* | |
15285 | * set vga decode state - true == enable VGA decode | |
15286 | */ | |
6315b5d3 | 15287 | int intel_modeset_vga_set_state(struct drm_i915_private *dev_priv, bool state) |
28d52043 | 15288 | { |
6315b5d3 | 15289 | unsigned reg = INTEL_GEN(dev_priv) >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL; |
28d52043 DA |
15290 | u16 gmch_ctrl; |
15291 | ||
75fa041d CW |
15292 | if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) { |
15293 | DRM_ERROR("failed to read control word\n"); | |
15294 | return -EIO; | |
15295 | } | |
15296 | ||
c0cc8a55 CW |
15297 | if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state) |
15298 | return 0; | |
15299 | ||
28d52043 DA |
15300 | if (state) |
15301 | gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE; | |
15302 | else | |
15303 | gmch_ctrl |= INTEL_GMCH_VGA_DISABLE; | |
75fa041d CW |
15304 | |
15305 | if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) { | |
15306 | DRM_ERROR("failed to write control word\n"); | |
15307 | return -EIO; | |
15308 | } | |
15309 | ||
28d52043 DA |
15310 | return 0; |
15311 | } | |
c4a1d9e4 | 15312 | |
98a2f411 CW |
15313 | #if IS_ENABLED(CONFIG_DRM_I915_CAPTURE_ERROR) |
15314 | ||
c4a1d9e4 | 15315 | struct intel_display_error_state { |
ff57f1b0 PZ |
15316 | |
15317 | u32 power_well_driver; | |
15318 | ||
63b66e5b CW |
15319 | int num_transcoders; |
15320 | ||
c4a1d9e4 CW |
15321 | struct intel_cursor_error_state { |
15322 | u32 control; | |
15323 | u32 position; | |
15324 | u32 base; | |
15325 | u32 size; | |
52331309 | 15326 | } cursor[I915_MAX_PIPES]; |
c4a1d9e4 CW |
15327 | |
15328 | struct intel_pipe_error_state { | |
ddf9c536 | 15329 | bool power_domain_on; |
c4a1d9e4 | 15330 | u32 source; |
f301b1e1 | 15331 | u32 stat; |
52331309 | 15332 | } pipe[I915_MAX_PIPES]; |
c4a1d9e4 CW |
15333 | |
15334 | struct intel_plane_error_state { | |
15335 | u32 control; | |
15336 | u32 stride; | |
15337 | u32 size; | |
15338 | u32 pos; | |
15339 | u32 addr; | |
15340 | u32 surface; | |
15341 | u32 tile_offset; | |
52331309 | 15342 | } plane[I915_MAX_PIPES]; |
63b66e5b CW |
15343 | |
15344 | struct intel_transcoder_error_state { | |
ddf9c536 | 15345 | bool power_domain_on; |
63b66e5b CW |
15346 | enum transcoder cpu_transcoder; |
15347 | ||
15348 | u32 conf; | |
15349 | ||
15350 | u32 htotal; | |
15351 | u32 hblank; | |
15352 | u32 hsync; | |
15353 | u32 vtotal; | |
15354 | u32 vblank; | |
15355 | u32 vsync; | |
15356 | } transcoder[4]; | |
c4a1d9e4 CW |
15357 | }; |
15358 | ||
15359 | struct intel_display_error_state * | |
c033666a | 15360 | intel_display_capture_error_state(struct drm_i915_private *dev_priv) |
c4a1d9e4 | 15361 | { |
c4a1d9e4 | 15362 | struct intel_display_error_state *error; |
63b66e5b CW |
15363 | int transcoders[] = { |
15364 | TRANSCODER_A, | |
15365 | TRANSCODER_B, | |
15366 | TRANSCODER_C, | |
15367 | TRANSCODER_EDP, | |
15368 | }; | |
c4a1d9e4 CW |
15369 | int i; |
15370 | ||
c033666a | 15371 | if (INTEL_INFO(dev_priv)->num_pipes == 0) |
63b66e5b CW |
15372 | return NULL; |
15373 | ||
9d1cb914 | 15374 | error = kzalloc(sizeof(*error), GFP_ATOMIC); |
c4a1d9e4 CW |
15375 | if (error == NULL) |
15376 | return NULL; | |
15377 | ||
c033666a | 15378 | if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) |
9c3a16c8 ID |
15379 | error->power_well_driver = |
15380 | I915_READ(HSW_PWR_WELL_CTL_DRIVER(HSW_DISP_PW_GLOBAL)); | |
ff57f1b0 | 15381 | |
055e393f | 15382 | for_each_pipe(dev_priv, i) { |
ddf9c536 | 15383 | error->pipe[i].power_domain_on = |
f458ebbc DV |
15384 | __intel_display_power_is_enabled(dev_priv, |
15385 | POWER_DOMAIN_PIPE(i)); | |
ddf9c536 | 15386 | if (!error->pipe[i].power_domain_on) |
9d1cb914 PZ |
15387 | continue; |
15388 | ||
5efb3e28 VS |
15389 | error->cursor[i].control = I915_READ(CURCNTR(i)); |
15390 | error->cursor[i].position = I915_READ(CURPOS(i)); | |
15391 | error->cursor[i].base = I915_READ(CURBASE(i)); | |
c4a1d9e4 CW |
15392 | |
15393 | error->plane[i].control = I915_READ(DSPCNTR(i)); | |
15394 | error->plane[i].stride = I915_READ(DSPSTRIDE(i)); | |
c033666a | 15395 | if (INTEL_GEN(dev_priv) <= 3) { |
51889b35 | 15396 | error->plane[i].size = I915_READ(DSPSIZE(i)); |
80ca378b PZ |
15397 | error->plane[i].pos = I915_READ(DSPPOS(i)); |
15398 | } | |
c033666a | 15399 | if (INTEL_GEN(dev_priv) <= 7 && !IS_HASWELL(dev_priv)) |
ca291363 | 15400 | error->plane[i].addr = I915_READ(DSPADDR(i)); |
c033666a | 15401 | if (INTEL_GEN(dev_priv) >= 4) { |
c4a1d9e4 CW |
15402 | error->plane[i].surface = I915_READ(DSPSURF(i)); |
15403 | error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i)); | |
15404 | } | |
15405 | ||
c4a1d9e4 | 15406 | error->pipe[i].source = I915_READ(PIPESRC(i)); |
f301b1e1 | 15407 | |
c033666a | 15408 | if (HAS_GMCH_DISPLAY(dev_priv)) |
f301b1e1 | 15409 | error->pipe[i].stat = I915_READ(PIPESTAT(i)); |
63b66e5b CW |
15410 | } |
15411 | ||
4d1de975 | 15412 | /* Note: this does not include DSI transcoders. */ |
c033666a | 15413 | error->num_transcoders = INTEL_INFO(dev_priv)->num_pipes; |
2d1fe073 | 15414 | if (HAS_DDI(dev_priv)) |
63b66e5b CW |
15415 | error->num_transcoders++; /* Account for eDP. */ |
15416 | ||
15417 | for (i = 0; i < error->num_transcoders; i++) { | |
15418 | enum transcoder cpu_transcoder = transcoders[i]; | |
15419 | ||
ddf9c536 | 15420 | error->transcoder[i].power_domain_on = |
f458ebbc | 15421 | __intel_display_power_is_enabled(dev_priv, |
38cc1daf | 15422 | POWER_DOMAIN_TRANSCODER(cpu_transcoder)); |
ddf9c536 | 15423 | if (!error->transcoder[i].power_domain_on) |
9d1cb914 PZ |
15424 | continue; |
15425 | ||
63b66e5b CW |
15426 | error->transcoder[i].cpu_transcoder = cpu_transcoder; |
15427 | ||
15428 | error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder)); | |
15429 | error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder)); | |
15430 | error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder)); | |
15431 | error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder)); | |
15432 | error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder)); | |
15433 | error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder)); | |
15434 | error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder)); | |
c4a1d9e4 CW |
15435 | } |
15436 | ||
15437 | return error; | |
15438 | } | |
15439 | ||
edc3d884 MK |
15440 | #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__) |
15441 | ||
c4a1d9e4 | 15442 | void |
edc3d884 | 15443 | intel_display_print_error_state(struct drm_i915_error_state_buf *m, |
c4a1d9e4 CW |
15444 | struct intel_display_error_state *error) |
15445 | { | |
5a4c6f1b | 15446 | struct drm_i915_private *dev_priv = m->i915; |
c4a1d9e4 CW |
15447 | int i; |
15448 | ||
63b66e5b CW |
15449 | if (!error) |
15450 | return; | |
15451 | ||
b7f05d4a | 15452 | err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev_priv)->num_pipes); |
8652744b | 15453 | if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) |
edc3d884 | 15454 | err_printf(m, "PWR_WELL_CTL2: %08x\n", |
ff57f1b0 | 15455 | error->power_well_driver); |
055e393f | 15456 | for_each_pipe(dev_priv, i) { |
edc3d884 | 15457 | err_printf(m, "Pipe [%d]:\n", i); |
ddf9c536 | 15458 | err_printf(m, " Power: %s\n", |
87ad3212 | 15459 | onoff(error->pipe[i].power_domain_on)); |
edc3d884 | 15460 | err_printf(m, " SRC: %08x\n", error->pipe[i].source); |
f301b1e1 | 15461 | err_printf(m, " STAT: %08x\n", error->pipe[i].stat); |
edc3d884 MK |
15462 | |
15463 | err_printf(m, "Plane [%d]:\n", i); | |
15464 | err_printf(m, " CNTR: %08x\n", error->plane[i].control); | |
15465 | err_printf(m, " STRIDE: %08x\n", error->plane[i].stride); | |
5f56d5f9 | 15466 | if (INTEL_GEN(dev_priv) <= 3) { |
edc3d884 MK |
15467 | err_printf(m, " SIZE: %08x\n", error->plane[i].size); |
15468 | err_printf(m, " POS: %08x\n", error->plane[i].pos); | |
80ca378b | 15469 | } |
772c2a51 | 15470 | if (INTEL_GEN(dev_priv) <= 7 && !IS_HASWELL(dev_priv)) |
edc3d884 | 15471 | err_printf(m, " ADDR: %08x\n", error->plane[i].addr); |
5f56d5f9 | 15472 | if (INTEL_GEN(dev_priv) >= 4) { |
edc3d884 MK |
15473 | err_printf(m, " SURF: %08x\n", error->plane[i].surface); |
15474 | err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset); | |
c4a1d9e4 CW |
15475 | } |
15476 | ||
edc3d884 MK |
15477 | err_printf(m, "Cursor [%d]:\n", i); |
15478 | err_printf(m, " CNTR: %08x\n", error->cursor[i].control); | |
15479 | err_printf(m, " POS: %08x\n", error->cursor[i].position); | |
15480 | err_printf(m, " BASE: %08x\n", error->cursor[i].base); | |
c4a1d9e4 | 15481 | } |
63b66e5b CW |
15482 | |
15483 | for (i = 0; i < error->num_transcoders; i++) { | |
da205630 | 15484 | err_printf(m, "CPU transcoder: %s\n", |
63b66e5b | 15485 | transcoder_name(error->transcoder[i].cpu_transcoder)); |
ddf9c536 | 15486 | err_printf(m, " Power: %s\n", |
87ad3212 | 15487 | onoff(error->transcoder[i].power_domain_on)); |
63b66e5b CW |
15488 | err_printf(m, " CONF: %08x\n", error->transcoder[i].conf); |
15489 | err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal); | |
15490 | err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank); | |
15491 | err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync); | |
15492 | err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal); | |
15493 | err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank); | |
15494 | err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync); | |
15495 | } | |
c4a1d9e4 | 15496 | } |
98a2f411 CW |
15497 | |
15498 | #endif |