]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright (c) 2007-2008 Intel Corporation | |
4 | * Jesse Barnes <jesse.barnes@intel.com> | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the next | |
14 | * paragraph) shall be included in all copies or substantial portions of the | |
15 | * Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
22 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
23 | * IN THE SOFTWARE. | |
24 | */ | |
25 | #ifndef __INTEL_DRV_H__ | |
26 | #define __INTEL_DRV_H__ | |
27 | ||
d1d70677 | 28 | #include <linux/async.h> |
79e53945 | 29 | #include <linux/i2c.h> |
178f736a | 30 | #include <linux/hdmi.h> |
760285e7 | 31 | #include <drm/i915_drm.h> |
80824003 | 32 | #include "i915_drv.h" |
760285e7 DH |
33 | #include <drm/drm_crtc.h> |
34 | #include <drm/drm_crtc_helper.h> | |
35 | #include <drm/drm_fb_helper.h> | |
0e32b39c | 36 | #include <drm/drm_dp_mst_helper.h> |
913d8d11 | 37 | |
1d5bfac9 DV |
38 | /** |
39 | * _wait_for - magic (register) wait macro | |
40 | * | |
41 | * Does the right thing for modeset paths when run under kdgb or similar atomic | |
42 | * contexts. Note that it's important that we check the condition again after | |
43 | * having timed out, since the timeout could be due to preemption or similar and | |
44 | * we've never had a chance to check the condition before the timeout. | |
45 | */ | |
481b6af3 | 46 | #define _wait_for(COND, MS, W) ({ \ |
1d5bfac9 | 47 | unsigned long timeout__ = jiffies + msecs_to_jiffies(MS) + 1; \ |
913d8d11 | 48 | int ret__ = 0; \ |
0206e353 | 49 | while (!(COND)) { \ |
913d8d11 | 50 | if (time_after(jiffies, timeout__)) { \ |
1d5bfac9 DV |
51 | if (!(COND)) \ |
52 | ret__ = -ETIMEDOUT; \ | |
913d8d11 CW |
53 | break; \ |
54 | } \ | |
0cc2764c BW |
55 | if (W && drm_can_sleep()) { \ |
56 | msleep(W); \ | |
57 | } else { \ | |
58 | cpu_relax(); \ | |
59 | } \ | |
913d8d11 CW |
60 | } \ |
61 | ret__; \ | |
62 | }) | |
63 | ||
481b6af3 CW |
64 | #define wait_for(COND, MS) _wait_for(COND, MS, 1) |
65 | #define wait_for_atomic(COND, MS) _wait_for(COND, MS, 0) | |
6effa33b DV |
66 | #define wait_for_atomic_us(COND, US) _wait_for((COND), \ |
67 | DIV_ROUND_UP((US), 1000), 0) | |
481b6af3 | 68 | |
49938ac4 JN |
69 | #define KHz(x) (1000 * (x)) |
70 | #define MHz(x) KHz(1000 * (x)) | |
021357ac | 71 | |
79e53945 JB |
72 | /* |
73 | * Display related stuff | |
74 | */ | |
75 | ||
76 | /* store information about an Ixxx DVO */ | |
77 | /* The i830->i865 use multiple DVOs with multiple i2cs */ | |
78 | /* the i915, i945 have a single sDVO i2c bus - which is different */ | |
79 | #define MAX_OUTPUTS 6 | |
80 | /* maximum connectors per crtcs in the mode set */ | |
79e53945 | 81 | |
4726e0b0 SK |
82 | /* Maximum cursor sizes */ |
83 | #define GEN2_CURSOR_WIDTH 64 | |
84 | #define GEN2_CURSOR_HEIGHT 64 | |
068be561 DL |
85 | #define MAX_CURSOR_WIDTH 256 |
86 | #define MAX_CURSOR_HEIGHT 256 | |
4726e0b0 | 87 | |
79e53945 JB |
88 | #define INTEL_I2C_BUS_DVO 1 |
89 | #define INTEL_I2C_BUS_SDVO 2 | |
90 | ||
91 | /* these are outputs from the chip - integrated only | |
92 | external chips are via DVO or SDVO output */ | |
93 | #define INTEL_OUTPUT_UNUSED 0 | |
94 | #define INTEL_OUTPUT_ANALOG 1 | |
95 | #define INTEL_OUTPUT_DVO 2 | |
96 | #define INTEL_OUTPUT_SDVO 3 | |
97 | #define INTEL_OUTPUT_LVDS 4 | |
98 | #define INTEL_OUTPUT_TVOUT 5 | |
7d57382e | 99 | #define INTEL_OUTPUT_HDMI 6 |
a4fc5ed6 | 100 | #define INTEL_OUTPUT_DISPLAYPORT 7 |
32f9d658 | 101 | #define INTEL_OUTPUT_EDP 8 |
72ffa333 JN |
102 | #define INTEL_OUTPUT_DSI 9 |
103 | #define INTEL_OUTPUT_UNKNOWN 10 | |
0e32b39c | 104 | #define INTEL_OUTPUT_DP_MST 11 |
79e53945 JB |
105 | |
106 | #define INTEL_DVO_CHIP_NONE 0 | |
107 | #define INTEL_DVO_CHIP_LVDS 1 | |
108 | #define INTEL_DVO_CHIP_TMDS 2 | |
109 | #define INTEL_DVO_CHIP_TVOUT 4 | |
110 | ||
dfba2e2d SK |
111 | #define INTEL_DSI_VIDEO_MODE 0 |
112 | #define INTEL_DSI_COMMAND_MODE 1 | |
72ffa333 | 113 | |
79e53945 JB |
114 | struct intel_framebuffer { |
115 | struct drm_framebuffer base; | |
05394f39 | 116 | struct drm_i915_gem_object *obj; |
79e53945 JB |
117 | }; |
118 | ||
37811fcc CW |
119 | struct intel_fbdev { |
120 | struct drm_fb_helper helper; | |
8bcd4553 | 121 | struct intel_framebuffer *fb; |
37811fcc CW |
122 | struct list_head fbdev_list; |
123 | struct drm_display_mode *our_mode; | |
d978ef14 | 124 | int preferred_bpp; |
37811fcc | 125 | }; |
79e53945 | 126 | |
21d40d37 | 127 | struct intel_encoder { |
4ef69c7a | 128 | struct drm_encoder base; |
9a935856 DV |
129 | /* |
130 | * The new crtc this encoder will be driven from. Only differs from | |
131 | * base->crtc while a modeset is in progress. | |
132 | */ | |
133 | struct intel_crtc *new_crtc; | |
134 | ||
79e53945 | 135 | int type; |
bc079e8b | 136 | unsigned int cloneable; |
5ab432ef | 137 | bool connectors_active; |
21d40d37 | 138 | void (*hot_plug)(struct intel_encoder *); |
7ae89233 DV |
139 | bool (*compute_config)(struct intel_encoder *, |
140 | struct intel_crtc_config *); | |
dafd226c | 141 | void (*pre_pll_enable)(struct intel_encoder *); |
bf49ec8c | 142 | void (*pre_enable)(struct intel_encoder *); |
ef9c3aee | 143 | void (*enable)(struct intel_encoder *); |
6cc5f341 | 144 | void (*mode_set)(struct intel_encoder *intel_encoder); |
ef9c3aee | 145 | void (*disable)(struct intel_encoder *); |
bf49ec8c | 146 | void (*post_disable)(struct intel_encoder *); |
f0947c37 DV |
147 | /* Read out the current hw state of this connector, returning true if |
148 | * the encoder is active. If the encoder is enabled it also set the pipe | |
149 | * it is connected to in the pipe parameter. */ | |
150 | bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe); | |
045ac3b5 | 151 | /* Reconstructs the equivalent mode flags for the current hardware |
fdafa9e2 | 152 | * state. This must be called _after_ display->get_pipe_config has |
63000ef6 XZ |
153 | * pre-filled the pipe config. Note that intel_encoder->base.crtc must |
154 | * be set correctly before calling this function. */ | |
045ac3b5 JB |
155 | void (*get_config)(struct intel_encoder *, |
156 | struct intel_crtc_config *pipe_config); | |
07f9cd0b ID |
157 | /* |
158 | * Called during system suspend after all pending requests for the | |
159 | * encoder are flushed (for example for DP AUX transactions) and | |
160 | * device interrupts are disabled. | |
161 | */ | |
162 | void (*suspend)(struct intel_encoder *); | |
f8aed700 | 163 | int crtc_mask; |
1d843f9d | 164 | enum hpd_pin hpd_pin; |
79e53945 JB |
165 | }; |
166 | ||
1d508706 | 167 | struct intel_panel { |
dd06f90e | 168 | struct drm_display_mode *fixed_mode; |
ec9ed197 | 169 | struct drm_display_mode *downclock_mode; |
4d891523 | 170 | int fitting_mode; |
58c68779 JN |
171 | |
172 | /* backlight */ | |
173 | struct { | |
c91c9f32 | 174 | bool present; |
58c68779 | 175 | u32 level; |
6dda730e | 176 | u32 min; |
7bd688cd | 177 | u32 max; |
58c68779 | 178 | bool enabled; |
636baebf JN |
179 | bool combination_mode; /* gen 2/4 only */ |
180 | bool active_low_pwm; | |
58c68779 JN |
181 | struct backlight_device *device; |
182 | } backlight; | |
ab656bb9 JN |
183 | |
184 | void (*backlight_power)(struct intel_connector *, bool enable); | |
1d508706 JN |
185 | }; |
186 | ||
5daa55eb ZW |
187 | struct intel_connector { |
188 | struct drm_connector base; | |
9a935856 DV |
189 | /* |
190 | * The fixed encoder this connector is connected to. | |
191 | */ | |
df0e9248 | 192 | struct intel_encoder *encoder; |
9a935856 DV |
193 | |
194 | /* | |
195 | * The new encoder this connector will be driven. Only differs from | |
196 | * encoder while a modeset is in progress. | |
197 | */ | |
198 | struct intel_encoder *new_encoder; | |
199 | ||
f0947c37 DV |
200 | /* Reads out the current hw, returning true if the connector is enabled |
201 | * and active (i.e. dpms ON state). */ | |
202 | bool (*get_hw_state)(struct intel_connector *); | |
1d508706 | 203 | |
4932e2c3 ID |
204 | /* |
205 | * Removes all interfaces through which the connector is accessible | |
206 | * - like sysfs, debugfs entries -, so that no new operations can be | |
207 | * started on the connector. Also makes sure all currently pending | |
208 | * operations finish before returing. | |
209 | */ | |
210 | void (*unregister)(struct intel_connector *); | |
211 | ||
1d508706 JN |
212 | /* Panel info for eDP and LVDS */ |
213 | struct intel_panel panel; | |
9cd300e0 JN |
214 | |
215 | /* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */ | |
216 | struct edid *edid; | |
821450c6 EE |
217 | |
218 | /* since POLL and HPD connectors may use the same HPD line keep the native | |
219 | state of connector->polled in case hotplug storm detection changes it */ | |
220 | u8 polled; | |
0e32b39c DA |
221 | |
222 | void *port; /* store this opaque as its illegal to dereference it */ | |
223 | ||
224 | struct intel_dp *mst_port; | |
5daa55eb ZW |
225 | }; |
226 | ||
80ad9206 VS |
227 | typedef struct dpll { |
228 | /* given values */ | |
229 | int n; | |
230 | int m1, m2; | |
231 | int p1, p2; | |
232 | /* derived values */ | |
233 | int dot; | |
234 | int vco; | |
235 | int m; | |
236 | int p; | |
237 | } intel_clock_t; | |
238 | ||
46f297fb | 239 | struct intel_plane_config { |
46f297fb JB |
240 | bool tiled; |
241 | int size; | |
242 | u32 base; | |
243 | }; | |
244 | ||
b8cecdf5 | 245 | struct intel_crtc_config { |
bb760063 DV |
246 | /** |
247 | * quirks - bitfield with hw state readout quirks | |
248 | * | |
249 | * For various reasons the hw state readout code might not be able to | |
250 | * completely faithfully read out the current state. These cases are | |
251 | * tracked with quirk flags so that fastboot and state checker can act | |
252 | * accordingly. | |
253 | */ | |
9953599b DV |
254 | #define PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS (1<<0) /* unreliable sync mode.flags */ |
255 | #define PIPE_CONFIG_QUIRK_INHERITED_MODE (1<<1) /* mode inherited from firmware */ | |
bb760063 DV |
256 | unsigned long quirks; |
257 | ||
5113bc9b VS |
258 | /* User requested mode, only valid as a starting point to |
259 | * compute adjusted_mode, except in the case of (S)DVO where | |
260 | * it's also for the output timings of the (S)DVO chip. | |
261 | * adjusted_mode will then correspond to the S(DVO) chip's | |
262 | * preferred input timings. */ | |
b8cecdf5 | 263 | struct drm_display_mode requested_mode; |
3c52f4eb | 264 | /* Actual pipe timings ie. what we program into the pipe timing |
241bfc38 | 265 | * registers. adjusted_mode.crtc_clock is the pipe pixel clock. */ |
b8cecdf5 | 266 | struct drm_display_mode adjusted_mode; |
37327abd VS |
267 | |
268 | /* Pipe source size (ie. panel fitter input size) | |
269 | * All planes will be positioned inside this space, | |
270 | * and get clipped at the edges. */ | |
271 | int pipe_src_w, pipe_src_h; | |
272 | ||
5bfe2ac0 DV |
273 | /* Whether to set up the PCH/FDI. Note that we never allow sharing |
274 | * between pch encoders and cpu encoders. */ | |
275 | bool has_pch_encoder; | |
50f3b016 | 276 | |
3b117c8f DV |
277 | /* CPU Transcoder for the pipe. Currently this can only differ from the |
278 | * pipe on Haswell (where we have a special eDP transcoder). */ | |
279 | enum transcoder cpu_transcoder; | |
280 | ||
50f3b016 DV |
281 | /* |
282 | * Use reduced/limited/broadcast rbg range, compressing from the full | |
283 | * range fed into the crtcs. | |
284 | */ | |
285 | bool limited_color_range; | |
286 | ||
03afc4a2 DV |
287 | /* DP has a bunch of special case unfortunately, so mark the pipe |
288 | * accordingly. */ | |
289 | bool has_dp_encoder; | |
d8b32247 | 290 | |
6897b4b5 DV |
291 | /* Whether we should send NULL infoframes. Required for audio. */ |
292 | bool has_hdmi_sink; | |
293 | ||
9ed109a7 DV |
294 | /* Audio enabled on this pipe. Only valid if either has_hdmi_sink or |
295 | * has_dp_encoder is set. */ | |
296 | bool has_audio; | |
297 | ||
d8b32247 DV |
298 | /* |
299 | * Enable dithering, used when the selected pipe bpp doesn't match the | |
300 | * plane bpp. | |
301 | */ | |
965e0c48 | 302 | bool dither; |
f47709a9 DV |
303 | |
304 | /* Controls for the clock computation, to override various stages. */ | |
305 | bool clock_set; | |
306 | ||
09ede541 DV |
307 | /* SDVO TV has a bunch of special case. To make multifunction encoders |
308 | * work correctly, we need to track this at runtime.*/ | |
309 | bool sdvo_tv_clock; | |
310 | ||
e29c22c0 DV |
311 | /* |
312 | * crtc bandwidth limit, don't increase pipe bpp or clock if not really | |
313 | * required. This is set in the 2nd loop of calling encoder's | |
314 | * ->compute_config if the first pick doesn't work out. | |
315 | */ | |
316 | bool bw_constrained; | |
317 | ||
f47709a9 DV |
318 | /* Settings for the intel dpll used on pretty much everything but |
319 | * haswell. */ | |
80ad9206 | 320 | struct dpll dpll; |
f47709a9 | 321 | |
a43f6e0f DV |
322 | /* Selected dpll when shared or DPLL_ID_PRIVATE. */ |
323 | enum intel_dpll_id shared_dpll; | |
324 | ||
de7cfc63 DV |
325 | /* PORT_CLK_SEL for DDI ports. */ |
326 | uint32_t ddi_pll_sel; | |
327 | ||
66e985c0 DV |
328 | /* Actual register state of the dpll, for shared dpll cross-checking. */ |
329 | struct intel_dpll_hw_state dpll_hw_state; | |
330 | ||
965e0c48 | 331 | int pipe_bpp; |
6cf86a5e | 332 | struct intel_link_m_n dp_m_n; |
ff9a6750 | 333 | |
439d7ac0 PB |
334 | /* m2_n2 for eDP downclock */ |
335 | struct intel_link_m_n dp_m2_n2; | |
f769cd24 | 336 | bool has_drrs; |
439d7ac0 | 337 | |
ff9a6750 DV |
338 | /* |
339 | * Frequence the dpll for the port should run at. Differs from the | |
3c52f4eb VS |
340 | * adjusted dotclock e.g. for DP or 12bpc hdmi mode. This is also |
341 | * already multiplied by pixel_multiplier. | |
df92b1e6 | 342 | */ |
ff9a6750 DV |
343 | int port_clock; |
344 | ||
6cc5f341 DV |
345 | /* Used by SDVO (and if we ever fix it, HDMI). */ |
346 | unsigned pixel_multiplier; | |
2dd24552 JB |
347 | |
348 | /* Panel fitter controls for gen2-gen4 + VLV */ | |
b074cec8 JB |
349 | struct { |
350 | u32 control; | |
351 | u32 pgm_ratios; | |
68fc8742 | 352 | u32 lvds_border_bits; |
b074cec8 JB |
353 | } gmch_pfit; |
354 | ||
355 | /* Panel fitter placement and size for Ironlake+ */ | |
356 | struct { | |
357 | u32 pos; | |
358 | u32 size; | |
fd4daa9c | 359 | bool enabled; |
fabf6e51 | 360 | bool force_thru; |
b074cec8 | 361 | } pch_pfit; |
33d29b14 | 362 | |
ca3a0ff8 | 363 | /* FDI configuration, only valid if has_pch_encoder is set. */ |
33d29b14 | 364 | int fdi_lanes; |
ca3a0ff8 | 365 | struct intel_link_m_n fdi_m_n; |
42db64ef PZ |
366 | |
367 | bool ips_enabled; | |
cf532bb2 VS |
368 | |
369 | bool double_wide; | |
0e32b39c DA |
370 | |
371 | bool dp_encoder_is_mst; | |
372 | int pbn; | |
b8cecdf5 DV |
373 | }; |
374 | ||
0b2ae6d7 VS |
375 | struct intel_pipe_wm { |
376 | struct intel_wm_level wm[5]; | |
377 | uint32_t linetime; | |
378 | bool fbc_wm_enabled; | |
2a44b76b VS |
379 | bool pipe_enabled; |
380 | bool sprites_enabled; | |
381 | bool sprites_scaled; | |
0b2ae6d7 VS |
382 | }; |
383 | ||
84c33a64 SG |
384 | struct intel_mmio_flip { |
385 | u32 seqno; | |
386 | u32 ring_id; | |
387 | }; | |
388 | ||
79e53945 JB |
389 | struct intel_crtc { |
390 | struct drm_crtc base; | |
80824003 JB |
391 | enum pipe pipe; |
392 | enum plane plane; | |
79e53945 | 393 | u8 lut_r[256], lut_g[256], lut_b[256]; |
08a48469 DV |
394 | /* |
395 | * Whether the crtc and the connected output pipeline is active. Implies | |
396 | * that crtc->enabled is set, i.e. the current mode configuration has | |
397 | * some outputs connected to this crtc. | |
08a48469 DV |
398 | */ |
399 | bool active; | |
6efdf354 | 400 | unsigned long enabled_power_domains; |
4c445e0e | 401 | bool primary_enabled; /* is the primary plane (partially) visible? */ |
652c393a | 402 | bool lowfreq_avail; |
02e792fb | 403 | struct intel_overlay *overlay; |
6b95a207 | 404 | struct intel_unpin_work *unpin_work; |
cda4b7d3 | 405 | |
b4a98e57 CW |
406 | atomic_t unpin_work_count; |
407 | ||
e506a0c6 DV |
408 | /* Display surface base address adjustement for pageflips. Note that on |
409 | * gen4+ this only adjusts up to a tile, offsets within a tile are | |
410 | * handled in the hw itself (with the TILEOFF register). */ | |
411 | unsigned long dspaddr_offset; | |
412 | ||
05394f39 | 413 | struct drm_i915_gem_object *cursor_bo; |
cda4b7d3 | 414 | uint32_t cursor_addr; |
cda4b7d3 | 415 | int16_t cursor_width, cursor_height; |
4b0e333e | 416 | uint32_t cursor_cntl; |
dc41c154 | 417 | uint32_t cursor_size; |
4b0e333e | 418 | uint32_t cursor_base; |
4b645f14 | 419 | |
46f297fb | 420 | struct intel_plane_config plane_config; |
b8cecdf5 | 421 | struct intel_crtc_config config; |
50741abc | 422 | struct intel_crtc_config *new_config; |
7668851f | 423 | bool new_enabled; |
b8cecdf5 | 424 | |
10d83730 VS |
425 | /* reset counter value when the last flip was submitted */ |
426 | unsigned int reset_counter; | |
8664281b PZ |
427 | |
428 | /* Access to these should be protected by dev_priv->irq_lock. */ | |
429 | bool cpu_fifo_underrun_disabled; | |
430 | bool pch_fifo_underrun_disabled; | |
0b2ae6d7 VS |
431 | |
432 | /* per-pipe watermark state */ | |
433 | struct { | |
434 | /* watermarks currently being used */ | |
435 | struct intel_pipe_wm active; | |
436 | } wm; | |
8d7849db | 437 | |
80715b2f | 438 | int scanline_offset; |
84c33a64 | 439 | struct intel_mmio_flip mmio_flip; |
79e53945 JB |
440 | }; |
441 | ||
c35426d2 VS |
442 | struct intel_plane_wm_parameters { |
443 | uint32_t horiz_pixels; | |
ed57cb8a | 444 | uint32_t vert_pixels; |
c35426d2 VS |
445 | uint8_t bytes_per_pixel; |
446 | bool enabled; | |
447 | bool scaled; | |
448 | }; | |
449 | ||
b840d907 JB |
450 | struct intel_plane { |
451 | struct drm_plane base; | |
7f1f3851 | 452 | int plane; |
b840d907 JB |
453 | enum pipe pipe; |
454 | struct drm_i915_gem_object *obj; | |
2d354c34 | 455 | bool can_scale; |
b840d907 | 456 | int max_downscale; |
5e1bac2f JB |
457 | int crtc_x, crtc_y; |
458 | unsigned int crtc_w, crtc_h; | |
459 | uint32_t src_x, src_y; | |
460 | uint32_t src_w, src_h; | |
76eebda7 | 461 | unsigned int rotation; |
526682e9 PZ |
462 | |
463 | /* Since we need to change the watermarks before/after | |
464 | * enabling/disabling the planes, we need to store the parameters here | |
465 | * as the other pieces of the struct may not reflect the values we want | |
466 | * for the watermark calculations. Currently only Haswell uses this. | |
467 | */ | |
c35426d2 | 468 | struct intel_plane_wm_parameters wm; |
526682e9 | 469 | |
b840d907 | 470 | void (*update_plane)(struct drm_plane *plane, |
b39d53f6 | 471 | struct drm_crtc *crtc, |
b840d907 JB |
472 | struct drm_framebuffer *fb, |
473 | struct drm_i915_gem_object *obj, | |
474 | int crtc_x, int crtc_y, | |
475 | unsigned int crtc_w, unsigned int crtc_h, | |
476 | uint32_t x, uint32_t y, | |
477 | uint32_t src_w, uint32_t src_h); | |
b39d53f6 VS |
478 | void (*disable_plane)(struct drm_plane *plane, |
479 | struct drm_crtc *crtc); | |
8ea30864 JB |
480 | int (*update_colorkey)(struct drm_plane *plane, |
481 | struct drm_intel_sprite_colorkey *key); | |
482 | void (*get_colorkey)(struct drm_plane *plane, | |
483 | struct drm_intel_sprite_colorkey *key); | |
b840d907 JB |
484 | }; |
485 | ||
b445e3b0 ED |
486 | struct intel_watermark_params { |
487 | unsigned long fifo_size; | |
488 | unsigned long max_wm; | |
489 | unsigned long default_wm; | |
490 | unsigned long guard_size; | |
491 | unsigned long cacheline_size; | |
492 | }; | |
493 | ||
494 | struct cxsr_latency { | |
495 | int is_desktop; | |
496 | int is_ddr3; | |
497 | unsigned long fsb_freq; | |
498 | unsigned long mem_freq; | |
499 | unsigned long display_sr; | |
500 | unsigned long display_hpll_disable; | |
501 | unsigned long cursor_sr; | |
502 | unsigned long cursor_hpll_disable; | |
503 | }; | |
504 | ||
79e53945 | 505 | #define to_intel_crtc(x) container_of(x, struct intel_crtc, base) |
5daa55eb | 506 | #define to_intel_connector(x) container_of(x, struct intel_connector, base) |
4ef69c7a | 507 | #define to_intel_encoder(x) container_of(x, struct intel_encoder, base) |
79e53945 | 508 | #define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base) |
b840d907 | 509 | #define to_intel_plane(x) container_of(x, struct intel_plane, base) |
155e6369 | 510 | #define intel_fb_obj(x) (x ? to_intel_framebuffer(x)->obj : NULL) |
79e53945 | 511 | |
f5bbfca3 | 512 | struct intel_hdmi { |
b242b7f7 | 513 | u32 hdmi_reg; |
f5bbfca3 | 514 | int ddc_bus; |
f5bbfca3 | 515 | uint32_t color_range; |
55bc60db | 516 | bool color_range_auto; |
f5bbfca3 ED |
517 | bool has_hdmi_sink; |
518 | bool has_audio; | |
519 | enum hdmi_force_audio force_audio; | |
abedc077 | 520 | bool rgb_quant_range_selectable; |
94a11ddc | 521 | enum hdmi_picture_aspect aspect_ratio; |
f5bbfca3 | 522 | void (*write_infoframe)(struct drm_encoder *encoder, |
178f736a | 523 | enum hdmi_infoframe_type type, |
fff63867 | 524 | const void *frame, ssize_t len); |
687f4d06 | 525 | void (*set_infoframes)(struct drm_encoder *encoder, |
6897b4b5 | 526 | bool enable, |
687f4d06 | 527 | struct drm_display_mode *adjusted_mode); |
f5bbfca3 ED |
528 | }; |
529 | ||
0e32b39c | 530 | struct intel_dp_mst_encoder; |
b091cd92 | 531 | #define DP_MAX_DOWNSTREAM_PORTS 0x10 |
54d63ca6 | 532 | |
4f9db5b5 PB |
533 | /** |
534 | * HIGH_RR is the highest eDP panel refresh rate read from EDID | |
535 | * LOW_RR is the lowest eDP panel refresh rate found from EDID | |
536 | * parsing for same resolution. | |
537 | */ | |
538 | enum edp_drrs_refresh_rate_type { | |
539 | DRRS_HIGH_RR, | |
540 | DRRS_LOW_RR, | |
541 | DRRS_MAX_RR, /* RR count */ | |
542 | }; | |
543 | ||
54d63ca6 | 544 | struct intel_dp { |
54d63ca6 | 545 | uint32_t output_reg; |
9ed35ab1 | 546 | uint32_t aux_ch_ctl_reg; |
54d63ca6 | 547 | uint32_t DP; |
54d63ca6 SK |
548 | bool has_audio; |
549 | enum hdmi_force_audio force_audio; | |
550 | uint32_t color_range; | |
55bc60db | 551 | bool color_range_auto; |
54d63ca6 SK |
552 | uint8_t link_bw; |
553 | uint8_t lane_count; | |
554 | uint8_t dpcd[DP_RECEIVER_CAP_SIZE]; | |
2293bb5c | 555 | uint8_t psr_dpcd[EDP_PSR_RECEIVER_CAP_SIZE]; |
b091cd92 | 556 | uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS]; |
9d1a1031 | 557 | struct drm_dp_aux aux; |
54d63ca6 SK |
558 | uint8_t train_set[4]; |
559 | int panel_power_up_delay; | |
560 | int panel_power_down_delay; | |
561 | int panel_power_cycle_delay; | |
562 | int backlight_on_delay; | |
563 | int backlight_off_delay; | |
54d63ca6 SK |
564 | struct delayed_work panel_vdd_work; |
565 | bool want_panel_vdd; | |
dce56b3c PZ |
566 | unsigned long last_power_cycle; |
567 | unsigned long last_power_on; | |
568 | unsigned long last_backlight_off; | |
5d42f82a | 569 | |
01527b31 CT |
570 | struct notifier_block edp_notifier; |
571 | ||
06ea66b6 | 572 | bool use_tps3; |
0e32b39c DA |
573 | bool can_mst; /* this port supports mst */ |
574 | bool is_mst; | |
575 | int active_mst_links; | |
576 | /* connector directly attached - won't be use for modeset in mst world */ | |
dd06f90e | 577 | struct intel_connector *attached_connector; |
ec5b01dd | 578 | |
0e32b39c DA |
579 | /* mst connector list */ |
580 | struct intel_dp_mst_encoder *mst_encoders[I915_MAX_PIPES]; | |
581 | struct drm_dp_mst_topology_mgr mst_mgr; | |
582 | ||
ec5b01dd | 583 | uint32_t (*get_aux_clock_divider)(struct intel_dp *dp, int index); |
153b1100 DL |
584 | /* |
585 | * This function returns the value we have to program the AUX_CTL | |
586 | * register with to kick off an AUX transaction. | |
587 | */ | |
588 | uint32_t (*get_aux_send_ctl)(struct intel_dp *dp, | |
589 | bool has_aux_irq, | |
590 | int send_bytes, | |
591 | uint32_t aux_clock_divider); | |
4f9db5b5 PB |
592 | struct { |
593 | enum drrs_support_type type; | |
594 | enum edp_drrs_refresh_rate_type refresh_rate_type; | |
439d7ac0 | 595 | struct mutex mutex; |
4f9db5b5 PB |
596 | } drrs_state; |
597 | ||
54d63ca6 SK |
598 | }; |
599 | ||
da63a9f2 PZ |
600 | struct intel_digital_port { |
601 | struct intel_encoder base; | |
174edf1f | 602 | enum port port; |
bcf53de4 | 603 | u32 saved_port_bits; |
da63a9f2 PZ |
604 | struct intel_dp dp; |
605 | struct intel_hdmi hdmi; | |
13cf5504 | 606 | bool (*hpd_pulse)(struct intel_digital_port *, bool); |
da63a9f2 PZ |
607 | }; |
608 | ||
0e32b39c DA |
609 | struct intel_dp_mst_encoder { |
610 | struct intel_encoder base; | |
611 | enum pipe pipe; | |
612 | struct intel_digital_port *primary; | |
613 | void *port; /* store this opaque as its illegal to dereference it */ | |
614 | }; | |
615 | ||
89b667f8 JB |
616 | static inline int |
617 | vlv_dport_to_channel(struct intel_digital_port *dport) | |
618 | { | |
619 | switch (dport->port) { | |
620 | case PORT_B: | |
00fc31b7 | 621 | case PORT_D: |
e4607fcf | 622 | return DPIO_CH0; |
89b667f8 | 623 | case PORT_C: |
e4607fcf | 624 | return DPIO_CH1; |
89b667f8 JB |
625 | default: |
626 | BUG(); | |
627 | } | |
628 | } | |
629 | ||
eb69b0e5 CML |
630 | static inline int |
631 | vlv_pipe_to_channel(enum pipe pipe) | |
632 | { | |
633 | switch (pipe) { | |
634 | case PIPE_A: | |
635 | case PIPE_C: | |
636 | return DPIO_CH0; | |
637 | case PIPE_B: | |
638 | return DPIO_CH1; | |
639 | default: | |
640 | BUG(); | |
641 | } | |
642 | } | |
643 | ||
f875c15a CW |
644 | static inline struct drm_crtc * |
645 | intel_get_crtc_for_pipe(struct drm_device *dev, int pipe) | |
646 | { | |
647 | struct drm_i915_private *dev_priv = dev->dev_private; | |
648 | return dev_priv->pipe_to_crtc_mapping[pipe]; | |
649 | } | |
650 | ||
417ae147 CW |
651 | static inline struct drm_crtc * |
652 | intel_get_crtc_for_plane(struct drm_device *dev, int plane) | |
653 | { | |
654 | struct drm_i915_private *dev_priv = dev->dev_private; | |
655 | return dev_priv->plane_to_crtc_mapping[plane]; | |
656 | } | |
657 | ||
4e5359cd SF |
658 | struct intel_unpin_work { |
659 | struct work_struct work; | |
b4a98e57 | 660 | struct drm_crtc *crtc; |
05394f39 CW |
661 | struct drm_i915_gem_object *old_fb_obj; |
662 | struct drm_i915_gem_object *pending_flip_obj; | |
4e5359cd | 663 | struct drm_pending_vblank_event *event; |
e7d841ca CW |
664 | atomic_t pending; |
665 | #define INTEL_FLIP_INACTIVE 0 | |
666 | #define INTEL_FLIP_PENDING 1 | |
667 | #define INTEL_FLIP_COMPLETE 2 | |
75f7f3ec VS |
668 | u32 flip_count; |
669 | u32 gtt_offset; | |
4e5359cd SF |
670 | bool enable_stall_check; |
671 | }; | |
672 | ||
d9e55608 | 673 | struct intel_set_config { |
1aa4b628 DV |
674 | struct drm_encoder **save_connector_encoders; |
675 | struct drm_crtc **save_encoder_crtcs; | |
7668851f | 676 | bool *save_crtc_enabled; |
5e2b584e DV |
677 | |
678 | bool fb_changed; | |
679 | bool mode_changed; | |
d9e55608 DV |
680 | }; |
681 | ||
5f1aae65 PZ |
682 | struct intel_load_detect_pipe { |
683 | struct drm_framebuffer *release_fb; | |
684 | bool load_detect_temp; | |
685 | int dpms_mode; | |
686 | }; | |
79e53945 | 687 | |
5f1aae65 PZ |
688 | static inline struct intel_encoder * |
689 | intel_attached_encoder(struct drm_connector *connector) | |
df0e9248 CW |
690 | { |
691 | return to_intel_connector(connector)->encoder; | |
692 | } | |
693 | ||
da63a9f2 PZ |
694 | static inline struct intel_digital_port * |
695 | enc_to_dig_port(struct drm_encoder *encoder) | |
696 | { | |
697 | return container_of(encoder, struct intel_digital_port, base.base); | |
9ff8c9ba ID |
698 | } |
699 | ||
0e32b39c DA |
700 | static inline struct intel_dp_mst_encoder * |
701 | enc_to_mst(struct drm_encoder *encoder) | |
702 | { | |
703 | return container_of(encoder, struct intel_dp_mst_encoder, base.base); | |
704 | } | |
705 | ||
9ff8c9ba ID |
706 | static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder) |
707 | { | |
708 | return &enc_to_dig_port(encoder)->dp; | |
da63a9f2 PZ |
709 | } |
710 | ||
711 | static inline struct intel_digital_port * | |
712 | dp_to_dig_port(struct intel_dp *intel_dp) | |
713 | { | |
714 | return container_of(intel_dp, struct intel_digital_port, dp); | |
715 | } | |
716 | ||
717 | static inline struct intel_digital_port * | |
718 | hdmi_to_dig_port(struct intel_hdmi *intel_hdmi) | |
719 | { | |
720 | return container_of(intel_hdmi, struct intel_digital_port, hdmi); | |
7739c33b PZ |
721 | } |
722 | ||
5f1aae65 PZ |
723 | |
724 | /* i915_irq.c */ | |
87440425 PZ |
725 | bool intel_set_cpu_fifo_underrun_reporting(struct drm_device *dev, |
726 | enum pipe pipe, bool enable); | |
727 | bool intel_set_pch_fifo_underrun_reporting(struct drm_device *dev, | |
728 | enum transcoder pch_transcoder, | |
729 | bool enable); | |
480c8033 DV |
730 | void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); |
731 | void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
732 | void gen6_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
733 | void gen6_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
734 | void gen8_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
735 | void gen8_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
730488b2 PZ |
736 | void intel_runtime_pm_disable_interrupts(struct drm_device *dev); |
737 | void intel_runtime_pm_restore_interrupts(struct drm_device *dev); | |
9df7575f JB |
738 | static inline bool intel_irqs_enabled(struct drm_i915_private *dev_priv) |
739 | { | |
740 | /* | |
741 | * We only use drm_irq_uninstall() at unload and VT switch, so | |
742 | * this is the only thing we need to check. | |
743 | */ | |
744 | return !dev_priv->pm._irqs_disabled; | |
745 | } | |
746 | ||
a225f079 | 747 | int intel_get_crtc_scanline(struct intel_crtc *crtc); |
56b80e1f | 748 | void i9xx_check_fifo_underruns(struct drm_device *dev); |
d49bdb0e | 749 | void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv); |
5f1aae65 | 750 | |
5f1aae65 | 751 | /* intel_crt.c */ |
87440425 | 752 | void intel_crt_init(struct drm_device *dev); |
5f1aae65 PZ |
753 | |
754 | ||
755 | /* intel_ddi.c */ | |
87440425 PZ |
756 | void intel_prepare_ddi(struct drm_device *dev); |
757 | void hsw_fdi_link_train(struct drm_crtc *crtc); | |
758 | void intel_ddi_init(struct drm_device *dev, enum port port); | |
759 | enum port intel_ddi_get_encoder_port(struct intel_encoder *intel_encoder); | |
760 | bool intel_ddi_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe); | |
761 | int intel_ddi_get_cdclk_freq(struct drm_i915_private *dev_priv); | |
762 | void intel_ddi_pll_init(struct drm_device *dev); | |
763 | void intel_ddi_enable_transcoder_func(struct drm_crtc *crtc); | |
764 | void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv, | |
765 | enum transcoder cpu_transcoder); | |
766 | void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc); | |
767 | void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc); | |
566b734a | 768 | bool intel_ddi_pll_select(struct intel_crtc *crtc); |
87440425 PZ |
769 | void intel_ddi_set_pipe_settings(struct drm_crtc *crtc); |
770 | void intel_ddi_prepare_link_retrain(struct drm_encoder *encoder); | |
771 | bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector); | |
772 | void intel_ddi_fdi_disable(struct drm_crtc *crtc); | |
773 | void intel_ddi_get_config(struct intel_encoder *encoder, | |
774 | struct intel_crtc_config *pipe_config); | |
5f1aae65 | 775 | |
44905a27 | 776 | void intel_ddi_init_dp_buf_reg(struct intel_encoder *encoder); |
0e32b39c DA |
777 | void intel_ddi_clock_get(struct intel_encoder *encoder, |
778 | struct intel_crtc_config *pipe_config); | |
779 | void intel_ddi_set_vc_payload_alloc(struct drm_crtc *crtc, bool state); | |
5f1aae65 PZ |
780 | |
781 | /* intel_display.c */ | |
ba0fbca4 | 782 | const char *intel_output_name(int output); |
5dce5b93 | 783 | bool intel_has_pending_fb_unpin(struct drm_device *dev); |
5f1aae65 | 784 | int intel_pch_rawclk(struct drm_device *dev); |
87440425 | 785 | void intel_mark_busy(struct drm_device *dev); |
f99d7069 DV |
786 | void intel_fb_obj_invalidate(struct drm_i915_gem_object *obj, |
787 | struct intel_engine_cs *ring); | |
788 | void intel_frontbuffer_flip_prepare(struct drm_device *dev, | |
789 | unsigned frontbuffer_bits); | |
790 | void intel_frontbuffer_flip_complete(struct drm_device *dev, | |
791 | unsigned frontbuffer_bits); | |
792 | void intel_frontbuffer_flush(struct drm_device *dev, | |
793 | unsigned frontbuffer_bits); | |
794 | /** | |
795 | * intel_frontbuffer_flip - prepare frontbuffer flip | |
796 | * @dev: DRM device | |
797 | * @frontbuffer_bits: frontbuffer plane tracking bits | |
798 | * | |
799 | * This function gets called after scheduling a flip on @obj. This is for | |
800 | * synchronous plane updates which will happen on the next vblank and which will | |
801 | * not get delayed by pending gpu rendering. | |
802 | * | |
803 | * Can be called without any locks held. | |
804 | */ | |
805 | static inline | |
806 | void intel_frontbuffer_flip(struct drm_device *dev, | |
807 | unsigned frontbuffer_bits) | |
808 | { | |
809 | intel_frontbuffer_flush(dev, frontbuffer_bits); | |
810 | } | |
811 | ||
812 | void intel_fb_obj_flush(struct drm_i915_gem_object *obj, bool retire); | |
87440425 PZ |
813 | void intel_mark_idle(struct drm_device *dev); |
814 | void intel_crtc_restore_mode(struct drm_crtc *crtc); | |
b04c5bd6 | 815 | void intel_crtc_control(struct drm_crtc *crtc, bool enable); |
87440425 PZ |
816 | void intel_crtc_update_dpms(struct drm_crtc *crtc); |
817 | void intel_encoder_destroy(struct drm_encoder *encoder); | |
818 | void intel_connector_dpms(struct drm_connector *, int mode); | |
819 | bool intel_connector_get_hw_state(struct intel_connector *connector); | |
820 | void intel_modeset_check_state(struct drm_device *dev); | |
b0ea7d37 DL |
821 | bool ibx_digital_port_connected(struct drm_i915_private *dev_priv, |
822 | struct intel_digital_port *port); | |
87440425 PZ |
823 | void intel_connector_attach_encoder(struct intel_connector *connector, |
824 | struct intel_encoder *encoder); | |
825 | struct drm_encoder *intel_best_encoder(struct drm_connector *connector); | |
826 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
827 | struct drm_crtc *crtc); | |
752aa88a | 828 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector); |
08d7b3d1 CW |
829 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
830 | struct drm_file *file_priv); | |
87440425 PZ |
831 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
832 | enum pipe pipe); | |
833 | void intel_wait_for_vblank(struct drm_device *dev, int pipe); | |
87440425 | 834 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp); |
e4607fcf CML |
835 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
836 | struct intel_digital_port *dport); | |
87440425 PZ |
837 | bool intel_get_load_detect_pipe(struct drm_connector *connector, |
838 | struct drm_display_mode *mode, | |
51fd371b RC |
839 | struct intel_load_detect_pipe *old, |
840 | struct drm_modeset_acquire_ctx *ctx); | |
87440425 | 841 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
208bf9fd | 842 | struct intel_load_detect_pipe *old); |
87440425 PZ |
843 | int intel_pin_and_fence_fb_obj(struct drm_device *dev, |
844 | struct drm_i915_gem_object *obj, | |
a4872ba6 | 845 | struct intel_engine_cs *pipelined); |
87440425 | 846 | void intel_unpin_fb_obj(struct drm_i915_gem_object *obj); |
a8bb6818 DV |
847 | struct drm_framebuffer * |
848 | __intel_framebuffer_create(struct drm_device *dev, | |
87440425 PZ |
849 | struct drm_mode_fb_cmd2 *mode_cmd, |
850 | struct drm_i915_gem_object *obj); | |
87440425 PZ |
851 | void intel_prepare_page_flip(struct drm_device *dev, int plane); |
852 | void intel_finish_page_flip(struct drm_device *dev, int pipe); | |
853 | void intel_finish_page_flip_plane(struct drm_device *dev, int plane); | |
716c2e55 DV |
854 | |
855 | /* shared dpll functions */ | |
5f1aae65 | 856 | struct intel_shared_dpll *intel_crtc_to_shared_dpll(struct intel_crtc *crtc); |
55607e8a DV |
857 | void assert_shared_dpll(struct drm_i915_private *dev_priv, |
858 | struct intel_shared_dpll *pll, | |
859 | bool state); | |
860 | #define assert_shared_dpll_enabled(d, p) assert_shared_dpll(d, p, true) | |
861 | #define assert_shared_dpll_disabled(d, p) assert_shared_dpll(d, p, false) | |
716c2e55 DV |
862 | struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc); |
863 | void intel_put_shared_dpll(struct intel_crtc *crtc); | |
864 | ||
865 | /* modesetting asserts */ | |
55607e8a DV |
866 | void assert_pll(struct drm_i915_private *dev_priv, |
867 | enum pipe pipe, bool state); | |
868 | #define assert_pll_enabled(d, p) assert_pll(d, p, true) | |
869 | #define assert_pll_disabled(d, p) assert_pll(d, p, false) | |
870 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, | |
871 | enum pipe pipe, bool state); | |
872 | #define assert_fdi_rx_pll_enabled(d, p) assert_fdi_rx_pll(d, p, true) | |
873 | #define assert_fdi_rx_pll_disabled(d, p) assert_fdi_rx_pll(d, p, false) | |
87440425 | 874 | void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, bool state); |
b840d907 JB |
875 | #define assert_pipe_enabled(d, p) assert_pipe(d, p, true) |
876 | #define assert_pipe_disabled(d, p) assert_pipe(d, p, false) | |
87440425 PZ |
877 | void intel_write_eld(struct drm_encoder *encoder, |
878 | struct drm_display_mode *mode); | |
879 | unsigned long intel_gen4_compute_page_offset(int *x, int *y, | |
880 | unsigned int tiling_mode, | |
881 | unsigned int bpp, | |
882 | unsigned int pitch); | |
883 | void intel_display_handle_reset(struct drm_device *dev); | |
a14cb6fc PZ |
884 | void hsw_enable_pc8(struct drm_i915_private *dev_priv); |
885 | void hsw_disable_pc8(struct drm_i915_private *dev_priv); | |
87440425 PZ |
886 | void intel_dp_get_m_n(struct intel_crtc *crtc, |
887 | struct intel_crtc_config *pipe_config); | |
f769cd24 | 888 | void intel_dp_set_m_n(struct intel_crtc *crtc); |
87440425 PZ |
889 | int intel_dotclock_calculate(int link_freq, const struct intel_link_m_n *m_n); |
890 | void | |
5f1aae65 PZ |
891 | ironlake_check_encoder_dotclock(const struct intel_crtc_config *pipe_config, |
892 | int dotclock); | |
87440425 | 893 | bool intel_crtc_active(struct drm_crtc *crtc); |
20bc8673 VS |
894 | void hsw_enable_ips(struct intel_crtc *crtc); |
895 | void hsw_disable_ips(struct intel_crtc *crtc); | |
da7e29bd | 896 | void intel_display_set_init_power(struct drm_i915_private *dev, bool enable); |
319be8ae ID |
897 | enum intel_display_power_domain |
898 | intel_display_port_power_domain(struct intel_encoder *intel_encoder); | |
f6a83288 DV |
899 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
900 | struct intel_crtc_config *pipe_config); | |
46f297fb | 901 | int intel_format_to_fourcc(int format); |
46a55d30 | 902 | void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc); |
e2fcdaa9 | 903 | void intel_modeset_preclose(struct drm_device *dev, struct drm_file *file); |
8ea30864 | 904 | |
5f1aae65 | 905 | /* intel_dp.c */ |
87440425 PZ |
906 | void intel_dp_init(struct drm_device *dev, int output_reg, enum port port); |
907 | bool intel_dp_init_connector(struct intel_digital_port *intel_dig_port, | |
908 | struct intel_connector *intel_connector); | |
87440425 PZ |
909 | void intel_dp_start_link_train(struct intel_dp *intel_dp); |
910 | void intel_dp_complete_link_train(struct intel_dp *intel_dp); | |
911 | void intel_dp_stop_link_train(struct intel_dp *intel_dp); | |
912 | void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode); | |
913 | void intel_dp_encoder_destroy(struct drm_encoder *encoder); | |
914 | void intel_dp_check_link_status(struct intel_dp *intel_dp); | |
d2e216d0 | 915 | int intel_dp_sink_crc(struct intel_dp *intel_dp, u8 *crc); |
87440425 PZ |
916 | bool intel_dp_compute_config(struct intel_encoder *encoder, |
917 | struct intel_crtc_config *pipe_config); | |
5d8a7752 | 918 | bool intel_dp_is_edp(struct drm_device *dev, enum port port); |
13cf5504 DA |
919 | bool intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port, |
920 | bool long_hpd); | |
4be73780 DV |
921 | void intel_edp_backlight_on(struct intel_dp *intel_dp); |
922 | void intel_edp_backlight_off(struct intel_dp *intel_dp); | |
24f3e092 | 923 | void intel_edp_panel_vdd_on(struct intel_dp *intel_dp); |
aba86890 | 924 | void intel_edp_panel_vdd_sanitize(struct intel_encoder *intel_encoder); |
4be73780 DV |
925 | void intel_edp_panel_on(struct intel_dp *intel_dp); |
926 | void intel_edp_panel_off(struct intel_dp *intel_dp); | |
87440425 PZ |
927 | void intel_edp_psr_enable(struct intel_dp *intel_dp); |
928 | void intel_edp_psr_disable(struct intel_dp *intel_dp); | |
439d7ac0 | 929 | void intel_dp_set_drrs_state(struct drm_device *dev, int refresh_rate); |
9ca15301 DV |
930 | void intel_edp_psr_invalidate(struct drm_device *dev, |
931 | unsigned frontbuffer_bits); | |
932 | void intel_edp_psr_flush(struct drm_device *dev, | |
933 | unsigned frontbuffer_bits); | |
7c8f8a70 RV |
934 | void intel_edp_psr_init(struct drm_device *dev); |
935 | ||
0e32b39c DA |
936 | int intel_dp_handle_hpd_irq(struct intel_digital_port *digport, bool long_hpd); |
937 | void intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector); | |
938 | void intel_dp_mst_suspend(struct drm_device *dev); | |
939 | void intel_dp_mst_resume(struct drm_device *dev); | |
940 | int intel_dp_max_link_bw(struct intel_dp *intel_dp); | |
941 | void intel_dp_hot_plug(struct intel_encoder *intel_encoder); | |
942 | /* intel_dp_mst.c */ | |
943 | int intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_id); | |
944 | void intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port); | |
5f1aae65 | 945 | /* intel_dsi.c */ |
4328633d | 946 | void intel_dsi_init(struct drm_device *dev); |
5f1aae65 PZ |
947 | |
948 | ||
949 | /* intel_dvo.c */ | |
87440425 | 950 | void intel_dvo_init(struct drm_device *dev); |
5f1aae65 PZ |
951 | |
952 | ||
0632fef6 | 953 | /* legacy fbdev emulation in intel_fbdev.c */ |
4520f53a DV |
954 | #ifdef CONFIG_DRM_I915_FBDEV |
955 | extern int intel_fbdev_init(struct drm_device *dev); | |
d1d70677 | 956 | extern void intel_fbdev_initial_config(void *data, async_cookie_t cookie); |
4520f53a | 957 | extern void intel_fbdev_fini(struct drm_device *dev); |
82e3b8c1 | 958 | extern void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous); |
0632fef6 DV |
959 | extern void intel_fbdev_output_poll_changed(struct drm_device *dev); |
960 | extern void intel_fbdev_restore_mode(struct drm_device *dev); | |
4520f53a DV |
961 | #else |
962 | static inline int intel_fbdev_init(struct drm_device *dev) | |
963 | { | |
964 | return 0; | |
965 | } | |
5f1aae65 | 966 | |
d1d70677 | 967 | static inline void intel_fbdev_initial_config(void *data, async_cookie_t cookie) |
4520f53a DV |
968 | { |
969 | } | |
970 | ||
971 | static inline void intel_fbdev_fini(struct drm_device *dev) | |
972 | { | |
973 | } | |
974 | ||
82e3b8c1 | 975 | static inline void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous) |
4520f53a DV |
976 | { |
977 | } | |
978 | ||
0632fef6 | 979 | static inline void intel_fbdev_restore_mode(struct drm_device *dev) |
4520f53a DV |
980 | { |
981 | } | |
982 | #endif | |
5f1aae65 PZ |
983 | |
984 | /* intel_hdmi.c */ | |
87440425 PZ |
985 | void intel_hdmi_init(struct drm_device *dev, int hdmi_reg, enum port port); |
986 | void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, | |
987 | struct intel_connector *intel_connector); | |
988 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder); | |
989 | bool intel_hdmi_compute_config(struct intel_encoder *encoder, | |
990 | struct intel_crtc_config *pipe_config); | |
5f1aae65 PZ |
991 | |
992 | ||
993 | /* intel_lvds.c */ | |
87440425 PZ |
994 | void intel_lvds_init(struct drm_device *dev); |
995 | bool intel_is_dual_link_lvds(struct drm_device *dev); | |
5f1aae65 PZ |
996 | |
997 | ||
998 | /* intel_modes.c */ | |
999 | int intel_connector_update_modes(struct drm_connector *connector, | |
87440425 | 1000 | struct edid *edid); |
5f1aae65 | 1001 | int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter); |
87440425 PZ |
1002 | void intel_attach_force_audio_property(struct drm_connector *connector); |
1003 | void intel_attach_broadcast_rgb_property(struct drm_connector *connector); | |
5f1aae65 PZ |
1004 | |
1005 | ||
1006 | /* intel_overlay.c */ | |
87440425 PZ |
1007 | void intel_setup_overlay(struct drm_device *dev); |
1008 | void intel_cleanup_overlay(struct drm_device *dev); | |
1009 | int intel_overlay_switch_off(struct intel_overlay *overlay); | |
1010 | int intel_overlay_put_image(struct drm_device *dev, void *data, | |
1011 | struct drm_file *file_priv); | |
1012 | int intel_overlay_attrs(struct drm_device *dev, void *data, | |
1013 | struct drm_file *file_priv); | |
5f1aae65 PZ |
1014 | |
1015 | ||
1016 | /* intel_panel.c */ | |
87440425 | 1017 | int intel_panel_init(struct intel_panel *panel, |
4b6ed685 VK |
1018 | struct drm_display_mode *fixed_mode, |
1019 | struct drm_display_mode *downclock_mode); | |
87440425 PZ |
1020 | void intel_panel_fini(struct intel_panel *panel); |
1021 | void intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode, | |
1022 | struct drm_display_mode *adjusted_mode); | |
1023 | void intel_pch_panel_fitting(struct intel_crtc *crtc, | |
1024 | struct intel_crtc_config *pipe_config, | |
1025 | int fitting_mode); | |
1026 | void intel_gmch_panel_fitting(struct intel_crtc *crtc, | |
1027 | struct intel_crtc_config *pipe_config, | |
1028 | int fitting_mode); | |
6dda730e JN |
1029 | void intel_panel_set_backlight_acpi(struct intel_connector *connector, |
1030 | u32 level, u32 max); | |
87440425 | 1031 | int intel_panel_setup_backlight(struct drm_connector *connector); |
752aa88a JB |
1032 | void intel_panel_enable_backlight(struct intel_connector *connector); |
1033 | void intel_panel_disable_backlight(struct intel_connector *connector); | |
db31af1d | 1034 | void intel_panel_destroy_backlight(struct drm_connector *connector); |
7bd688cd | 1035 | void intel_panel_init_backlight_funcs(struct drm_device *dev); |
87440425 | 1036 | enum drm_connector_status intel_panel_detect(struct drm_device *dev); |
ec9ed197 VK |
1037 | extern struct drm_display_mode *intel_find_panel_downclock( |
1038 | struct drm_device *dev, | |
1039 | struct drm_display_mode *fixed_mode, | |
1040 | struct drm_connector *connector); | |
5f1aae65 PZ |
1041 | |
1042 | /* intel_pm.c */ | |
87440425 PZ |
1043 | void intel_init_clock_gating(struct drm_device *dev); |
1044 | void intel_suspend_hw(struct drm_device *dev); | |
546c81fd | 1045 | int ilk_wm_max_level(const struct drm_device *dev); |
87440425 PZ |
1046 | void intel_update_watermarks(struct drm_crtc *crtc); |
1047 | void intel_update_sprite_watermarks(struct drm_plane *plane, | |
1048 | struct drm_crtc *crtc, | |
ed57cb8a DL |
1049 | uint32_t sprite_width, |
1050 | uint32_t sprite_height, | |
1051 | int pixel_size, | |
87440425 PZ |
1052 | bool enabled, bool scaled); |
1053 | void intel_init_pm(struct drm_device *dev); | |
f742a552 | 1054 | void intel_pm_setup(struct drm_device *dev); |
87440425 PZ |
1055 | bool intel_fbc_enabled(struct drm_device *dev); |
1056 | void intel_update_fbc(struct drm_device *dev); | |
1057 | void intel_gpu_ips_init(struct drm_i915_private *dev_priv); | |
1058 | void intel_gpu_ips_teardown(void); | |
da7e29bd ID |
1059 | int intel_power_domains_init(struct drm_i915_private *); |
1060 | void intel_power_domains_remove(struct drm_i915_private *); | |
1061 | bool intel_display_power_enabled(struct drm_i915_private *dev_priv, | |
87440425 | 1062 | enum intel_display_power_domain domain); |
bfafe93a ID |
1063 | bool intel_display_power_enabled_unlocked(struct drm_i915_private *dev_priv, |
1064 | enum intel_display_power_domain domain); | |
da7e29bd | 1065 | void intel_display_power_get(struct drm_i915_private *dev_priv, |
87440425 | 1066 | enum intel_display_power_domain domain); |
da7e29bd | 1067 | void intel_display_power_put(struct drm_i915_private *dev_priv, |
87440425 | 1068 | enum intel_display_power_domain domain); |
da7e29bd | 1069 | void intel_power_domains_init_hw(struct drm_i915_private *dev_priv); |
ae48434c ID |
1070 | void intel_init_gt_powersave(struct drm_device *dev); |
1071 | void intel_cleanup_gt_powersave(struct drm_device *dev); | |
87440425 PZ |
1072 | void intel_enable_gt_powersave(struct drm_device *dev); |
1073 | void intel_disable_gt_powersave(struct drm_device *dev); | |
156c7ca0 | 1074 | void intel_suspend_gt_powersave(struct drm_device *dev); |
c6df39b5 | 1075 | void intel_reset_gt_powersave(struct drm_device *dev); |
87440425 | 1076 | void ironlake_teardown_rc6(struct drm_device *dev); |
c67a470b | 1077 | void gen6_update_ring_freq(struct drm_device *dev); |
076e29f2 DV |
1078 | void gen6_rps_idle(struct drm_i915_private *dev_priv); |
1079 | void gen6_rps_boost(struct drm_i915_private *dev_priv); | |
87440425 PZ |
1080 | void intel_aux_display_runtime_get(struct drm_i915_private *dev_priv); |
1081 | void intel_aux_display_runtime_put(struct drm_i915_private *dev_priv); | |
8a187455 | 1082 | void intel_runtime_pm_get(struct drm_i915_private *dev_priv); |
c6df39b5 | 1083 | void intel_runtime_pm_get_noresume(struct drm_i915_private *dev_priv); |
8a187455 PZ |
1084 | void intel_runtime_pm_put(struct drm_i915_private *dev_priv); |
1085 | void intel_init_runtime_pm(struct drm_i915_private *dev_priv); | |
1086 | void intel_fini_runtime_pm(struct drm_i915_private *dev_priv); | |
243e6a44 | 1087 | void ilk_wm_get_hw_state(struct drm_device *dev); |
d2011dc8 | 1088 | |
72662e10 | 1089 | |
5f1aae65 | 1090 | /* intel_sdvo.c */ |
87440425 | 1091 | bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, bool is_sdvob); |
96a02917 | 1092 | |
2b28bb1b | 1093 | |
5f1aae65 | 1094 | /* intel_sprite.c */ |
87440425 | 1095 | int intel_plane_init(struct drm_device *dev, enum pipe pipe, int plane); |
1dba99f4 | 1096 | void intel_flush_primary_plane(struct drm_i915_private *dev_priv, |
87440425 | 1097 | enum plane plane); |
48404c1e SJ |
1098 | int intel_plane_set_property(struct drm_plane *plane, |
1099 | struct drm_property *prop, | |
1100 | uint64_t val); | |
e57465f3 | 1101 | int intel_plane_restore(struct drm_plane *plane); |
87440425 PZ |
1102 | void intel_plane_disable(struct drm_plane *plane); |
1103 | int intel_sprite_set_colorkey(struct drm_device *dev, void *data, | |
1104 | struct drm_file *file_priv); | |
1105 | int intel_sprite_get_colorkey(struct drm_device *dev, void *data, | |
1106 | struct drm_file *file_priv); | |
5f1aae65 PZ |
1107 | |
1108 | ||
1109 | /* intel_tv.c */ | |
87440425 | 1110 | void intel_tv_init(struct drm_device *dev); |
20ddf665 | 1111 | |
79e53945 | 1112 | #endif /* __INTEL_DRV_H__ */ |