]> git.proxmox.com Git - mirror_qemu.git/blame - memory.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
m25p80: add support for two bytes WRSR for Macronix chips
[mirror_qemu.git] / memory.c
CommitLineData
093bc2cd
AK		 1/*
2 * Physical memory management
3 *
4 * Copyright 2011 Red Hat, Inc. and/or its affiliates
5 *
6 * Authors:
7 * Avi Kivity <avi@redhat.com>
8 *
9 * This work is licensed under the terms of the GNU GPL, version 2. See
10 * the COPYING file in the top-level directory.
11 *
6b620ca3
PB		 12 * Contributions after 2012-01-13 are licensed under the terms of the
13 * GNU GPL, version 2 or (at your option) any later version.
093bc2cd
AK		 14 */
15
d38ea87a 16#include "qemu/osdep.h"
da34e65c 17#include "qapi/error.h"
33c11879
PB		 18#include "qemu-common.h"
19#include "cpu.h"
022c62cb
PB		 20#include "exec/memory.h"
21#include "exec/address-spaces.h"
409ddd01 22#include "qapi/visitor.h"
1de7afc9 23#include "qemu/bitops.h"
8c56c1a5 24#include "qemu/error-report.h"
2c9b15ca 25#include "qom/object.h"
0ab8ed18 26#include "trace-root.h"
093bc2cd 27
022c62cb 28#include "exec/memory-internal.h"
220c3ebd 29#include "exec/ram_addr.h"
8c56c1a5 30#include "sysemu/kvm.h"
e1c57ab8 31#include "sysemu/sysemu.h"
c9356746
FK		 32#include "hw/misc/mmio_interface.h"
33#include "hw/qdev-properties.h"
b08199c6 34#include "migration/vmstate.h"
67d95c15 35
d197063f
PB		 36//#define DEBUG_UNASSIGNED
37
22bde714
JK		 38static unsigned memory_region_transaction_depth;
39static bool memory_region_update_pending;
4dc56152 40static bool ioeventfd_update_pending;
7664e80c
AK		 41static bool global_dirty_log = false;
42
72e22d2f
AK		 43static QTAILQ_HEAD(memory_listeners, MemoryListener) memory_listeners
44 = QTAILQ_HEAD_INITIALIZER(memory_listeners);
4ef4db86 45
0d673e36
AK		 46static QTAILQ_HEAD(, AddressSpace) address_spaces
47 = QTAILQ_HEAD_INITIALIZER(address_spaces);
48
967dc9b1
AK		 49static GHashTable *flat_views;
50
093bc2cd
AK		 51typedef struct AddrRange AddrRange;
52
8417cebf 53/*
c9cdaa3a 54 * Note that signed integers are needed for negative offsetting in aliases
8417cebf
AK		 55 * (large MemoryRegion::alias_offset).
56 */
093bc2cd 57struct AddrRange {
08dafab4
AK		 58 Int128 start;
59 Int128 size;
093bc2cd
AK		 60};
61
08dafab4 62static AddrRange addrrange_make(Int128 start, Int128 size)
093bc2cd
AK		 63{
64 return (AddrRange) { start, size };
65}
66
67static bool addrrange_equal(AddrRange r1, AddrRange r2)
68{
08dafab4 69 return int128_eq(r1.start, r2.start) && int128_eq(r1.size, r2.size);
093bc2cd
AK		 70}
71
08dafab4 72static Int128 addrrange_end(AddrRange r)
093bc2cd 73{
08dafab4 74 return int128_add(r.start, r.size);
093bc2cd
AK		 75}
76
08dafab4 77static AddrRange addrrange_shift(AddrRange range, Int128 delta)
093bc2cd 78{
08dafab4 79 int128_addto(&range.start, delta);
093bc2cd
AK		 80 return range;
81}
82
08dafab4
AK		 83static bool addrrange_contains(AddrRange range, Int128 addr)
84{
85 return int128_ge(addr, range.start)
86 && int128_lt(addr, addrrange_end(range));
87}
88
093bc2cd
AK		 89static bool addrrange_intersects(AddrRange r1, AddrRange r2)
90{
08dafab4
AK		 91 return addrrange_contains(r1, r2.start)
92 || addrrange_contains(r2, r1.start);
093bc2cd
AK		 93}
94
95static AddrRange addrrange_intersection(AddrRange r1, AddrRange r2)
96{
08dafab4
AK		 97 Int128 start = int128_max(r1.start, r2.start);
98 Int128 end = int128_min(addrrange_end(r1), addrrange_end(r2));
99 return addrrange_make(start, int128_sub(end, start));
093bc2cd
AK		 100}
101
0e0d36b4
AK		 102enum ListenerDirection { Forward, Reverse };
103
7376e582 104#define MEMORY_LISTENER_CALL_GLOBAL(_callback, _direction, _args...) \
0e0d36b4
AK		 105 do { \
106 MemoryListener *_listener; \
107 \
108 switch (_direction) { \
109 case Forward: \
110 QTAILQ_FOREACH(_listener, &memory_listeners, link) { \
975aefe0
AK		 111 if (_listener->_callback) { \
112 _listener->_callback(_listener, ##_args); \
113 } \
0e0d36b4
AK		 114 } \
115 break; \
116 case Reverse: \
117 QTAILQ_FOREACH_REVERSE(_listener, &memory_listeners, \
118 memory_listeners, link) { \
975aefe0
AK		 119 if (_listener->_callback) { \
120 _listener->_callback(_listener, ##_args); \
121 } \
0e0d36b4
AK		 122 } \
123 break; \
124 default: \
125 abort(); \
126 } \
127 } while (0)
128
9a54635d 129#define MEMORY_LISTENER_CALL(_as, _callback, _direction, _section, _args...) \
7376e582
AK		 130 do { \
131 MemoryListener *_listener; \
9a54635d 132 struct memory_listeners_as *list = &(_as)->listeners; \
7376e582
AK		 133 \
134 switch (_direction) { \
135 case Forward: \
9a54635d
PB		 136 QTAILQ_FOREACH(_listener, list, link_as) { \
137 if (_listener->_callback) { \
7376e582
AK		 138 _listener->_callback(_listener, _section, ##_args); \
139 } \
140 } \
141 break; \
142 case Reverse: \
9a54635d
PB		 143 QTAILQ_FOREACH_REVERSE(_listener, list, memory_listeners_as, \
144 link_as) { \
145 if (_listener->_callback) { \
7376e582
AK		 146 _listener->_callback(_listener, _section, ##_args); \
147 } \
148 } \
149 break; \
150 default: \
151 abort(); \
152 } \
153 } while (0)
154
dfde4e6e 155/* No need to ref/unref .mr, the FlatRange keeps it alive. */
b2dfd71c 156#define MEMORY_LISTENER_UPDATE_REGION(fr, as, dir, callback, _args...) \
9c1f8f44 157 do { \
16620684
AK		 158 MemoryRegionSection mrs = section_from_flat_range(fr, \
159 address_space_to_flatview(as)); \
9a54635d 160 MEMORY_LISTENER_CALL(as, callback, dir, &mrs, ##_args); \
9c1f8f44 161 } while(0)
0e0d36b4 162
093bc2cd
AK		 163struct CoalescedMemoryRange {
164 AddrRange addr;
165 QTAILQ_ENTRY(CoalescedMemoryRange) link;
166};
167
3e9d69e7
AK		 168struct MemoryRegionIoeventfd {
169 AddrRange addr;
170 bool match_data;
171 uint64_t data;
753d5e14 172 EventNotifier *e;
3e9d69e7
AK		 173};
174
73bb753d
TB		 175static bool memory_region_ioeventfd_before(MemoryRegionIoeventfd *a,
176 MemoryRegionIoeventfd *b)
3e9d69e7 177{
73bb753d 178 if (int128_lt(a->addr.start, b->addr.start)) {
3e9d69e7 179 return true;
73bb753d 180 } else if (int128_gt(a->addr.start, b->addr.start)) {
3e9d69e7 181 return false;
73bb753d 182 } else if (int128_lt(a->addr.size, b->addr.size)) {
3e9d69e7 183 return true;
73bb753d 184 } else if (int128_gt(a->addr.size, b->addr.size)) {
3e9d69e7 185 return false;
73bb753d 186 } else if (a->match_data < b->match_data) {
3e9d69e7 187 return true;
73bb753d 188 } else if (a->match_data > b->match_data) {
3e9d69e7 189 return false;
73bb753d
TB		 190 } else if (a->match_data) {
191 if (a->data < b->data) {
3e9d69e7 192 return true;
73bb753d 193 } else if (a->data > b->data) {
3e9d69e7
AK		 194 return false;
195 }
196 }
73bb753d 197 if (a->e < b->e) {
3e9d69e7 198 return true;
73bb753d 199 } else if (a->e > b->e) {
3e9d69e7
AK		 200 return false;
201 }
202 return false;
203}
204
73bb753d
TB		 205static bool memory_region_ioeventfd_equal(MemoryRegionIoeventfd *a,
206 MemoryRegionIoeventfd *b)
3e9d69e7
AK		 207{
208 return !memory_region_ioeventfd_before(a, b)
209 && !memory_region_ioeventfd_before(b, a);
210}
211
093bc2cd
AK		 212/* Range of memory in the global map. Addresses are absolute. */
213struct FlatRange {
214 MemoryRegion *mr;
a8170e5e 215 hwaddr offset_in_region;
093bc2cd 216 AddrRange addr;
5a583347 217 uint8_t dirty_log_mask;
b138e654 218 bool romd_mode;
fb1cd6f9 219 bool readonly;
093bc2cd
AK		 220};
221
093bc2cd
AK		 222#define FOR_EACH_FLAT_RANGE(var, view) \
223 for (var = (view)->ranges; var < (view)->ranges + (view)->nr; ++var)
224
9c1f8f44 225static inline MemoryRegionSection
16620684 226section_from_flat_range(FlatRange *fr, FlatView *fv)
9c1f8f44
PB		 227{
228 return (MemoryRegionSection) {
229 .mr = fr->mr,
16620684 230 .fv = fv,
9c1f8f44
PB		 231 .offset_within_region = fr->offset_in_region,
232 .size = fr->addr.size,
233 .offset_within_address_space = int128_get64(fr->addr.start),
234 .readonly = fr->readonly,
235 };
236}
237
093bc2cd
AK		 238static bool flatrange_equal(FlatRange *a, FlatRange *b)
239{
240 return a->mr == b->mr
241 && addrrange_equal(a->addr, b->addr)
d0a9b5bc 242 && a->offset_in_region == b->offset_in_region
b138e654 243 && a->romd_mode == b->romd_mode
fb1cd6f9 244 && a->readonly == b->readonly;
093bc2cd
AK		 245}
246
89c177bb 247static FlatView *flatview_new(MemoryRegion *mr_root)
093bc2cd 248{
cc94cd6d
AK		 249 FlatView *view;
250
251 view = g_new0(FlatView, 1);
856d7245 252 view->ref = 1;
89c177bb
AK		 253 view->root = mr_root;
254 memory_region_ref(mr_root);
02d9651d 255 trace_flatview_new(view, mr_root);
cc94cd6d
AK		 256
257 return view;
093bc2cd
AK		 258}
259
260/* Insert a range into a given position. Caller is responsible for maintaining
261 * sorting order.
262 */
263static void flatview_insert(FlatView *view, unsigned pos, FlatRange *range)
264{
265 if (view->nr == view->nr_allocated) {
266 view->nr_allocated = MAX(2 * view->nr, 10);
7267c094 267 view->ranges = g_realloc(view->ranges,
093bc2cd
AK		 268 view->nr_allocated * sizeof(*view->ranges));
269 }
270 memmove(view->ranges + pos + 1, view->ranges + pos,
271 (view->nr - pos) * sizeof(FlatRange));
272 view->ranges[pos] = *range;
dfde4e6e 273 memory_region_ref(range->mr);
093bc2cd
AK		 274 ++view->nr;
275}
276
277static void flatview_destroy(FlatView *view)
278{
dfde4e6e
PB		 279 int i;
280
02d9651d 281 trace_flatview_destroy(view, view->root);
66a6df1d
AK		 282 if (view->dispatch) {
283 address_space_dispatch_free(view->dispatch);
284 }
dfde4e6e
PB		 285 for (i = 0; i < view->nr; i++) {
286 memory_region_unref(view->ranges[i].mr);
287 }
7267c094 288 g_free(view->ranges);
89c177bb 289 memory_region_unref(view->root);
a9a0c06d 290 g_free(view);
093bc2cd
AK		 291}
292
447b0d0b 293static bool flatview_ref(FlatView *view)
856d7245 294{
447b0d0b 295 return atomic_fetch_inc_nonzero(&view->ref) > 0;
856d7245
PB		 296}
297
48564041 298void flatview_unref(FlatView *view)
856d7245
PB		 299{
300 if (atomic_fetch_dec(&view->ref) == 1) {
02d9651d 301 trace_flatview_destroy_rcu(view, view->root);
092aa2fc 302 assert(view->root);
66a6df1d 303 call_rcu(view, flatview_destroy, rcu);
856d7245
PB		 304 }
305}
306
3d8e6bf9
AK		 307static bool can_merge(FlatRange *r1, FlatRange *r2)
308{
08dafab4 309 return int128_eq(addrrange_end(r1->addr), r2->addr.start)
3d8e6bf9 310 && r1->mr == r2->mr
08dafab4
AK		 311 && int128_eq(int128_add(int128_make64(r1->offset_in_region),
312 r1->addr.size),
313 int128_make64(r2->offset_in_region))
d0a9b5bc 314 && r1->dirty_log_mask == r2->dirty_log_mask
b138e654 315 && r1->romd_mode == r2->romd_mode
fb1cd6f9 316 && r1->readonly == r2->readonly;
3d8e6bf9
AK		 317}
318
8508e024 319/* Attempt to simplify a view by merging adjacent ranges */
3d8e6bf9
AK		 320static void flatview_simplify(FlatView *view)
321{
322 unsigned i, j;
323
324 i = 0;
325 while (i < view->nr) {
326 j = i + 1;
327 while (j < view->nr
328 && can_merge(&view->ranges[j-1], &view->ranges[j])) {
08dafab4 329 int128_addto(&view->ranges[i].addr.size, view->ranges[j].addr.size);
3d8e6bf9
AK		 330 ++j;
331 }
332 ++i;
333 memmove(&view->ranges[i], &view->ranges[j],
334 (view->nr - j) * sizeof(view->ranges[j]));
335 view->nr -= j - i;
336 }
337}
338
e7342aa3
PB		 339static bool memory_region_big_endian(MemoryRegion *mr)
340{
341#ifdef TARGET_WORDS_BIGENDIAN
342 return mr->ops->endianness != DEVICE_LITTLE_ENDIAN;
343#else
344 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
345#endif
346}
347
e11ef3d1
PB		 348static bool memory_region_wrong_endianness(MemoryRegion *mr)
349{
350#ifdef TARGET_WORDS_BIGENDIAN
351 return mr->ops->endianness == DEVICE_LITTLE_ENDIAN;
352#else
353 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
354#endif
355}
356
357static void adjust_endianness(MemoryRegion *mr, uint64_t *data, unsigned size)
358{
359 if (memory_region_wrong_endianness(mr)) {
360 switch (size) {
361 case 1:
362 break;
363 case 2:
364 *data = bswap16(*data);
365 break;
366 case 4:
367 *data = bswap32(*data);
368 break;
369 case 8:
370 *data = bswap64(*data);
371 break;
372 default:
373 abort();
374 }
375 }
376}
377
4779dc1d
HB		 378static hwaddr memory_region_to_absolute_addr(MemoryRegion *mr, hwaddr offset)
379{
380 MemoryRegion *root;
381 hwaddr abs_addr = offset;
382
383 abs_addr += mr->addr;
384 for (root = mr; root->container; ) {
385 root = root->container;
386 abs_addr += root->addr;
387 }
388
389 return abs_addr;
390}
391
5a68be94
HB		 392static int get_cpu_index(void)
393{
394 if (current_cpu) {
395 return current_cpu->cpu_index;
396 }
397 return -1;
398}
399
cc05c43a
PM		 400static MemTxResult memory_region_oldmmio_read_accessor(MemoryRegion *mr,
401 hwaddr addr,
402 uint64_t *value,
403 unsigned size,
404 unsigned shift,
405 uint64_t mask,
406 MemTxAttrs attrs)
407{
408 uint64_t tmp;
409
410 tmp = mr->ops->old_mmio.read[ctz32(size)](mr->opaque, addr);
23d92d68 411 if (mr->subpage) {
5a68be94 412 trace_memory_region_subpage_read(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 413 } else if (mr == &io_mem_notdirty) {
414 /* Accesses to code which has previously been translated into a TB show
415 * up in the MMIO path, as accesses to the io_mem_notdirty
416 * MemoryRegion. */
417 trace_memory_region_tb_read(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 418 } else if (TRACE_MEMORY_REGION_OPS_READ_ENABLED) {
419 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 420 trace_memory_region_ops_read(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 421 }
cc05c43a
PM		 422 *value |= (tmp & mask) << shift;
423 return MEMTX_OK;
424}
425
426static MemTxResult memory_region_read_accessor(MemoryRegion *mr,
ce5d2f33
PB		 427 hwaddr addr,
428 uint64_t *value,
429 unsigned size,
430 unsigned shift,
cc05c43a
PM		 431 uint64_t mask,
432 MemTxAttrs attrs)
ce5d2f33 433{
ce5d2f33
PB		 434 uint64_t tmp;
435
cc05c43a 436 tmp = mr->ops->read(mr->opaque, addr, size);
23d92d68 437 if (mr->subpage) {
5a68be94 438 trace_memory_region_subpage_read(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 439 } else if (mr == &io_mem_notdirty) {
440 /* Accesses to code which has previously been translated into a TB show
441 * up in the MMIO path, as accesses to the io_mem_notdirty
442 * MemoryRegion. */
443 trace_memory_region_tb_read(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 444 } else if (TRACE_MEMORY_REGION_OPS_READ_ENABLED) {
445 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 446 trace_memory_region_ops_read(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 447 }
ce5d2f33 448 *value |= (tmp & mask) << shift;
cc05c43a 449 return MEMTX_OK;
ce5d2f33
PB		 450}
451
cc05c43a
PM		 452static MemTxResult memory_region_read_with_attrs_accessor(MemoryRegion *mr,
453 hwaddr addr,
454 uint64_t *value,
455 unsigned size,
456 unsigned shift,
457 uint64_t mask,
458 MemTxAttrs attrs)
164a4dcd 459{
cc05c43a
PM		 460 uint64_t tmp = 0;
461 MemTxResult r;
164a4dcd 462
cc05c43a 463 r = mr->ops->read_with_attrs(mr->opaque, addr, &tmp, size, attrs);
23d92d68 464 if (mr->subpage) {
5a68be94 465 trace_memory_region_subpage_read(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 466 } else if (mr == &io_mem_notdirty) {
467 /* Accesses to code which has previously been translated into a TB show
468 * up in the MMIO path, as accesses to the io_mem_notdirty
469 * MemoryRegion. */
470 trace_memory_region_tb_read(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 471 } else if (TRACE_MEMORY_REGION_OPS_READ_ENABLED) {
472 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 473 trace_memory_region_ops_read(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 474 }
164a4dcd 475 *value |= (tmp & mask) << shift;
cc05c43a 476 return r;
164a4dcd
AK		 477}
478
cc05c43a
PM		 479static MemTxResult memory_region_oldmmio_write_accessor(MemoryRegion *mr,
480 hwaddr addr,
481 uint64_t *value,
482 unsigned size,
483 unsigned shift,
484 uint64_t mask,
485 MemTxAttrs attrs)
ce5d2f33 486{
ce5d2f33
PB		 487 uint64_t tmp;
488
489 tmp = (*value >> shift) & mask;
23d92d68 490 if (mr->subpage) {
5a68be94 491 trace_memory_region_subpage_write(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 492 } else if (mr == &io_mem_notdirty) {
493 /* Accesses to code which has previously been translated into a TB show
494 * up in the MMIO path, as accesses to the io_mem_notdirty
495 * MemoryRegion. */
496 trace_memory_region_tb_write(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 497 } else if (TRACE_MEMORY_REGION_OPS_WRITE_ENABLED) {
498 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 499 trace_memory_region_ops_write(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 500 }
ce5d2f33 501 mr->ops->old_mmio.write[ctz32(size)](mr->opaque, addr, tmp);
cc05c43a 502 return MEMTX_OK;
ce5d2f33
PB		 503}
504
cc05c43a
PM		 505static MemTxResult memory_region_write_accessor(MemoryRegion *mr,
506 hwaddr addr,
507 uint64_t *value,
508 unsigned size,
509 unsigned shift,
510 uint64_t mask,
511 MemTxAttrs attrs)
164a4dcd 512{
164a4dcd
AK		 513 uint64_t tmp;
514
515 tmp = (*value >> shift) & mask;
23d92d68 516 if (mr->subpage) {
5a68be94 517 trace_memory_region_subpage_write(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 518 } else if (mr == &io_mem_notdirty) {
519 /* Accesses to code which has previously been translated into a TB show
520 * up in the MMIO path, as accesses to the io_mem_notdirty
521 * MemoryRegion. */
522 trace_memory_region_tb_write(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 523 } else if (TRACE_MEMORY_REGION_OPS_WRITE_ENABLED) {
524 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 525 trace_memory_region_ops_write(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 526 }
164a4dcd 527 mr->ops->write(mr->opaque, addr, tmp, size);
cc05c43a 528 return MEMTX_OK;
164a4dcd
AK		 529}
530
cc05c43a
PM		 531static MemTxResult memory_region_write_with_attrs_accessor(MemoryRegion *mr,
532 hwaddr addr,
533 uint64_t *value,
534 unsigned size,
535 unsigned shift,
536 uint64_t mask,
537 MemTxAttrs attrs)
538{
539 uint64_t tmp;
540
cc05c43a 541 tmp = (*value >> shift) & mask;
23d92d68 542 if (mr->subpage) {
5a68be94 543 trace_memory_region_subpage_write(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 544 } else if (mr == &io_mem_notdirty) {
545 /* Accesses to code which has previously been translated into a TB show
546 * up in the MMIO path, as accesses to the io_mem_notdirty
547 * MemoryRegion. */
548 trace_memory_region_tb_write(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 549 } else if (TRACE_MEMORY_REGION_OPS_WRITE_ENABLED) {
550 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 551 trace_memory_region_ops_write(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 552 }
cc05c43a
PM		 553 return mr->ops->write_with_attrs(mr->opaque, addr, tmp, size, attrs);
554}
555
556static MemTxResult access_with_adjusted_size(hwaddr addr,
164a4dcd
AK		 557 uint64_t *value,
558 unsigned size,
559 unsigned access_size_min,
560 unsigned access_size_max,
05e015f7
KF		 561 MemTxResult (*access_fn)
562 (MemoryRegion *mr,
563 hwaddr addr,
564 uint64_t *value,
565 unsigned size,
566 unsigned shift,
567 uint64_t mask,
568 MemTxAttrs attrs),
cc05c43a
PM		 569 MemoryRegion *mr,
570 MemTxAttrs attrs)
164a4dcd
AK		 571{
572 uint64_t access_mask;
573 unsigned access_size;
574 unsigned i;
cc05c43a 575 MemTxResult r = MEMTX_OK;
164a4dcd
AK		 576
577 if (!access_size_min) {
578 access_size_min = 1;
579 }
580 if (!access_size_max) {
581 access_size_max = 4;
582 }
ce5d2f33
PB		 583
584 /* FIXME: support unaligned access? */
164a4dcd
AK		 585 access_size = MAX(MIN(size, access_size_max), access_size_min);
586 access_mask = -1ULL >> (64 - access_size * 8);
e7342aa3
PB		 587 if (memory_region_big_endian(mr)) {
588 for (i = 0; i < size; i += access_size) {
05e015f7 589 r |= access_fn(mr, addr + i, value, access_size,
cc05c43a 590 (size - access_size - i) * 8, access_mask, attrs);
e7342aa3
PB		 591 }
592 } else {
593 for (i = 0; i < size; i += access_size) {
05e015f7 594 r |= access_fn(mr, addr + i, value, access_size, i * 8,
cc05c43a 595 access_mask, attrs);
e7342aa3 596 }
164a4dcd 597 }
cc05c43a 598 return r;
164a4dcd
AK		 599}
600
e2177955
AK		 601static AddressSpace *memory_region_to_address_space(MemoryRegion *mr)
602{
0d673e36
AK		 603 AddressSpace *as;
604
feca4ac1
PB		 605 while (mr->container) {
606 mr = mr->container;
e2177955 607 }
0d673e36
AK		 608 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
609 if (mr == as->root) {
610 return as;
611 }
e2177955 612 }
eed2bacf 613 return NULL;
e2177955
AK		 614}
615
093bc2cd
AK		 616/* Render a memory region into the global view. Ranges in @view obscure
617 * ranges in @mr.
618 */
619static void render_memory_region(FlatView *view,
620 MemoryRegion *mr,
08dafab4 621 Int128 base,
fb1cd6f9
AK		 622 AddrRange clip,
623 bool readonly)
093bc2cd
AK		 624{
625 MemoryRegion *subregion;
626 unsigned i;
a8170e5e 627 hwaddr offset_in_region;
08dafab4
AK		 628 Int128 remain;
629 Int128 now;
093bc2cd
AK		 630 FlatRange fr;
631 AddrRange tmp;
632
6bba19ba
AK		 633 if (!mr->enabled) {
634 return;
635 }
636
08dafab4 637 int128_addto(&base, int128_make64(mr->addr));
fb1cd6f9 638 readonly |= mr->readonly;
093bc2cd
AK		 639
640 tmp = addrrange_make(base, mr->size);
641
642 if (!addrrange_intersects(tmp, clip)) {
643 return;
644 }
645
646 clip = addrrange_intersection(tmp, clip);
647
648 if (mr->alias) {
08dafab4
AK		 649 int128_subfrom(&base, int128_make64(mr->alias->addr));
650 int128_subfrom(&base, int128_make64(mr->alias_offset));
fb1cd6f9 651 render_memory_region(view, mr->alias, base, clip, readonly);
093bc2cd
AK		 652 return;
653 }
654
655 /* Render subregions in priority order. */
656 QTAILQ_FOREACH(subregion, &mr->subregions, subregions_link) {
fb1cd6f9 657 render_memory_region(view, subregion, base, clip, readonly);
093bc2cd
AK		 658 }
659
14a3c10a 660 if (!mr->terminates) {
093bc2cd
AK		 661 return;
662 }
663
08dafab4 664 offset_in_region = int128_get64(int128_sub(clip.start, base));
093bc2cd
AK		 665 base = clip.start;
666 remain = clip.size;
667
2eb74e1a 668 fr.mr = mr;
6f6a5ef3 669 fr.dirty_log_mask = memory_region_get_dirty_log_mask(mr);
b138e654 670 fr.romd_mode = mr->romd_mode;
2eb74e1a
PC		 671 fr.readonly = readonly;
672
093bc2cd 673 /* Render the region itself into any gaps left by the current view. */
08dafab4
AK		 674 for (i = 0; i < view->nr && int128_nz(remain); ++i) {
675 if (int128_ge(base, addrrange_end(view->ranges[i].addr))) {
093bc2cd
AK		 676 continue;
677 }
08dafab4
AK		 678 if (int128_lt(base, view->ranges[i].addr.start)) {
679 now = int128_min(remain,
680 int128_sub(view->ranges[i].addr.start, base));
093bc2cd
AK		 681 fr.offset_in_region = offset_in_region;
682 fr.addr = addrrange_make(base, now);
683 flatview_insert(view, i, &fr);
684 ++i;
08dafab4
AK		 685 int128_addto(&base, now);
686 offset_in_region += int128_get64(now);
687 int128_subfrom(&remain, now);
093bc2cd 688 }
d26a8cae
AK		 689 now = int128_sub(int128_min(int128_add(base, remain),
690 addrrange_end(view->ranges[i].addr)),
691 base);
692 int128_addto(&base, now);
693 offset_in_region += int128_get64(now);
694 int128_subfrom(&remain, now);
093bc2cd 695 }
08dafab4 696 if (int128_nz(remain)) {
093bc2cd
AK		 697 fr.offset_in_region = offset_in_region;
698 fr.addr = addrrange_make(base, remain);
699 flatview_insert(view, i, &fr);
700 }
701}
702
89c177bb
AK		 703static MemoryRegion *memory_region_get_flatview_root(MemoryRegion *mr)
704{
e673ba9a
PB		 705 while (mr->enabled) {
706 if (mr->alias) {
707 if (!mr->alias_offset && int128_ge(mr->size, mr->alias->size)) {
708 /* The alias is included in its entirety. Use it as
709 * the "real" root, so that we can share more FlatViews.
710 */
711 mr = mr->alias;
712 continue;
713 }
714 } else if (!mr->terminates) {
715 unsigned int found = 0;
716 MemoryRegion *child, *next = NULL;
717 QTAILQ_FOREACH(child, &mr->subregions, subregions_link) {
718 if (child->enabled) {
719 if (++found > 1) {
720 next = NULL;
721 break;
722 }
723 if (!child->addr && int128_ge(mr->size, child->size)) {
724 /* A child is included in its entirety. If it's the only
725 * enabled one, use it in the hope of finding an alias down the
726 * way. This will also let us share FlatViews.
727 */
728 next = child;
729 }
730 }
731 }
092aa2fc
AK		 732 if (found == 0) {
733 return NULL;
734 }
e673ba9a
PB		 735 if (next) {
736 mr = next;
737 continue;
738 }
739 }
740
092aa2fc 741 return mr;
89c177bb
AK		 742 }
743
092aa2fc 744 return NULL;
89c177bb
AK		 745}
746
093bc2cd 747/* Render a memory topology into a list of disjoint absolute ranges. */
a9a0c06d 748static FlatView *generate_memory_topology(MemoryRegion *mr)
093bc2cd 749{
9bf561e3 750 int i;
a9a0c06d 751 FlatView *view;
093bc2cd 752
89c177bb 753 view = flatview_new(mr);
093bc2cd 754
83f3c251 755 if (mr) {
a9a0c06d 756 render_memory_region(view, mr, int128_zero(),
83f3c251
AK		 757 addrrange_make(int128_zero(), int128_2_64()), false);
758 }
a9a0c06d 759 flatview_simplify(view);
093bc2cd 760
9bf561e3
AK		 761 view->dispatch = address_space_dispatch_new(view);
762 for (i = 0; i < view->nr; i++) {
763 MemoryRegionSection mrs =
764 section_from_flat_range(&view->ranges[i], view);
765 flatview_add_to_dispatch(view, &mrs);
766 }
767 address_space_dispatch_compact(view->dispatch);
967dc9b1 768 g_hash_table_replace(flat_views, mr, view);
9bf561e3 769
093bc2cd
AK		 770 return view;
771}
772
3e9d69e7
AK		 773static void address_space_add_del_ioeventfds(AddressSpace *as,
774 MemoryRegionIoeventfd *fds_new,
775 unsigned fds_new_nb,
776 MemoryRegionIoeventfd *fds_old,
777 unsigned fds_old_nb)
778{
779 unsigned iold, inew;
80a1ea37
AK		 780 MemoryRegionIoeventfd *fd;
781 MemoryRegionSection section;
3e9d69e7
AK		 782
783 /* Generate a symmetric difference of the old and new fd sets, adding
784 * and deleting as necessary.
785 */
786
787 iold = inew = 0;
788 while (iold < fds_old_nb || inew < fds_new_nb) {
789 if (iold < fds_old_nb
790 && (inew == fds_new_nb
73bb753d
TB		 791 || memory_region_ioeventfd_before(&fds_old[iold],
792 &fds_new[inew]))) {
80a1ea37
AK		 793 fd = &fds_old[iold];
794 section = (MemoryRegionSection) {
16620684 795 .fv = address_space_to_flatview(as),
80a1ea37 796 .offset_within_address_space = int128_get64(fd->addr.start),
052e87b0 797 .size = fd->addr.size,
80a1ea37 798 };
9a54635d 799 MEMORY_LISTENER_CALL(as, eventfd_del, Forward, &section,
753d5e14 800 fd->match_data, fd->data, fd->e);
3e9d69e7
AK		 801 ++iold;
802 } else if (inew < fds_new_nb
803 && (iold == fds_old_nb
73bb753d
TB		 804 || memory_region_ioeventfd_before(&fds_new[inew],
805 &fds_old[iold]))) {
80a1ea37
AK		 806 fd = &fds_new[inew];
807 section = (MemoryRegionSection) {
16620684 808 .fv = address_space_to_flatview(as),
80a1ea37 809 .offset_within_address_space = int128_get64(fd->addr.start),
052e87b0 810 .size = fd->addr.size,
80a1ea37 811 };
9a54635d 812 MEMORY_LISTENER_CALL(as, eventfd_add, Reverse, &section,
753d5e14 813 fd->match_data, fd->data, fd->e);
3e9d69e7
AK		 814 ++inew;
815 } else {
816 ++iold;
817 ++inew;
818 }
819 }
820}
821
48564041 822FlatView *address_space_get_flatview(AddressSpace *as)
856d7245
PB		 823{
824 FlatView *view;
825
374f2981 826 rcu_read_lock();
447b0d0b 827 do {
16620684 828 view = address_space_to_flatview(as);
447b0d0b
PB		 829 /* If somebody has replaced as->current_map concurrently,
830 * flatview_ref returns false.
831 */
832 } while (!flatview_ref(view));
374f2981 833 rcu_read_unlock();
856d7245
PB		 834 return view;
835}
836
3e9d69e7
AK		 837static void address_space_update_ioeventfds(AddressSpace *as)
838{
99e86347 839 FlatView *view;
3e9d69e7
AK		 840 FlatRange *fr;
841 unsigned ioeventfd_nb = 0;
842 MemoryRegionIoeventfd *ioeventfds = NULL;
843 AddrRange tmp;
844 unsigned i;
845
856d7245 846 view = address_space_get_flatview(as);
99e86347 847 FOR_EACH_FLAT_RANGE(fr, view) {
3e9d69e7
AK		 848 for (i = 0; i < fr->mr->ioeventfd_nb; ++i) {
849 tmp = addrrange_shift(fr->mr->ioeventfds[i].addr,
08dafab4
AK		 850 int128_sub(fr->addr.start,
851 int128_make64(fr->offset_in_region)));
3e9d69e7
AK		 852 if (addrrange_intersects(fr->addr, tmp)) {
853 ++ioeventfd_nb;
7267c094 854 ioeventfds = g_realloc(ioeventfds,
3e9d69e7
AK		 855 ioeventfd_nb * sizeof(*ioeventfds));
856 ioeventfds[ioeventfd_nb-1] = fr->mr->ioeventfds[i];
857 ioeventfds[ioeventfd_nb-1].addr = tmp;
858 }
859 }
860 }
861
862 address_space_add_del_ioeventfds(as, ioeventfds, ioeventfd_nb,
863 as->ioeventfds, as->ioeventfd_nb);
864
7267c094 865 g_free(as->ioeventfds);
3e9d69e7
AK		 866 as->ioeventfds = ioeventfds;
867 as->ioeventfd_nb = ioeventfd_nb;
856d7245 868 flatview_unref(view);
3e9d69e7
AK		 869}
870
b8af1afb 871static void address_space_update_topology_pass(AddressSpace *as,
a9a0c06d
PB		 872 const FlatView *old_view,
873 const FlatView *new_view,
b8af1afb 874 bool adding)
093bc2cd 875{
093bc2cd
AK		 876 unsigned iold, inew;
877 FlatRange *frold, *frnew;
093bc2cd
AK		 878
879 /* Generate a symmetric difference of the old and new memory maps.
880 * Kill ranges in the old map, and instantiate ranges in the new map.
881 */
882 iold = inew = 0;
a9a0c06d
PB		 883 while (iold < old_view->nr || inew < new_view->nr) {
884 if (iold < old_view->nr) {
885 frold = &old_view->ranges[iold];
093bc2cd
AK		 886 } else {
887 frold = NULL;
888 }
a9a0c06d
PB		 889 if (inew < new_view->nr) {
890 frnew = &new_view->ranges[inew];
093bc2cd
AK		 891 } else {
892 frnew = NULL;
893 }
894
895 if (frold
896 && (!frnew
08dafab4
AK		 897 || int128_lt(frold->addr.start, frnew->addr.start)
898 || (int128_eq(frold->addr.start, frnew->addr.start)
093bc2cd 899 && !flatrange_equal(frold, frnew)))) {
41a6e477 900 /* In old but not in new, or in both but attributes changed. */
093bc2cd 901
b8af1afb 902 if (!adding) {
72e22d2f 903 MEMORY_LISTENER_UPDATE_REGION(frold, as, Reverse, region_del);
b8af1afb
AK		 904 }
905
093bc2cd
AK		 906 ++iold;
907 } else if (frold && frnew && flatrange_equal(frold, frnew)) {
41a6e477 908 /* In both and unchanged (except logging may have changed) */
093bc2cd 909
b8af1afb 910 if (adding) {
50c1e149 911 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_nop);
b2dfd71c
PB		 912 if (frnew->dirty_log_mask & ~frold->dirty_log_mask) {
913 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, log_start,
914 frold->dirty_log_mask,
915 frnew->dirty_log_mask);
916 }
917 if (frold->dirty_log_mask & ~frnew->dirty_log_mask) {
918 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Reverse, log_stop,
919 frold->dirty_log_mask,
920 frnew->dirty_log_mask);
b8af1afb 921 }
5a583347
AK		 922 }
923
093bc2cd
AK		 924 ++iold;
925 ++inew;
093bc2cd
AK		 926 } else {
927 /* In new */
928
b8af1afb 929 if (adding) {
72e22d2f 930 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_add);
b8af1afb
AK		 931 }
932
093bc2cd
AK		 933 ++inew;
934 }
935 }
b8af1afb
AK		 936}
937
967dc9b1
AK		 938static void flatviews_init(void)
939{
092aa2fc
AK		 940 static FlatView *empty_view;
941
967dc9b1
AK		 942 if (flat_views) {
943 return;
944 }
945
946 flat_views = g_hash_table_new_full(g_direct_hash, g_direct_equal, NULL,
947 (GDestroyNotify) flatview_unref);
092aa2fc
AK		 948 if (!empty_view) {
949 empty_view = generate_memory_topology(NULL);
950 /* We keep it alive forever in the global variable. */
951 flatview_ref(empty_view);
952 } else {
953 g_hash_table_replace(flat_views, NULL, empty_view);
954 flatview_ref(empty_view);
955 }
967dc9b1
AK		 956}
957
958static void flatviews_reset(void)
959{
960 AddressSpace *as;
961
962 if (flat_views) {
963 g_hash_table_unref(flat_views);
964 flat_views = NULL;
965 }
966 flatviews_init();
967
968 /* Render unique FVs */
969 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
970 MemoryRegion *physmr = memory_region_get_flatview_root(as->root);
971
972 if (g_hash_table_lookup(flat_views, physmr)) {
973 continue;
974 }
975
976 generate_memory_topology(physmr);
977 }
978}
979
980static void address_space_set_flatview(AddressSpace *as)
b8af1afb 981{
67ace39b 982 FlatView *old_view = address_space_to_flatview(as);
967dc9b1
AK		 983 MemoryRegion *physmr = memory_region_get_flatview_root(as->root);
984 FlatView *new_view = g_hash_table_lookup(flat_views, physmr);
985
986 assert(new_view);
987
67ace39b
AK		 988 if (old_view == new_view) {
989 return;
990 }
991
992 if (old_view) {
993 flatview_ref(old_view);
994 }
995
967dc9b1 996 flatview_ref(new_view);
9a62e24f
AK		 997
998 if (!QTAILQ_EMPTY(&as->listeners)) {
67ace39b
AK		 999 FlatView tmpview = { .nr = 0 }, *old_view2 = old_view;
1000
1001 if (!old_view2) {
1002 old_view2 = &tmpview;
1003 }
1004 address_space_update_topology_pass(as, old_view2, new_view, false);
1005 address_space_update_topology_pass(as, old_view2, new_view, true);
9a62e24f 1006 }
b8af1afb 1007
374f2981
PB		 1008 /* Writes are protected by the BQL. */
1009 atomic_rcu_set(&as->current_map, new_view);
67ace39b
AK		 1010 if (old_view) {
1011 flatview_unref(old_view);
1012 }
856d7245
PB		 1013
1014 /* Note that all the old MemoryRegions are still alive up to this
1015 * point. This relieves most MemoryListeners from the need to
1016 * ref/unref the MemoryRegions they get---unless they use them
1017 * outside the iothread mutex, in which case precise reference
1018 * counting is necessary.
1019 */
67ace39b
AK		 1020 if (old_view) {
1021 flatview_unref(old_view);
1022 }
093bc2cd
AK		 1023}
1024
202fc01b
AK		 1025static void address_space_update_topology(AddressSpace *as)
1026{
1027 MemoryRegion *physmr = memory_region_get_flatview_root(as->root);
1028
1029 flatviews_init();
1030 if (!g_hash_table_lookup(flat_views, physmr)) {
1031 generate_memory_topology(physmr);
1032 }
1033 address_space_set_flatview(as);
1034}
1035
4ef4db86
AK		 1036void memory_region_transaction_begin(void)
1037{
bb880ded 1038 qemu_flush_coalesced_mmio_buffer();
4ef4db86
AK		 1039 ++memory_region_transaction_depth;
1040}
1041
1042void memory_region_transaction_commit(void)
1043{
0d673e36
AK		 1044 AddressSpace *as;
1045
4ef4db86 1046 assert(memory_region_transaction_depth);
8d04fb55
JK		 1047 assert(qemu_mutex_iothread_locked());
1048
4ef4db86 1049 --memory_region_transaction_depth;
4dc56152
GA		 1050 if (!memory_region_transaction_depth) {
1051 if (memory_region_update_pending) {
967dc9b1
AK		 1052 flatviews_reset();
1053
4dc56152 1054 MEMORY_LISTENER_CALL_GLOBAL(begin, Forward);
02e2b95f 1055
4dc56152 1056 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
967dc9b1 1057 address_space_set_flatview(as);
02218487 1058 address_space_update_ioeventfds(as);
4dc56152 1059 }
ade9c1aa 1060 memory_region_update_pending = false;
0b152095 1061 ioeventfd_update_pending = false;
4dc56152
GA		 1062 MEMORY_LISTENER_CALL_GLOBAL(commit, Forward);
1063 } else if (ioeventfd_update_pending) {
1064 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
1065 address_space_update_ioeventfds(as);
1066 }
ade9c1aa 1067 ioeventfd_update_pending = false;
4dc56152 1068 }
4dc56152 1069 }
4ef4db86
AK		 1070}
1071
545e92e0
AK		 1072static void memory_region_destructor_none(MemoryRegion *mr)
1073{
1074}
1075
1076static void memory_region_destructor_ram(MemoryRegion *mr)
1077{
f1060c55 1078 qemu_ram_free(mr->ram_block);
545e92e0
AK		 1079}
1080
b4fefef9
PC		 1081static bool memory_region_need_escape(char c)
1082{
1083 return c == '/' || c == '[' || c == '\\' || c == ']';
1084}
1085
1086static char *memory_region_escape_name(const char *name)
1087{
1088 const char *p;
1089 char *escaped, *q;
1090 uint8_t c;
1091 size_t bytes = 0;
1092
1093 for (p = name; *p; p++) {
1094 bytes += memory_region_need_escape(*p) ? 4 : 1;
1095 }
1096 if (bytes == p - name) {
1097 return g_memdup(name, bytes + 1);
1098 }
1099
1100 escaped = g_malloc(bytes + 1);
1101 for (p = name, q = escaped; *p; p++) {
1102 c = *p;
1103 if (unlikely(memory_region_need_escape(c))) {
1104 *q++ = '\\';
1105 *q++ = 'x';
1106 *q++ = "0123456789abcdef"[c >> 4];
1107 c = "0123456789abcdef"[c & 15];
1108 }
1109 *q++ = c;
1110 }
1111 *q = 0;
1112 return escaped;
1113}
1114
3df9d748
AK		 1115static void memory_region_do_init(MemoryRegion *mr,
1116 Object *owner,
1117 const char *name,
1118 uint64_t size)
093bc2cd 1119{
08dafab4
AK		 1120 mr->size = int128_make64(size);
1121 if (size == UINT64_MAX) {
1122 mr->size = int128_2_64();
1123 }
302fa283 1124 mr->name = g_strdup(name);
612263cf 1125 mr->owner = owner;
58eaa217 1126 mr->ram_block = NULL;
b4fefef9
PC		 1127
1128 if (name) {
843ef73a
PC		 1129 char *escaped_name = memory_region_escape_name(name);
1130 char *name_array = g_strdup_printf("%s[*]", escaped_name);
612263cf
PB		 1131
1132 if (!owner) {
1133 owner = container_get(qdev_get_machine(), "/unattached");
1134 }
1135
843ef73a 1136 object_property_add_child(owner, name_array, OBJECT(mr), &error_abort);
b4fefef9 1137 object_unref(OBJECT(mr));
843ef73a
PC		 1138 g_free(name_array);
1139 g_free(escaped_name);
b4fefef9
PC		 1140 }
1141}
1142
3df9d748
AK		 1143void memory_region_init(MemoryRegion *mr,
1144 Object *owner,
1145 const char *name,
1146 uint64_t size)
1147{
1148 object_initialize(mr, sizeof(*mr), TYPE_MEMORY_REGION);
1149 memory_region_do_init(mr, owner, name, size);
1150}
1151
d7bce999
EB		 1152static void memory_region_get_addr(Object *obj, Visitor *v, const char *name,
1153 void *opaque, Error **errp)
409ddd01
PC		 1154{
1155 MemoryRegion *mr = MEMORY_REGION(obj);
1156 uint64_t value = mr->addr;
1157
51e72bc1 1158 visit_type_uint64(v, name, &value, errp);
409ddd01
PC		 1159}
1160
d7bce999
EB		 1161static void memory_region_get_container(Object *obj, Visitor *v,
1162 const char *name, void *opaque,
1163 Error **errp)
409ddd01
PC		 1164{
1165 MemoryRegion *mr = MEMORY_REGION(obj);
1166 gchar *path = (gchar *)"";
1167
1168 if (mr->container) {
1169 path = object_get_canonical_path(OBJECT(mr->container));
1170 }
51e72bc1 1171 visit_type_str(v, name, &path, errp);
409ddd01
PC		 1172 if (mr->container) {
1173 g_free(path);
1174 }
1175}
1176
1177static Object *memory_region_resolve_container(Object *obj, void *opaque,
1178 const char *part)
1179{
1180 MemoryRegion *mr = MEMORY_REGION(obj);
1181
1182 return OBJECT(mr->container);
1183}
1184
d7bce999
EB		 1185static void memory_region_get_priority(Object *obj, Visitor *v,
1186 const char *name, void *opaque,
1187 Error **errp)
d33382da
PC		 1188{
1189 MemoryRegion *mr = MEMORY_REGION(obj);
1190 int32_t value = mr->priority;
1191
51e72bc1 1192 visit_type_int32(v, name, &value, errp);
d33382da
PC		 1193}
1194
d7bce999
EB		 1195static void memory_region_get_size(Object *obj, Visitor *v, const char *name,
1196 void *opaque, Error **errp)
52aef7bb
PC		 1197{
1198 MemoryRegion *mr = MEMORY_REGION(obj);
1199 uint64_t value = memory_region_size(mr);
1200
51e72bc1 1201 visit_type_uint64(v, name, &value, errp);
52aef7bb
PC		 1202}
1203
b4fefef9
PC		 1204static void memory_region_initfn(Object *obj)
1205{
1206 MemoryRegion *mr = MEMORY_REGION(obj);
409ddd01 1207 ObjectProperty *op;
b4fefef9
PC		 1208
1209 mr->ops = &unassigned_mem_ops;
6bba19ba 1210 mr->enabled = true;
5f9a5ea1 1211 mr->romd_mode = true;
196ea131 1212 mr->global_locking = true;
545e92e0 1213 mr->destructor = memory_region_destructor_none;
093bc2cd 1214 QTAILQ_INIT(&mr->subregions);
093bc2cd 1215 QTAILQ_INIT(&mr->coalesced);
409ddd01
PC		 1216
1217 op = object_property_add(OBJECT(mr), "container",
1218 "link<" TYPE_MEMORY_REGION ">",
1219 memory_region_get_container,
1220 NULL, /* memory_region_set_container */
1221 NULL, NULL, &error_abort);
1222 op->resolve = memory_region_resolve_container;
1223
1224 object_property_add(OBJECT(mr), "addr", "uint64",
1225 memory_region_get_addr,
1226 NULL, /* memory_region_set_addr */
1227 NULL, NULL, &error_abort);
d33382da
PC		 1228 object_property_add(OBJECT(mr), "priority", "uint32",
1229 memory_region_get_priority,
1230 NULL, /* memory_region_set_priority */
1231 NULL, NULL, &error_abort);
52aef7bb
PC		 1232 object_property_add(OBJECT(mr), "size", "uint64",
1233 memory_region_get_size,
1234 NULL, /* memory_region_set_size, */
1235 NULL, NULL, &error_abort);
093bc2cd
AK		 1236}
1237
3df9d748
AK		 1238static void iommu_memory_region_initfn(Object *obj)
1239{
1240 MemoryRegion *mr = MEMORY_REGION(obj);
1241
1242 mr->is_iommu = true;
1243}
1244
b018ddf6
PB		 1245static uint64_t unassigned_mem_read(void *opaque, hwaddr addr,
1246 unsigned size)
1247{
1248#ifdef DEBUG_UNASSIGNED
1249 printf("Unassigned mem read " TARGET_FMT_plx "\n", addr);
1250#endif
4917cf44
AF		 1251 if (current_cpu != NULL) {
1252 cpu_unassigned_access(current_cpu, addr, false, false, 0, size);
c658b94f 1253 }
68a7439a 1254 return 0;
b018ddf6
PB		 1255}
1256
1257static void unassigned_mem_write(void *opaque, hwaddr addr,
1258 uint64_t val, unsigned size)
1259{
1260#ifdef DEBUG_UNASSIGNED
1261 printf("Unassigned mem write " TARGET_FMT_plx " = 0x%"PRIx64"\n", addr, val);
1262#endif
4917cf44
AF		 1263 if (current_cpu != NULL) {
1264 cpu_unassigned_access(current_cpu, addr, true, false, 0, size);
c658b94f 1265 }
b018ddf6
PB		 1266}
1267
d197063f 1268static bool unassigned_mem_accepts(void *opaque, hwaddr addr,
8372d383
PM		 1269 unsigned size, bool is_write,
1270 MemTxAttrs attrs)
d197063f
PB		 1271{
1272 return false;
1273}
1274
1275const MemoryRegionOps unassigned_mem_ops = {
1276 .valid.accepts = unassigned_mem_accepts,
1277 .endianness = DEVICE_NATIVE_ENDIAN,
1278};
1279
4a2e242b
AW		 1280static uint64_t memory_region_ram_device_read(void *opaque,
1281 hwaddr addr, unsigned size)
1282{
1283 MemoryRegion *mr = opaque;
1284 uint64_t data = (uint64_t)~0;
1285
1286 switch (size) {
1287 case 1:
1288 data = *(uint8_t *)(mr->ram_block->host + addr);
1289 break;
1290 case 2:
1291 data = *(uint16_t *)(mr->ram_block->host + addr);
1292 break;
1293 case 4:
1294 data = *(uint32_t *)(mr->ram_block->host + addr);
1295 break;
1296 case 8:
1297 data = *(uint64_t *)(mr->ram_block->host + addr);
1298 break;
1299 }
1300
1301 trace_memory_region_ram_device_read(get_cpu_index(), mr, addr, data, size);
1302
1303 return data;
1304}
1305
1306static void memory_region_ram_device_write(void *opaque, hwaddr addr,
1307 uint64_t data, unsigned size)
1308{
1309 MemoryRegion *mr = opaque;
1310
1311 trace_memory_region_ram_device_write(get_cpu_index(), mr, addr, data, size);
1312
1313 switch (size) {
1314 case 1:
1315 *(uint8_t *)(mr->ram_block->host + addr) = (uint8_t)data;
1316 break;
1317 case 2:
1318 *(uint16_t *)(mr->ram_block->host + addr) = (uint16_t)data;
1319 break;
1320 case 4:
1321 *(uint32_t *)(mr->ram_block->host + addr) = (uint32_t)data;
1322 break;
1323 case 8:
1324 *(uint64_t *)(mr->ram_block->host + addr) = data;
1325 break;
1326 }
1327}
1328
1329static const MemoryRegionOps ram_device_mem_ops = {
1330 .read = memory_region_ram_device_read,
1331 .write = memory_region_ram_device_write,
c99a29e7 1332 .endianness = DEVICE_HOST_ENDIAN,
4a2e242b
AW		 1333 .valid = {
1334 .min_access_size = 1,
1335 .max_access_size = 8,
1336 .unaligned = true,
1337 },
1338 .impl = {
1339 .min_access_size = 1,
1340 .max_access_size = 8,
1341 .unaligned = true,
1342 },
1343};
1344
d2702032
PB		 1345bool memory_region_access_valid(MemoryRegion *mr,
1346 hwaddr addr,
1347 unsigned size,
6d7b9a6c
PM		 1348 bool is_write,
1349 MemTxAttrs attrs)
093bc2cd 1350{
a014ed07
PB		 1351 int access_size_min, access_size_max;
1352 int access_size, i;
897fa7cf 1353
093bc2cd
AK		 1354 if (!mr->ops->valid.unaligned && (addr & (size - 1))) {
1355 return false;
1356 }
1357
a014ed07 1358 if (!mr->ops->valid.accepts) {
093bc2cd
AK		 1359 return true;
1360 }
1361
a014ed07
PB		 1362 access_size_min = mr->ops->valid.min_access_size;
1363 if (!mr->ops->valid.min_access_size) {
1364 access_size_min = 1;
1365 }
1366
1367 access_size_max = mr->ops->valid.max_access_size;
1368 if (!mr->ops->valid.max_access_size) {
1369 access_size_max = 4;
1370 }
1371
1372 access_size = MAX(MIN(size, access_size_max), access_size_min);
1373 for (i = 0; i < size; i += access_size) {
1374 if (!mr->ops->valid.accepts(mr->opaque, addr + i, access_size,
8372d383 1375 is_write, attrs)) {
a014ed07
PB		 1376 return false;
1377 }
093bc2cd 1378 }
a014ed07 1379
093bc2cd
AK		 1380 return true;
1381}
1382
cc05c43a
PM		 1383static MemTxResult memory_region_dispatch_read1(MemoryRegion *mr,
1384 hwaddr addr,
1385 uint64_t *pval,
1386 unsigned size,
1387 MemTxAttrs attrs)
093bc2cd 1388{
cc05c43a 1389 *pval = 0;
093bc2cd 1390
ce5d2f33 1391 if (mr->ops->read) {
cc05c43a
PM		 1392 return access_with_adjusted_size(addr, pval, size,
1393 mr->ops->impl.min_access_size,
1394 mr->ops->impl.max_access_size,
1395 memory_region_read_accessor,
1396 mr, attrs);
1397 } else if (mr->ops->read_with_attrs) {
1398 return access_with_adjusted_size(addr, pval, size,
1399 mr->ops->impl.min_access_size,
1400 mr->ops->impl.max_access_size,
1401 memory_region_read_with_attrs_accessor,
1402 mr, attrs);
ce5d2f33 1403 } else {
cc05c43a
PM		 1404 return access_with_adjusted_size(addr, pval, size, 1, 4,
1405 memory_region_oldmmio_read_accessor,
1406 mr, attrs);
74901c3b 1407 }
093bc2cd
AK		 1408}
1409
3b643495
PM		 1410MemTxResult memory_region_dispatch_read(MemoryRegion *mr,
1411 hwaddr addr,
1412 uint64_t *pval,
1413 unsigned size,
1414 MemTxAttrs attrs)
a621f38d 1415{
cc05c43a
PM		 1416 MemTxResult r;
1417
6d7b9a6c 1418 if (!memory_region_access_valid(mr, addr, size, false, attrs)) {
791af8c8 1419 *pval = unassigned_mem_read(mr, addr, size);
cc05c43a 1420 return MEMTX_DECODE_ERROR;
791af8c8 1421 }
a621f38d 1422
cc05c43a 1423 r = memory_region_dispatch_read1(mr, addr, pval, size, attrs);
791af8c8 1424 adjust_endianness(mr, pval, size);
cc05c43a 1425 return r;
a621f38d 1426}
093bc2cd 1427
8c56c1a5
PF		 1428/* Return true if an eventfd was signalled */
1429static bool memory_region_dispatch_write_eventfds(MemoryRegion *mr,
1430 hwaddr addr,
1431 uint64_t data,
1432 unsigned size,
1433 MemTxAttrs attrs)
1434{
1435 MemoryRegionIoeventfd ioeventfd = {
1436 .addr = addrrange_make(int128_make64(addr), int128_make64(size)),
1437 .data = data,
1438 };
1439 unsigned i;
1440
1441 for (i = 0; i < mr->ioeventfd_nb; i++) {
1442 ioeventfd.match_data = mr->ioeventfds[i].match_data;
1443 ioeventfd.e = mr->ioeventfds[i].e;
1444
73bb753d 1445 if (memory_region_ioeventfd_equal(&ioeventfd, &mr->ioeventfds[i])) {
8c56c1a5
PF		 1446 event_notifier_set(ioeventfd.e);
1447 return true;
1448 }
1449 }
1450
1451 return false;
1452}
1453
3b643495
PM		 1454MemTxResult memory_region_dispatch_write(MemoryRegion *mr,
1455 hwaddr addr,
1456 uint64_t data,
1457 unsigned size,
1458 MemTxAttrs attrs)
a621f38d 1459{
6d7b9a6c 1460 if (!memory_region_access_valid(mr, addr, size, true, attrs)) {
b018ddf6 1461 unassigned_mem_write(mr, addr, data, size);
cc05c43a 1462 return MEMTX_DECODE_ERROR;
093bc2cd
AK		 1463 }
1464
a621f38d
AK		 1465 adjust_endianness(mr, &data, size);
1466
8c56c1a5
PF		 1467 if ((!kvm_eventfds_enabled()) &&
1468 memory_region_dispatch_write_eventfds(mr, addr, data, size, attrs)) {
1469 return MEMTX_OK;
1470 }
1471
ce5d2f33 1472 if (mr->ops->write) {
cc05c43a
PM		 1473 return access_with_adjusted_size(addr, &data, size,
1474 mr->ops->impl.min_access_size,
1475 mr->ops->impl.max_access_size,
1476 memory_region_write_accessor, mr,
1477 attrs);
1478 } else if (mr->ops->write_with_attrs) {
1479 return
1480 access_with_adjusted_size(addr, &data, size,
1481 mr->ops->impl.min_access_size,
1482 mr->ops->impl.max_access_size,
1483 memory_region_write_with_attrs_accessor,
1484 mr, attrs);
ce5d2f33 1485 } else {
cc05c43a
PM		 1486 return access_with_adjusted_size(addr, &data, size, 1, 4,
1487 memory_region_oldmmio_write_accessor,
1488 mr, attrs);
74901c3b 1489 }
093bc2cd
AK		 1490}
1491
093bc2cd 1492void memory_region_init_io(MemoryRegion *mr,
2c9b15ca 1493 Object *owner,
093bc2cd
AK		 1494 const MemoryRegionOps *ops,
1495 void *opaque,
1496 const char *name,
1497 uint64_t size)
1498{
2c9b15ca 1499 memory_region_init(mr, owner, name, size);
6d6d2abf 1500 mr->ops = ops ? ops : &unassigned_mem_ops;
093bc2cd 1501 mr->opaque = opaque;
14a3c10a 1502 mr->terminates = true;
093bc2cd
AK		 1503}
1504
1cfe48c1
PM		 1505void memory_region_init_ram_nomigrate(MemoryRegion *mr,
1506 Object *owner,
1507 const char *name,
1508 uint64_t size,
1509 Error **errp)
06329cce
MA		 1510{
1511 memory_region_init_ram_shared_nomigrate(mr, owner, name, size, false, errp);
1512}
1513
1514void memory_region_init_ram_shared_nomigrate(MemoryRegion *mr,
1515 Object *owner,
1516 const char *name,
1517 uint64_t size,
1518 bool share,
1519 Error **errp)
093bc2cd 1520{
2c9b15ca 1521 memory_region_init(mr, owner, name, size);
8ea9252a 1522 mr->ram = true;
14a3c10a 1523 mr->terminates = true;
545e92e0 1524 mr->destructor = memory_region_destructor_ram;
06329cce 1525 mr->ram_block = qemu_ram_alloc(size, share, mr, errp);
677e7805 1526 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
0b183fc8
PB		 1527}
1528
60786ef3
MT		 1529void memory_region_init_resizeable_ram(MemoryRegion *mr,
1530 Object *owner,
1531 const char *name,
1532 uint64_t size,
1533 uint64_t max_size,
1534 void (*resized)(const char*,
1535 uint64_t length,
1536 void *host),
1537 Error **errp)
1538{
1539 memory_region_init(mr, owner, name, size);
1540 mr->ram = true;
1541 mr->terminates = true;
1542 mr->destructor = memory_region_destructor_ram;
8e41fb63
FZ		 1543 mr->ram_block = qemu_ram_alloc_resizeable(size, max_size, resized,
1544 mr, errp);
677e7805 1545 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
60786ef3
MT		 1546}
1547
0b183fc8
PB		 1548#ifdef __linux__
1549void memory_region_init_ram_from_file(MemoryRegion *mr,
1550 struct Object *owner,
1551 const char *name,
1552 uint64_t size,
98376843 1553 uint64_t align,
dbcb8981 1554 bool share,
7f56e740
PB		 1555 const char *path,
1556 Error **errp)
0b183fc8
PB		 1557{
1558 memory_region_init(mr, owner, name, size);
1559 mr->ram = true;
1560 mr->terminates = true;
1561 mr->destructor = memory_region_destructor_ram;
98376843 1562 mr->align = align;
8e41fb63 1563 mr->ram_block = qemu_ram_alloc_from_file(size, mr, share, path, errp);
677e7805 1564 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
093bc2cd 1565}
fea617c5
MAL		 1566
1567void memory_region_init_ram_from_fd(MemoryRegion *mr,
1568 struct Object *owner,
1569 const char *name,
1570 uint64_t size,
1571 bool share,
1572 int fd,
1573 Error **errp)
1574{
1575 memory_region_init(mr, owner, name, size);
1576 mr->ram = true;
1577 mr->terminates = true;
1578 mr->destructor = memory_region_destructor_ram;
1579 mr->ram_block = qemu_ram_alloc_from_fd(size, mr, share, fd, errp);
1580 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
1581}
0b183fc8 1582#endif
093bc2cd
AK		 1583
1584void memory_region_init_ram_ptr(MemoryRegion *mr,
2c9b15ca 1585 Object *owner,
093bc2cd
AK		 1586 const char *name,
1587 uint64_t size,
1588 void *ptr)
1589{
2c9b15ca 1590 memory_region_init(mr, owner, name, size);
8ea9252a 1591 mr->ram = true;
14a3c10a 1592 mr->terminates = true;
fc3e7665 1593 mr->destructor = memory_region_destructor_ram;
677e7805 1594 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
ef701d7b
HT		 1595
1596 /* qemu_ram_alloc_from_ptr cannot fail with ptr != NULL. */
1597 assert(ptr != NULL);
8e41fb63 1598 mr->ram_block = qemu_ram_alloc_from_ptr(size, ptr, mr, &error_fatal);
093bc2cd
AK		 1599}
1600
21e00fa5
AW		 1601void memory_region_init_ram_device_ptr(MemoryRegion *mr,
1602 Object *owner,
1603 const char *name,
1604 uint64_t size,
1605 void *ptr)
e4dc3f59 1606{
21e00fa5
AW		 1607 memory_region_init_ram_ptr(mr, owner, name, size, ptr);
1608 mr->ram_device = true;
4a2e242b
AW		 1609 mr->ops = &ram_device_mem_ops;
1610 mr->opaque = mr;
e4dc3f59
ND		 1611}
1612
093bc2cd 1613void memory_region_init_alias(MemoryRegion *mr,
2c9b15ca 1614 Object *owner,
093bc2cd
AK		 1615 const char *name,
1616 MemoryRegion *orig,
a8170e5e 1617 hwaddr offset,
093bc2cd
AK		 1618 uint64_t size)
1619{
2c9b15ca 1620 memory_region_init(mr, owner, name, size);
093bc2cd
AK		 1621 mr->alias = orig;
1622 mr->alias_offset = offset;
1623}
1624
b59821a9
PM		 1625void memory_region_init_rom_nomigrate(MemoryRegion *mr,
1626 struct Object *owner,
1627 const char *name,
1628 uint64_t size,
1629 Error **errp)
a1777f7f
PM		 1630{
1631 memory_region_init(mr, owner, name, size);
1632 mr->ram = true;
1633 mr->readonly = true;
1634 mr->terminates = true;
1635 mr->destructor = memory_region_destructor_ram;
06329cce 1636 mr->ram_block = qemu_ram_alloc(size, false, mr, errp);
a1777f7f
PM		 1637 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
1638}
1639
b59821a9
PM		 1640void memory_region_init_rom_device_nomigrate(MemoryRegion *mr,
1641 Object *owner,
1642 const MemoryRegionOps *ops,
1643 void *opaque,
1644 const char *name,
1645 uint64_t size,
1646 Error **errp)
d0a9b5bc 1647{
39e0b03d 1648 assert(ops);
2c9b15ca 1649 memory_region_init(mr, owner, name, size);
7bc2b9cd 1650 mr->ops = ops;
75f5941c 1651 mr->opaque = opaque;
d0a9b5bc 1652 mr->terminates = true;
75c578dc 1653 mr->rom_device = true;
58268c8d 1654 mr->destructor = memory_region_destructor_ram;
06329cce 1655 mr->ram_block = qemu_ram_alloc(size, false, mr, errp);
d0a9b5bc
AK		 1656}
1657
1221a474
AK		 1658void memory_region_init_iommu(void *_iommu_mr,
1659 size_t instance_size,
1660 const char *mrtypename,
2c9b15ca 1661 Object *owner,
30951157
AK		 1662 const char *name,
1663 uint64_t size)
1664{
1221a474 1665 struct IOMMUMemoryRegion *iommu_mr;
3df9d748
AK		 1666 struct MemoryRegion *mr;
1667
1221a474
AK		 1668 object_initialize(_iommu_mr, instance_size, mrtypename);
1669 mr = MEMORY_REGION(_iommu_mr);
3df9d748
AK		 1670 memory_region_do_init(mr, owner, name, size);
1671 iommu_mr = IOMMU_MEMORY_REGION(mr);
30951157 1672 mr->terminates = true; /* then re-forwards */
3df9d748
AK		 1673 QLIST_INIT(&iommu_mr->iommu_notify);
1674 iommu_mr->iommu_notify_flags = IOMMU_NOTIFIER_NONE;
30951157
AK		 1675}
1676
b4fefef9 1677static void memory_region_finalize(Object *obj)
093bc2cd 1678{
b4fefef9
PC		 1679 MemoryRegion *mr = MEMORY_REGION(obj);
1680
2e2b8eb7
PB		 1681 assert(!mr->container);
1682
1683 /* We know the region is not visible in any address space (it
1684 * does not have a container and cannot be a root either because
1685 * it has no references, so we can blindly clear mr->enabled.
1686 * memory_region_set_enabled instead could trigger a transaction
1687 * and cause an infinite loop.
1688 */
1689 mr->enabled = false;
1690 memory_region_transaction_begin();
1691 while (!QTAILQ_EMPTY(&mr->subregions)) {
1692 MemoryRegion *subregion = QTAILQ_FIRST(&mr->subregions);
1693 memory_region_del_subregion(mr, subregion);
1694 }
1695 memory_region_transaction_commit();
1696
545e92e0 1697 mr->destructor(mr);
093bc2cd 1698 memory_region_clear_coalescing(mr);
302fa283 1699 g_free((char *)mr->name);
7267c094 1700 g_free(mr->ioeventfds);
093bc2cd
AK		 1701}
1702
803c0816
PB		 1703Object *memory_region_owner(MemoryRegion *mr)
1704{
22a893e4
PB		 1705 Object *obj = OBJECT(mr);
1706 return obj->parent;
803c0816
PB		 1707}
1708
46637be2
PB		 1709void memory_region_ref(MemoryRegion *mr)
1710{
22a893e4
PB		 1711 /* MMIO callbacks most likely will access data that belongs
1712 * to the owner, hence the need to ref/unref the owner whenever
1713 * the memory region is in use.
1714 *
1715 * The memory region is a child of its owner. As long as the
1716 * owner doesn't call unparent itself on the memory region,
1717 * ref-ing the owner will also keep the memory region alive.
612263cf
PB		 1718 * Memory regions without an owner are supposed to never go away;
1719 * we do not ref/unref them because it slows down DMA sensibly.
22a893e4 1720 */
612263cf
PB		 1721 if (mr && mr->owner) {
1722 object_ref(mr->owner);
46637be2
PB		 1723 }
1724}
1725
1726void memory_region_unref(MemoryRegion *mr)
1727{
612263cf
PB		 1728 if (mr && mr->owner) {
1729 object_unref(mr->owner);
46637be2
PB		 1730 }
1731}
1732
093bc2cd
AK		 1733uint64_t memory_region_size(MemoryRegion *mr)
1734{
08dafab4
AK		 1735 if (int128_eq(mr->size, int128_2_64())) {
1736 return UINT64_MAX;
1737 }
1738 return int128_get64(mr->size);
093bc2cd
AK		 1739}
1740
5d546d4b 1741const char *memory_region_name(const MemoryRegion *mr)
8991c79b 1742{
d1dd32af
PC		 1743 if (!mr->name) {
1744 ((MemoryRegion *)mr)->name =
1745 object_get_canonical_path_component(OBJECT(mr));
1746 }
302fa283 1747 return mr->name;
8991c79b
AK		 1748}
1749
21e00fa5 1750bool memory_region_is_ram_device(MemoryRegion *mr)
e4dc3f59 1751{
21e00fa5 1752 return mr->ram_device;
e4dc3f59
ND		 1753}
1754
2d1a35be 1755uint8_t memory_region_get_dirty_log_mask(MemoryRegion *mr)
55043ba3 1756{
6f6a5ef3 1757 uint8_t mask = mr->dirty_log_mask;
adaad61c 1758 if (global_dirty_log && mr->ram_block) {
6f6a5ef3
PB		 1759 mask |= (1 << DIRTY_MEMORY_MIGRATION);
1760 }
1761 return mask;
55043ba3
AK		 1762}
1763
2d1a35be
PB		 1764bool memory_region_is_logging(MemoryRegion *mr, uint8_t client)
1765{
1766 return memory_region_get_dirty_log_mask(mr) & (1 << client);
1767}
1768
3df9d748 1769static void memory_region_update_iommu_notify_flags(IOMMUMemoryRegion *iommu_mr)
5bf3d319
PX		 1770{
1771 IOMMUNotifierFlag flags = IOMMU_NOTIFIER_NONE;
1772 IOMMUNotifier *iommu_notifier;
1221a474 1773 IOMMUMemoryRegionClass *imrc = IOMMU_MEMORY_REGION_GET_CLASS(iommu_mr);
5bf3d319 1774
3df9d748 1775 IOMMU_NOTIFIER_FOREACH(iommu_notifier, iommu_mr) {
5bf3d319
PX		 1776 flags |= iommu_notifier->notifier_flags;
1777 }
1778
1221a474
AK		 1779 if (flags != iommu_mr->iommu_notify_flags && imrc->notify_flag_changed) {
1780 imrc->notify_flag_changed(iommu_mr,
1781 iommu_mr->iommu_notify_flags,
1782 flags);
5bf3d319
PX		 1783 }
1784
3df9d748 1785 iommu_mr->iommu_notify_flags = flags;
5bf3d319
PX		 1786}
1787
cdb30812
PX		 1788void memory_region_register_iommu_notifier(MemoryRegion *mr,
1789 IOMMUNotifier *n)
06866575 1790{
3df9d748
AK		 1791 IOMMUMemoryRegion *iommu_mr;
1792
efcd38c5
JW		 1793 if (mr->alias) {
1794 memory_region_register_iommu_notifier(mr->alias, n);
1795 return;
1796 }
1797
cdb30812 1798 /* We need to register for at least one bitfield */
3df9d748 1799 iommu_mr = IOMMU_MEMORY_REGION(mr);
cdb30812 1800 assert(n->notifier_flags != IOMMU_NOTIFIER_NONE);
698feb5e 1801 assert(n->start <= n->end);
3df9d748
AK		 1802 QLIST_INSERT_HEAD(&iommu_mr->iommu_notify, n, node);
1803 memory_region_update_iommu_notify_flags(iommu_mr);
06866575
DG		 1804}
1805
3df9d748 1806uint64_t memory_region_iommu_get_min_page_size(IOMMUMemoryRegion *iommu_mr)
a788f227 1807{
1221a474
AK		 1808 IOMMUMemoryRegionClass *imrc = IOMMU_MEMORY_REGION_GET_CLASS(iommu_mr);
1809
1810 if (imrc->get_min_page_size) {
1811 return imrc->get_min_page_size(iommu_mr);
f682e9c2
AK		 1812 }
1813 return TARGET_PAGE_SIZE;
1814}
1815
3df9d748 1816void memory_region_iommu_replay(IOMMUMemoryRegion *iommu_mr, IOMMUNotifier *n)
f682e9c2 1817{
3df9d748 1818 MemoryRegion *mr = MEMORY_REGION(iommu_mr);
1221a474 1819 IOMMUMemoryRegionClass *imrc = IOMMU_MEMORY_REGION_GET_CLASS(iommu_mr);
f682e9c2 1820 hwaddr addr, granularity;
a788f227
DG		 1821 IOMMUTLBEntry iotlb;
1822
faa362e3 1823 /* If the IOMMU has its own replay callback, override */
1221a474
AK		 1824 if (imrc->replay) {
1825 imrc->replay(iommu_mr, n);
faa362e3
PX		 1826 return;
1827 }
1828
3df9d748 1829 granularity = memory_region_iommu_get_min_page_size(iommu_mr);
f682e9c2 1830
a788f227 1831 for (addr = 0; addr < memory_region_size(mr); addr += granularity) {
1221a474 1832 iotlb = imrc->translate(iommu_mr, addr, IOMMU_NONE);
a788f227
DG		 1833 if (iotlb.perm != IOMMU_NONE) {
1834 n->notify(n, &iotlb);
1835 }
1836
1837 /* if (2^64 - MR size) < granularity, it's possible to get an
1838 * infinite loop here. This should catch such a wraparound */
1839 if ((addr + granularity) < addr) {
1840 break;
1841 }
1842 }
1843}
1844
3df9d748 1845void memory_region_iommu_replay_all(IOMMUMemoryRegion *iommu_mr)
de472e4a
PX		 1846{
1847 IOMMUNotifier *notifier;
1848
3df9d748
AK		 1849 IOMMU_NOTIFIER_FOREACH(notifier, iommu_mr) {
1850 memory_region_iommu_replay(iommu_mr, notifier);
de472e4a
PX		 1851 }
1852}
1853
cdb30812
PX		 1854void memory_region_unregister_iommu_notifier(MemoryRegion *mr,
1855 IOMMUNotifier *n)
06866575 1856{
3df9d748
AK		 1857 IOMMUMemoryRegion *iommu_mr;
1858
efcd38c5
JW		 1859 if (mr->alias) {
1860 memory_region_unregister_iommu_notifier(mr->alias, n);
1861 return;
1862 }
cdb30812 1863 QLIST_REMOVE(n, node);
3df9d748
AK		 1864 iommu_mr = IOMMU_MEMORY_REGION(mr);
1865 memory_region_update_iommu_notify_flags(iommu_mr);
06866575
DG		 1866}
1867
bd2bfa4c
PX		 1868void memory_region_notify_one(IOMMUNotifier *notifier,
1869 IOMMUTLBEntry *entry)
06866575 1870{
cdb30812
PX		 1871 IOMMUNotifierFlag request_flags;
1872
bd2bfa4c
PX		 1873 /*
1874 * Skip the notification if the notification does not overlap
1875 * with registered range.
1876 */
b021d1c0 1877 if (notifier->start > entry->iova + entry->addr_mask ||
bd2bfa4c
PX		 1878 notifier->end < entry->iova) {
1879 return;
1880 }
cdb30812 1881
bd2bfa4c 1882 if (entry->perm & IOMMU_RW) {
cdb30812
PX		 1883 request_flags = IOMMU_NOTIFIER_MAP;
1884 } else {
1885 request_flags = IOMMU_NOTIFIER_UNMAP;
1886 }
1887
bd2bfa4c
PX		 1888 if (notifier->notifier_flags & request_flags) {
1889 notifier->notify(notifier, entry);
1890 }
1891}
1892
3df9d748 1893void memory_region_notify_iommu(IOMMUMemoryRegion *iommu_mr,
bd2bfa4c
PX		 1894 IOMMUTLBEntry entry)
1895{
1896 IOMMUNotifier *iommu_notifier;
1897
3df9d748 1898 assert(memory_region_is_iommu(MEMORY_REGION(iommu_mr)));
bd2bfa4c 1899
3df9d748 1900 IOMMU_NOTIFIER_FOREACH(iommu_notifier, iommu_mr) {
bd2bfa4c 1901 memory_region_notify_one(iommu_notifier, &entry);
cdb30812 1902 }
06866575
DG		 1903}
1904
f1334de6
AK		 1905int memory_region_iommu_get_attr(IOMMUMemoryRegion *iommu_mr,
1906 enum IOMMUMemoryRegionAttr attr,
1907 void *data)
1908{
1909 IOMMUMemoryRegionClass *imrc = IOMMU_MEMORY_REGION_GET_CLASS(iommu_mr);
1910
1911 if (!imrc->get_attr) {
1912 return -EINVAL;
1913 }
1914
1915 return imrc->get_attr(iommu_mr, attr, data);
1916}
1917
093bc2cd
AK		 1918void memory_region_set_log(MemoryRegion *mr, bool log, unsigned client)
1919{
5a583347 1920 uint8_t mask = 1 << client;
deb809ed 1921 uint8_t old_logging;
5a583347 1922
dbddac6d 1923 assert(client == DIRTY_MEMORY_VGA);
deb809ed
PB		 1924 old_logging = mr->vga_logging_count;
1925 mr->vga_logging_count += log ? 1 : -1;
1926 if (!!old_logging == !!mr->vga_logging_count) {
1927 return;
1928 }
1929
59023ef4 1930 memory_region_transaction_begin();
5a583347 1931 mr->dirty_log_mask = (mr->dirty_log_mask & ~mask) | (log * mask);
22bde714 1932 memory_region_update_pending |= mr->enabled;
59023ef4 1933 memory_region_transaction_commit();
093bc2cd
AK		 1934}
1935
a8170e5e
AK		 1936bool memory_region_get_dirty(MemoryRegion *mr, hwaddr addr,
1937 hwaddr size, unsigned client)
093bc2cd 1938{
8e41fb63
FZ		 1939 assert(mr->ram_block);
1940 return cpu_physical_memory_get_dirty(memory_region_get_ram_addr(mr) + addr,
1941 size, client);
093bc2cd
AK		 1942}
1943
a8170e5e
AK		 1944void memory_region_set_dirty(MemoryRegion *mr, hwaddr addr,
1945 hwaddr size)
093bc2cd 1946{
8e41fb63
FZ		 1947 assert(mr->ram_block);
1948 cpu_physical_memory_set_dirty_range(memory_region_get_ram_addr(mr) + addr,
1949 size,
58d2707e 1950 memory_region_get_dirty_log_mask(mr));
093bc2cd
AK		 1951}
1952
0fe1eca7 1953static void memory_region_sync_dirty_bitmap(MemoryRegion *mr)
093bc2cd 1954{
0a752eee 1955 MemoryListener *listener;
0d673e36 1956 AddressSpace *as;
0a752eee 1957 FlatView *view;
5a583347
AK		 1958 FlatRange *fr;
1959
0a752eee
PB		 1960 /* If the same address space has multiple log_sync listeners, we
1961 * visit that address space's FlatView multiple times. But because
1962 * log_sync listeners are rare, it's still cheaper than walking each
1963 * address space once.
1964 */
1965 QTAILQ_FOREACH(listener, &memory_listeners, link) {
1966 if (!listener->log_sync) {
1967 continue;
1968 }
1969 as = listener->address_space;
1970 view = address_space_get_flatview(as);
99e86347 1971 FOR_EACH_FLAT_RANGE(fr, view) {
3ebb1817 1972 if (fr->dirty_log_mask && (!mr || fr->mr == mr)) {
16620684 1973 MemoryRegionSection mrs = section_from_flat_range(fr, view);
0a752eee 1974 listener->log_sync(listener, &mrs);
0d673e36 1975 }
5a583347 1976 }
856d7245 1977 flatview_unref(view);
5a583347 1978 }
093bc2cd
AK		 1979}
1980
0fe1eca7
PB		 1981DirtyBitmapSnapshot *memory_region_snapshot_and_clear_dirty(MemoryRegion *mr,
1982 hwaddr addr,
1983 hwaddr size,
1984 unsigned client)
1985{
1986 assert(mr->ram_block);
1987 memory_region_sync_dirty_bitmap(mr);
1988 return cpu_physical_memory_snapshot_and_clear_dirty(
1989 memory_region_get_ram_addr(mr) + addr, size, client);
1990}
1991
1992bool memory_region_snapshot_get_dirty(MemoryRegion *mr, DirtyBitmapSnapshot *snap,
1993 hwaddr addr, hwaddr size)
1994{
1995 assert(mr->ram_block);
1996 return cpu_physical_memory_snapshot_get_dirty(snap,
1997 memory_region_get_ram_addr(mr) + addr, size);
1998}
1999
093bc2cd
AK		 2000void memory_region_set_readonly(MemoryRegion *mr, bool readonly)
2001{
fb1cd6f9 2002 if (mr->readonly != readonly) {
59023ef4 2003 memory_region_transaction_begin();
fb1cd6f9 2004 mr->readonly = readonly;
22bde714 2005 memory_region_update_pending |= mr->enabled;
59023ef4 2006 memory_region_transaction_commit();
fb1cd6f9 2007 }
093bc2cd
AK		 2008}
2009
5f9a5ea1 2010void memory_region_rom_device_set_romd(MemoryRegion *mr, bool romd_mode)
d0a9b5bc 2011{
5f9a5ea1 2012 if (mr->romd_mode != romd_mode) {
59023ef4 2013 memory_region_transaction_begin();
5f9a5ea1 2014 mr->romd_mode = romd_mode;
22bde714 2015 memory_region_update_pending |= mr->enabled;
59023ef4 2016 memory_region_transaction_commit();
d0a9b5bc
AK		 2017 }
2018}
2019
a8170e5e
AK		 2020void memory_region_reset_dirty(MemoryRegion *mr, hwaddr addr,
2021 hwaddr size, unsigned client)
093bc2cd 2022{
8e41fb63
FZ		 2023 assert(mr->ram_block);
2024 cpu_physical_memory_test_and_clear_dirty(
2025 memory_region_get_ram_addr(mr) + addr, size, client);
093bc2cd
AK		 2026}
2027
a35ba7be
PB		 2028int memory_region_get_fd(MemoryRegion *mr)
2029{
4ff87573
PB		 2030 int fd;
2031
2032 rcu_read_lock();
2033 while (mr->alias) {
2034 mr = mr->alias;
a35ba7be 2035 }
4ff87573
PB		 2036 fd = mr->ram_block->fd;
2037 rcu_read_unlock();
a35ba7be 2038
4ff87573
PB		 2039 return fd;
2040}
a35ba7be 2041
093bc2cd
AK		 2042void *memory_region_get_ram_ptr(MemoryRegion *mr)
2043{
49b24afc
PB		 2044 void *ptr;
2045 uint64_t offset = 0;
093bc2cd 2046
49b24afc
PB		 2047 rcu_read_lock();
2048 while (mr->alias) {
2049 offset += mr->alias_offset;
2050 mr = mr->alias;
2051 }
8e41fb63 2052 assert(mr->ram_block);
0878d0e1 2053 ptr = qemu_map_ram_ptr(mr->ram_block, offset);
49b24afc 2054 rcu_read_unlock();
093bc2cd 2055
0878d0e1 2056 return ptr;
093bc2cd
AK		 2057}
2058
07bdaa41
PB		 2059MemoryRegion *memory_region_from_host(void *ptr, ram_addr_t *offset)
2060{
2061 RAMBlock *block;
2062
2063 block = qemu_ram_block_from_host(ptr, false, offset);
2064 if (!block) {
2065 return NULL;
2066 }
2067
2068 return block->mr;
2069}
2070
7ebb2745
FZ		 2071ram_addr_t memory_region_get_ram_addr(MemoryRegion *mr)
2072{
2073 return mr->ram_block ? mr->ram_block->offset : RAM_ADDR_INVALID;
2074}
2075
37d7c084
PB		 2076void memory_region_ram_resize(MemoryRegion *mr, ram_addr_t newsize, Error **errp)
2077{
8e41fb63 2078 assert(mr->ram_block);
37d7c084 2079
fa53a0e5 2080 qemu_ram_resize(mr->ram_block, newsize, errp);
37d7c084
PB		 2081}
2082
0d673e36 2083static void memory_region_update_coalesced_range_as(MemoryRegion *mr, AddressSpace *as)
093bc2cd 2084{
99e86347 2085 FlatView *view;
093bc2cd
AK		 2086 FlatRange *fr;
2087 CoalescedMemoryRange *cmr;
2088 AddrRange tmp;
95d2994a 2089 MemoryRegionSection section;
093bc2cd 2090
856d7245 2091 view = address_space_get_flatview(as);
99e86347 2092 FOR_EACH_FLAT_RANGE(fr, view) {
093bc2cd 2093 if (fr->mr == mr) {
95d2994a 2094 section = (MemoryRegionSection) {
16620684 2095 .fv = view,
95d2994a 2096 .offset_within_address_space = int128_get64(fr->addr.start),
052e87b0 2097 .size = fr->addr.size,
95d2994a
AK		 2098 };
2099
9a54635d 2100 MEMORY_LISTENER_CALL(as, coalesced_mmio_del, Reverse, &section,
95d2994a
AK		 2101 int128_get64(fr->addr.start),
2102 int128_get64(fr->addr.size));
093bc2cd
AK		 2103 QTAILQ_FOREACH(cmr, &mr->coalesced, link) {
2104 tmp = addrrange_shift(cmr->addr,
08dafab4
AK		 2105 int128_sub(fr->addr.start,
2106 int128_make64(fr->offset_in_region)));
093bc2cd
AK		 2107 if (!addrrange_intersects(tmp, fr->addr)) {
2108 continue;
2109 }
2110 tmp = addrrange_intersection(tmp, fr->addr);
9a54635d 2111 MEMORY_LISTENER_CALL(as, coalesced_mmio_add, Forward, &section,
95d2994a
AK		 2112 int128_get64(tmp.start),
2113 int128_get64(tmp.size));
093bc2cd
AK		 2114 }
2115 }
2116 }
856d7245 2117 flatview_unref(view);
093bc2cd
AK		 2118}
2119
0d673e36
AK		 2120static void memory_region_update_coalesced_range(MemoryRegion *mr)
2121{
2122 AddressSpace *as;
2123
2124 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
2125 memory_region_update_coalesced_range_as(mr, as);
2126 }
2127}
2128
093bc2cd
AK		 2129void memory_region_set_coalescing(MemoryRegion *mr)
2130{
2131 memory_region_clear_coalescing(mr);
08dafab4 2132 memory_region_add_coalescing(mr, 0, int128_get64(mr->size));
093bc2cd
AK		 2133}
2134
2135void memory_region_add_coalescing(MemoryRegion *mr,
a8170e5e 2136 hwaddr offset,
093bc2cd
AK		 2137 uint64_t size)
2138{
7267c094 2139 CoalescedMemoryRange *cmr = g_malloc(sizeof(*cmr));
093bc2cd 2140
08dafab4 2141 cmr->addr = addrrange_make(int128_make64(offset), int128_make64(size));
093bc2cd
AK		 2142 QTAILQ_INSERT_TAIL(&mr->coalesced, cmr, link);
2143 memory_region_update_coalesced_range(mr);
d410515e 2144 memory_region_set_flush_coalesced(mr);
093bc2cd
AK		 2145}
2146
2147void memory_region_clear_coalescing(MemoryRegion *mr)
2148{
2149 CoalescedMemoryRange *cmr;
ab5b3db5 2150 bool updated = false;
093bc2cd 2151
d410515e
JK		 2152 qemu_flush_coalesced_mmio_buffer();
2153 mr->flush_coalesced_mmio = false;
2154
093bc2cd
AK		 2155 while (!QTAILQ_EMPTY(&mr->coalesced)) {
2156 cmr = QTAILQ_FIRST(&mr->coalesced);
2157 QTAILQ_REMOVE(&mr->coalesced, cmr, link);
7267c094 2158 g_free(cmr);
ab5b3db5
FZ		 2159 updated = true;
2160 }
2161
2162 if (updated) {
2163 memory_region_update_coalesced_range(mr);
093bc2cd 2164 }
093bc2cd
AK		 2165}
2166
d410515e
JK		 2167void memory_region_set_flush_coalesced(MemoryRegion *mr)
2168{
2169 mr->flush_coalesced_mmio = true;
2170}
2171
2172void memory_region_clear_flush_coalesced(MemoryRegion *mr)
2173{
2174 qemu_flush_coalesced_mmio_buffer();
2175 if (QTAILQ_EMPTY(&mr->coalesced)) {
2176 mr->flush_coalesced_mmio = false;
2177 }
2178}
2179
196ea131
JK		 2180void memory_region_clear_global_locking(MemoryRegion *mr)
2181{
2182 mr->global_locking = false;
2183}
2184
8c56c1a5
PF		 2185static bool userspace_eventfd_warning;
2186
3e9d69e7 2187void memory_region_add_eventfd(MemoryRegion *mr,
a8170e5e 2188 hwaddr addr,
3e9d69e7
AK		 2189 unsigned size,
2190 bool match_data,
2191 uint64_t data,
753d5e14 2192 EventNotifier *e)
3e9d69e7
AK		 2193{
2194 MemoryRegionIoeventfd mrfd = {
08dafab4
AK		 2195 .addr.start = int128_make64(addr),
2196 .addr.size = int128_make64(size),
3e9d69e7
AK		 2197 .match_data = match_data,
2198 .data = data,
753d5e14 2199 .e = e,
3e9d69e7
AK		 2200 };
2201 unsigned i;
2202
8c56c1a5
PF		 2203 if (kvm_enabled() && (!(kvm_eventfds_enabled() ||
2204 userspace_eventfd_warning))) {
2205 userspace_eventfd_warning = true;
2206 error_report("Using eventfd without MMIO binding in KVM. "
2207 "Suboptimal performance expected");
2208 }
2209
b8aecea2
JW		 2210 if (size) {
2211 adjust_endianness(mr, &mrfd.data, size);
2212 }
59023ef4 2213 memory_region_transaction_begin();
3e9d69e7 2214 for (i = 0; i < mr->ioeventfd_nb; ++i) {
73bb753d 2215 if (memory_region_ioeventfd_before(&mrfd, &mr->ioeventfds[i])) {
3e9d69e7
AK		 2216 break;
2217 }
2218 }
2219 ++mr->ioeventfd_nb;
7267c094 2220 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7
AK		 2221 sizeof(*mr->ioeventfds) * mr->ioeventfd_nb);
2222 memmove(&mr->ioeventfds[i+1], &mr->ioeventfds[i],
2223 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb-1 - i));
2224 mr->ioeventfds[i] = mrfd;
4dc56152 2225 ioeventfd_update_pending |= mr->enabled;
59023ef4 2226 memory_region_transaction_commit();
3e9d69e7
AK		 2227}
2228
2229void memory_region_del_eventfd(MemoryRegion *mr,
a8170e5e 2230 hwaddr addr,
3e9d69e7
AK		 2231 unsigned size,
2232 bool match_data,
2233 uint64_t data,
753d5e14 2234 EventNotifier *e)
3e9d69e7
AK		 2235{
2236 MemoryRegionIoeventfd mrfd = {
08dafab4
AK		 2237 .addr.start = int128_make64(addr),
2238 .addr.size = int128_make64(size),
3e9d69e7
AK		 2239 .match_data = match_data,
2240 .data = data,
753d5e14 2241 .e = e,
3e9d69e7
AK		 2242 };
2243 unsigned i;
2244
b8aecea2
JW		 2245 if (size) {
2246 adjust_endianness(mr, &mrfd.data, size);
2247 }
59023ef4 2248 memory_region_transaction_begin();
3e9d69e7 2249 for (i = 0; i < mr->ioeventfd_nb; ++i) {
73bb753d 2250 if (memory_region_ioeventfd_equal(&mrfd, &mr->ioeventfds[i])) {
3e9d69e7
AK		 2251 break;
2252 }
2253 }
2254 assert(i != mr->ioeventfd_nb);
2255 memmove(&mr->ioeventfds[i], &mr->ioeventfds[i+1],
2256 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb - (i+1)));
2257 --mr->ioeventfd_nb;
7267c094 2258 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7 2259 sizeof(*mr->ioeventfds)*mr->ioeventfd_nb + 1);
4dc56152 2260 ioeventfd_update_pending |= mr->enabled;
59023ef4 2261 memory_region_transaction_commit();
3e9d69e7
AK		 2262}
2263
feca4ac1 2264static void memory_region_update_container_subregions(MemoryRegion *subregion)
093bc2cd 2265{
feca4ac1 2266 MemoryRegion *mr = subregion->container;
093bc2cd
AK		 2267 MemoryRegion *other;
2268
59023ef4
JK		 2269 memory_region_transaction_begin();
2270
dfde4e6e 2271 memory_region_ref(subregion);
093bc2cd
AK		 2272 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
2273 if (subregion->priority >= other->priority) {
2274 QTAILQ_INSERT_BEFORE(other, subregion, subregions_link);
2275 goto done;
2276 }
2277 }
2278 QTAILQ_INSERT_TAIL(&mr->subregions, subregion, subregions_link);
2279done:
22bde714 2280 memory_region_update_pending |= mr->enabled && subregion->enabled;
59023ef4 2281 memory_region_transaction_commit();
093bc2cd
AK		 2282}
2283
0598701a
PC		 2284static void memory_region_add_subregion_common(MemoryRegion *mr,
2285 hwaddr offset,
2286 MemoryRegion *subregion)
2287{
feca4ac1
PB		 2288 assert(!subregion->container);
2289 subregion->container = mr;
0598701a 2290 subregion->addr = offset;
feca4ac1 2291 memory_region_update_container_subregions(subregion);
0598701a 2292}
093bc2cd
AK		 2293
2294void memory_region_add_subregion(MemoryRegion *mr,
a8170e5e 2295 hwaddr offset,
093bc2cd
AK		 2296 MemoryRegion *subregion)
2297{
093bc2cd
AK		 2298 subregion->priority = 0;
2299 memory_region_add_subregion_common(mr, offset, subregion);
2300}
2301
2302void memory_region_add_subregion_overlap(MemoryRegion *mr,
a8170e5e 2303 hwaddr offset,
093bc2cd 2304 MemoryRegion *subregion,
a1ff8ae0 2305 int priority)
093bc2cd 2306{
093bc2cd
AK		 2307 subregion->priority = priority;
2308 memory_region_add_subregion_common(mr, offset, subregion);
2309}
2310
2311void memory_region_del_subregion(MemoryRegion *mr,
2312 MemoryRegion *subregion)
2313{
59023ef4 2314 memory_region_transaction_begin();
feca4ac1
PB		 2315 assert(subregion->container == mr);
2316 subregion->container = NULL;
093bc2cd 2317 QTAILQ_REMOVE(&mr->subregions, subregion, subregions_link);
dfde4e6e 2318 memory_region_unref(subregion);
22bde714 2319 memory_region_update_pending |= mr->enabled && subregion->enabled;
59023ef4 2320 memory_region_transaction_commit();
6bba19ba
AK		 2321}
2322
2323void memory_region_set_enabled(MemoryRegion *mr, bool enabled)
2324{
2325 if (enabled == mr->enabled) {
2326 return;
2327 }
59023ef4 2328 memory_region_transaction_begin();
6bba19ba 2329 mr->enabled = enabled;
22bde714 2330 memory_region_update_pending = true;
59023ef4 2331 memory_region_transaction_commit();
093bc2cd 2332}
1c0ffa58 2333
e7af4c67
MT		 2334void memory_region_set_size(MemoryRegion *mr, uint64_t size)
2335{
2336 Int128 s = int128_make64(size);
2337
2338 if (size == UINT64_MAX) {
2339 s = int128_2_64();
2340 }
2341 if (int128_eq(s, mr->size)) {
2342 return;
2343 }
2344 memory_region_transaction_begin();
2345 mr->size = s;
2346 memory_region_update_pending = true;
2347 memory_region_transaction_commit();
2348}
2349
67891b8a 2350static void memory_region_readd_subregion(MemoryRegion *mr)
2282e1af 2351{
feca4ac1 2352 MemoryRegion *container = mr->container;
2282e1af 2353
feca4ac1 2354 if (container) {
67891b8a
PC		 2355 memory_region_transaction_begin();
2356 memory_region_ref(mr);
feca4ac1
PB		 2357 memory_region_del_subregion(container, mr);
2358 mr->container = container;
2359 memory_region_update_container_subregions(mr);
67891b8a
PC		 2360 memory_region_unref(mr);
2361 memory_region_transaction_commit();
2282e1af 2362 }
67891b8a 2363}
2282e1af 2364
67891b8a
PC		 2365void memory_region_set_address(MemoryRegion *mr, hwaddr addr)
2366{
2367 if (addr != mr->addr) {
2368 mr->addr = addr;
2369 memory_region_readd_subregion(mr);
2370 }
2282e1af
AK		 2371}
2372
a8170e5e 2373void memory_region_set_alias_offset(MemoryRegion *mr, hwaddr offset)
4703359e 2374{
4703359e 2375 assert(mr->alias);
4703359e 2376
59023ef4 2377 if (offset == mr->alias_offset) {
4703359e
AK		 2378 return;
2379 }
2380
59023ef4
JK		 2381 memory_region_transaction_begin();
2382 mr->alias_offset = offset;
22bde714 2383 memory_region_update_pending |= mr->enabled;
59023ef4 2384 memory_region_transaction_commit();
4703359e
AK		 2385}
2386
a2b257d6
IM		 2387uint64_t memory_region_get_alignment(const MemoryRegion *mr)
2388{
2389 return mr->align;
2390}
2391
e2177955
AK		 2392static int cmp_flatrange_addr(const void *addr_, const void *fr_)
2393{
2394 const AddrRange *addr = addr_;
2395 const FlatRange *fr = fr_;
2396
2397 if (int128_le(addrrange_end(*addr), fr->addr.start)) {
2398 return -1;
2399 } else if (int128_ge(addr->start, addrrange_end(fr->addr))) {
2400 return 1;
2401 }
2402 return 0;
2403}
2404
99e86347 2405static FlatRange *flatview_lookup(FlatView *view, AddrRange addr)
e2177955 2406{
99e86347 2407 return bsearch(&addr, view->ranges, view->nr,
e2177955
AK		 2408 sizeof(FlatRange), cmp_flatrange_addr);
2409}
2410
eed2bacf
IM		 2411bool memory_region_is_mapped(MemoryRegion *mr)
2412{
2413 return mr->container ? true : false;
2414}
2415
c6742b14
PB		 2416/* Same as memory_region_find, but it does not add a reference to the
2417 * returned region. It must be called from an RCU critical section.
2418 */
2419static MemoryRegionSection memory_region_find_rcu(MemoryRegion *mr,
2420 hwaddr addr, uint64_t size)
e2177955 2421{
052e87b0 2422 MemoryRegionSection ret = { .mr = NULL };
73034e9e
PB		 2423 MemoryRegion *root;
2424 AddressSpace *as;
2425 AddrRange range;
99e86347 2426 FlatView *view;
73034e9e
PB		 2427 FlatRange *fr;
2428
2429 addr += mr->addr;
feca4ac1
PB		 2430 for (root = mr; root->container; ) {
2431 root = root->container;
73034e9e
PB		 2432 addr += root->addr;
2433 }
e2177955 2434
73034e9e 2435 as = memory_region_to_address_space(root);
eed2bacf
IM		 2436 if (!as) {
2437 return ret;
2438 }
73034e9e 2439 range = addrrange_make(int128_make64(addr), int128_make64(size));
99e86347 2440
16620684 2441 view = address_space_to_flatview(as);
99e86347 2442 fr = flatview_lookup(view, range);
e2177955 2443 if (!fr) {
c6742b14 2444 return ret;
e2177955
AK		 2445 }
2446
99e86347 2447 while (fr > view->ranges && addrrange_intersects(fr[-1].addr, range)) {
e2177955
AK		 2448 --fr;
2449 }
2450
2451 ret.mr = fr->mr;
16620684 2452 ret.fv = view;
e2177955
AK		 2453 range = addrrange_intersection(range, fr->addr);
2454 ret.offset_within_region = fr->offset_in_region;
2455 ret.offset_within_region += int128_get64(int128_sub(range.start,
2456 fr->addr.start));
052e87b0 2457 ret.size = range.size;
e2177955 2458 ret.offset_within_address_space = int128_get64(range.start);
7a8499e8 2459 ret.readonly = fr->readonly;
c6742b14
PB		 2460 return ret;
2461}
2462
2463MemoryRegionSection memory_region_find(MemoryRegion *mr,
2464 hwaddr addr, uint64_t size)
2465{
2466 MemoryRegionSection ret;
2467 rcu_read_lock();
2468 ret = memory_region_find_rcu(mr, addr, size);
2469 if (ret.mr) {
2470 memory_region_ref(ret.mr);
2471 }
2b647668 2472 rcu_read_unlock();
e2177955
AK		 2473 return ret;
2474}
2475
c6742b14
PB		 2476bool memory_region_present(MemoryRegion *container, hwaddr addr)
2477{
2478 MemoryRegion *mr;
2479
2480 rcu_read_lock();
2481 mr = memory_region_find_rcu(container, addr, 1).mr;
2482 rcu_read_unlock();
2483 return mr && mr != container;
2484}
2485
9c1f8f44 2486void memory_global_dirty_log_sync(void)
86e775c6 2487{
3ebb1817 2488 memory_region_sync_dirty_bitmap(NULL);
7664e80c
AK		 2489}
2490
19310760
JZ		 2491static VMChangeStateEntry *vmstate_change;
2492
7664e80c
AK		 2493void memory_global_dirty_log_start(void)
2494{
19310760
JZ		 2495 if (vmstate_change) {
2496 qemu_del_vm_change_state_handler(vmstate_change);
2497 vmstate_change = NULL;
2498 }
2499
7664e80c 2500 global_dirty_log = true;
6f6a5ef3 2501
7376e582 2502 MEMORY_LISTENER_CALL_GLOBAL(log_global_start, Forward);
6f6a5ef3
PB		 2503
2504 /* Refresh DIRTY_LOG_MIGRATION bit. */
2505 memory_region_transaction_begin();
2506 memory_region_update_pending = true;
2507 memory_region_transaction_commit();
7664e80c
AK		 2508}
2509
19310760 2510static void memory_global_dirty_log_do_stop(void)
7664e80c 2511{
7664e80c 2512 global_dirty_log = false;
6f6a5ef3
PB		 2513
2514 /* Refresh DIRTY_LOG_MIGRATION bit. */
2515 memory_region_transaction_begin();
2516 memory_region_update_pending = true;
2517 memory_region_transaction_commit();
2518
7376e582 2519 MEMORY_LISTENER_CALL_GLOBAL(log_global_stop, Reverse);
7664e80c
AK		 2520}
2521
19310760
JZ		 2522static void memory_vm_change_state_handler(void *opaque, int running,
2523 RunState state)
2524{
2525 if (running) {
2526 memory_global_dirty_log_do_stop();
2527
2528 if (vmstate_change) {
2529 qemu_del_vm_change_state_handler(vmstate_change);
2530 vmstate_change = NULL;
2531 }
2532 }
2533}
2534
2535void memory_global_dirty_log_stop(void)
2536{
2537 if (!runstate_is_running()) {
2538 if (vmstate_change) {
2539 return;
2540 }
2541 vmstate_change = qemu_add_vm_change_state_handler(
2542 memory_vm_change_state_handler, NULL);
2543 return;
2544 }
2545
2546 memory_global_dirty_log_do_stop();
2547}
2548
7664e80c
AK		 2549static void listener_add_address_space(MemoryListener *listener,
2550 AddressSpace *as)
2551{
99e86347 2552 FlatView *view;
7664e80c
AK		 2553 FlatRange *fr;
2554
680a4783
PB		 2555 if (listener->begin) {
2556 listener->begin(listener);
2557 }
7664e80c 2558 if (global_dirty_log) {
975aefe0
AK		 2559 if (listener->log_global_start) {
2560 listener->log_global_start(listener);
2561 }
7664e80c 2562 }
975aefe0 2563
856d7245 2564 view = address_space_get_flatview(as);
99e86347 2565 FOR_EACH_FLAT_RANGE(fr, view) {
279836f8
DH		 2566 MemoryRegionSection section = section_from_flat_range(fr, view);
2567
975aefe0
AK		 2568 if (listener->region_add) {
2569 listener->region_add(listener, &section);
2570 }
ae990e6c
DH		 2571 if (fr->dirty_log_mask && listener->log_start) {
2572 listener->log_start(listener, &section, 0, fr->dirty_log_mask);
2573 }
7664e80c 2574 }
680a4783
PB		 2575 if (listener->commit) {
2576 listener->commit(listener);
2577 }
856d7245 2578 flatview_unref(view);
7664e80c
AK		 2579}
2580
d25836ca
PX		 2581static void listener_del_address_space(MemoryListener *listener,
2582 AddressSpace *as)
2583{
2584 FlatView *view;
2585 FlatRange *fr;
2586
2587 if (listener->begin) {
2588 listener->begin(listener);
2589 }
2590 view = address_space_get_flatview(as);
2591 FOR_EACH_FLAT_RANGE(fr, view) {
2592 MemoryRegionSection section = section_from_flat_range(fr, view);
2593
2594 if (fr->dirty_log_mask && listener->log_stop) {
2595 listener->log_stop(listener, &section, fr->dirty_log_mask, 0);
2596 }
2597 if (listener->region_del) {
2598 listener->region_del(listener, &section);
2599 }
2600 }
2601 if (listener->commit) {
2602 listener->commit(listener);
2603 }
2604 flatview_unref(view);
2605}
2606
d45fa784 2607void memory_listener_register(MemoryListener *listener, AddressSpace *as)
7664e80c 2608{
72e22d2f
AK		 2609 MemoryListener *other = NULL;
2610
d45fa784 2611 listener->address_space = as;
72e22d2f
AK		 2612 if (QTAILQ_EMPTY(&memory_listeners)
2613 || listener->priority >= QTAILQ_LAST(&memory_listeners,
2614 memory_listeners)->priority) {
2615 QTAILQ_INSERT_TAIL(&memory_listeners, listener, link);
2616 } else {
2617 QTAILQ_FOREACH(other, &memory_listeners, link) {
2618 if (listener->priority < other->priority) {
2619 break;
2620 }
2621 }
2622 QTAILQ_INSERT_BEFORE(other, listener, link);
2623 }
0d673e36 2624
9a54635d
PB		 2625 if (QTAILQ_EMPTY(&as->listeners)
2626 || listener->priority >= QTAILQ_LAST(&as->listeners,
2627 memory_listeners)->priority) {
2628 QTAILQ_INSERT_TAIL(&as->listeners, listener, link_as);
2629 } else {
2630 QTAILQ_FOREACH(other, &as->listeners, link_as) {
2631 if (listener->priority < other->priority) {
2632 break;
2633 }
2634 }
2635 QTAILQ_INSERT_BEFORE(other, listener, link_as);
2636 }
2637
d45fa784 2638 listener_add_address_space(listener, as);
7664e80c
AK		 2639}
2640
2641void memory_listener_unregister(MemoryListener *listener)
2642{
1d8280c1
PB		 2643 if (!listener->address_space) {
2644 return;
2645 }
2646
d25836ca 2647 listener_del_address_space(listener, listener->address_space);
72e22d2f 2648 QTAILQ_REMOVE(&memory_listeners, listener, link);
9a54635d 2649 QTAILQ_REMOVE(&listener->address_space->listeners, listener, link_as);
1d8280c1 2650 listener->address_space = NULL;
86e775c6 2651}
e2177955 2652
c9356746
FK		 2653bool memory_region_request_mmio_ptr(MemoryRegion *mr, hwaddr addr)
2654{
2655 void *host;
2656 unsigned size = 0;
2657 unsigned offset = 0;
2658 Object *new_interface;
2659
2660 if (!mr || !mr->ops->request_ptr) {
2661 return false;
2662 }
2663
2664 /*
2665 * Avoid an update if the request_ptr call
2666 * memory_region_invalidate_mmio_ptr which seems to be likely when we use
2667 * a cache.
2668 */
2669 memory_region_transaction_begin();
2670
2671 host = mr->ops->request_ptr(mr->opaque, addr - mr->addr, &size, &offset);
2672
2673 if (!host || !size) {
2674 memory_region_transaction_commit();
2675 return false;
2676 }
2677
2678 new_interface = object_new("mmio_interface");
2679 qdev_prop_set_uint64(DEVICE(new_interface), "start", offset);
2680 qdev_prop_set_uint64(DEVICE(new_interface), "end", offset + size - 1);
2681 qdev_prop_set_bit(DEVICE(new_interface), "ro", true);
2682 qdev_prop_set_ptr(DEVICE(new_interface), "host_ptr", host);
2683 qdev_prop_set_ptr(DEVICE(new_interface), "subregion", mr);
2684 object_property_set_bool(OBJECT(new_interface), true, "realized", NULL);
2685
2686 memory_region_transaction_commit();
2687 return true;
2688}
2689
2690typedef struct MMIOPtrInvalidate {
2691 MemoryRegion *mr;
2692 hwaddr offset;
2693 unsigned size;
2694 int busy;
2695 int allocated;
2696} MMIOPtrInvalidate;
2697
2698#define MAX_MMIO_INVALIDATE 10
2699static MMIOPtrInvalidate mmio_ptr_invalidate_list[MAX_MMIO_INVALIDATE];
2700
2701static void memory_region_do_invalidate_mmio_ptr(CPUState *cpu,
2702 run_on_cpu_data data)
2703{
2704 MMIOPtrInvalidate *invalidate_data = (MMIOPtrInvalidate *)data.host_ptr;
2705 MemoryRegion *mr = invalidate_data->mr;
2706 hwaddr offset = invalidate_data->offset;
2707 unsigned size = invalidate_data->size;
2708 MemoryRegionSection section = memory_region_find(mr, offset, size);
2709
2710 qemu_mutex_lock_iothread();
2711
2712 /* Reset dirty so this doesn't happen later. */
2713 cpu_physical_memory_test_and_clear_dirty(offset, size, 1);
2714
2715 if (section.mr != mr) {
2716 /* memory_region_find add a ref on section.mr */
2717 memory_region_unref(section.mr);
2718 if (MMIO_INTERFACE(section.mr->owner)) {
2719 /* We found the interface just drop it. */
2720 object_property_set_bool(section.mr->owner, false, "realized",
2721 NULL);
2722 object_unref(section.mr->owner);
2723 object_unparent(section.mr->owner);
2724 }
2725 }
2726
2727 qemu_mutex_unlock_iothread();
2728
2729 if (invalidate_data->allocated) {
2730 g_free(invalidate_data);
2731 } else {
2732 invalidate_data->busy = 0;
2733 }
2734}
2735
2736void memory_region_invalidate_mmio_ptr(MemoryRegion *mr, hwaddr offset,
2737 unsigned size)
2738{
2739 size_t i;
2740 MMIOPtrInvalidate *invalidate_data = NULL;
2741
2742 for (i = 0; i < MAX_MMIO_INVALIDATE; i++) {
2743 if (atomic_cmpxchg(&(mmio_ptr_invalidate_list[i].busy), 0, 1) == 0) {
2744 invalidate_data = &mmio_ptr_invalidate_list[i];
2745 break;
2746 }
2747 }
2748
2749 if (!invalidate_data) {
2750 invalidate_data = g_malloc0(sizeof(MMIOPtrInvalidate));
2751 invalidate_data->allocated = 1;
2752 }
2753
2754 invalidate_data->mr = mr;
2755 invalidate_data->offset = offset;
2756 invalidate_data->size = size;
2757
2758 async_safe_run_on_cpu(first_cpu, memory_region_do_invalidate_mmio_ptr,
2759 RUN_ON_CPU_HOST_PTR(invalidate_data));
2760}
2761
7dca8043 2762void address_space_init(AddressSpace *as, MemoryRegion *root, const char *name)
1c0ffa58 2763{
ac95190e 2764 memory_region_ref(root);
8786db7c 2765 as->root = root;
67ace39b 2766 as->current_map = NULL;
4c19eb72
AK		 2767 as->ioeventfd_nb = 0;
2768 as->ioeventfds = NULL;
9a54635d 2769 QTAILQ_INIT(&as->listeners);
0d673e36 2770 QTAILQ_INSERT_TAIL(&address_spaces, as, address_spaces_link);
7dca8043 2771 as->name = g_strdup(name ? name : "anonymous");
202fc01b
AK		 2772 address_space_update_topology(as);
2773 address_space_update_ioeventfds(as);
1c0ffa58 2774}
658b2224 2775
374f2981 2776static void do_address_space_destroy(AddressSpace *as)
83f3c251 2777{
9a54635d 2778 assert(QTAILQ_EMPTY(&as->listeners));
078c44f4 2779
856d7245 2780 flatview_unref(as->current_map);
7dca8043 2781 g_free(as->name);
4c19eb72 2782 g_free(as->ioeventfds);
ac95190e 2783 memory_region_unref(as->root);
83f3c251
AK		 2784}
2785
374f2981
PB		 2786void address_space_destroy(AddressSpace *as)
2787{
ac95190e
PB		 2788 MemoryRegion *root = as->root;
2789
374f2981
PB		 2790 /* Flush out anything from MemoryListeners listening in on this */
2791 memory_region_transaction_begin();
2792 as->root = NULL;
2793 memory_region_transaction_commit();
2794 QTAILQ_REMOVE(&address_spaces, as, address_spaces_link);
2795
2796 /* At this point, as->dispatch and as->current_map are dummy
2797 * entries that the guest should never use. Wait for the old
2798 * values to expire before freeing the data.
2799 */
ac95190e 2800 as->root = root;
374f2981
PB		 2801 call_rcu(as, do_address_space_destroy, rcu);
2802}
2803
4e831901
PX		 2804static const char *memory_region_type(MemoryRegion *mr)
2805{
2806 if (memory_region_is_ram_device(mr)) {
2807 return "ramd";
2808 } else if (memory_region_is_romd(mr)) {
2809 return "romd";
2810 } else if (memory_region_is_rom(mr)) {
2811 return "rom";
2812 } else if (memory_region_is_ram(mr)) {
2813 return "ram";
2814 } else {
2815 return "i/o";
2816 }
2817}
2818
314e2987
BS		 2819typedef struct MemoryRegionList MemoryRegionList;
2820
2821struct MemoryRegionList {
2822 const MemoryRegion *mr;
a16878d2 2823 QTAILQ_ENTRY(MemoryRegionList) mrqueue;
314e2987
BS		 2824};
2825
a16878d2 2826typedef QTAILQ_HEAD(mrqueue, MemoryRegionList) MemoryRegionListHead;
314e2987 2827
4e831901
PX		 2828#define MR_SIZE(size) (int128_nz(size) ? (hwaddr)int128_get64( \
2829 int128_sub((size), int128_one())) : 0)
2830#define MTREE_INDENT " "
2831
314e2987
BS		 2832static void mtree_print_mr(fprintf_function mon_printf, void *f,
2833 const MemoryRegion *mr, unsigned int level,
a8170e5e 2834 hwaddr base,
9479c57a 2835 MemoryRegionListHead *alias_print_queue)
314e2987 2836{
9479c57a
JK		 2837 MemoryRegionList *new_ml, *ml, *next_ml;
2838 MemoryRegionListHead submr_print_queue;
314e2987
BS		 2839 const MemoryRegion *submr;
2840 unsigned int i;
b31f8412 2841 hwaddr cur_start, cur_end;
314e2987 2842
f8a9f720 2843 if (!mr) {
314e2987
BS		 2844 return;
2845 }
2846
2847 for (i = 0; i < level; i++) {
4e831901 2848 mon_printf(f, MTREE_INDENT);
314e2987
BS		 2849 }
2850
b31f8412
PX		 2851 cur_start = base + mr->addr;
2852 cur_end = cur_start + MR_SIZE(mr->size);
2853
2854 /*
2855 * Try to detect overflow of memory region. This should never
2856 * happen normally. When it happens, we dump something to warn the
2857 * user who is observing this.
2858 */
2859 if (cur_start < base || cur_end < cur_start) {
2860 mon_printf(f, "[DETECTED OVERFLOW!] ");
2861 }
2862
314e2987
BS		 2863 if (mr->alias) {
2864 MemoryRegionList *ml;
2865 bool found = false;
2866
2867 /* check if the alias is already in the queue */
a16878d2 2868 QTAILQ_FOREACH(ml, alias_print_queue, mrqueue) {
f54bb15f 2869 if (ml->mr == mr->alias) {
314e2987
BS		 2870 found = true;
2871 }
2872 }
2873
2874 if (!found) {
2875 ml = g_new(MemoryRegionList, 1);
2876 ml->mr = mr->alias;
a16878d2 2877 QTAILQ_INSERT_TAIL(alias_print_queue, ml, mrqueue);
314e2987 2878 }
4896d74b 2879 mon_printf(f, TARGET_FMT_plx "-" TARGET_FMT_plx
4e831901 2880 " (prio %d, %s): alias %s @%s " TARGET_FMT_plx
f8a9f720 2881 "-" TARGET_FMT_plx "%s\n",
b31f8412 2882 cur_start, cur_end,
4b474ba7 2883 mr->priority,
4e831901 2884 memory_region_type((MemoryRegion *)mr),
3fb18b4d
PC		 2885 memory_region_name(mr),
2886 memory_region_name(mr->alias),
314e2987 2887 mr->alias_offset,
4e831901 2888 mr->alias_offset + MR_SIZE(mr->size),
f8a9f720 2889 mr->enabled ? "" : " [disabled]");
314e2987 2890 } else {
4896d74b 2891 mon_printf(f,
4e831901 2892 TARGET_FMT_plx "-" TARGET_FMT_plx " (prio %d, %s): %s%s\n",
b31f8412 2893 cur_start, cur_end,
4b474ba7 2894 mr->priority,
4e831901 2895 memory_region_type((MemoryRegion *)mr),
f8a9f720
GH		 2896 memory_region_name(mr),
2897 mr->enabled ? "" : " [disabled]");
314e2987 2898 }
9479c57a
JK		 2899
2900 QTAILQ_INIT(&submr_print_queue);
2901
314e2987 2902 QTAILQ_FOREACH(submr, &mr->subregions, subregions_link) {
9479c57a
JK		 2903 new_ml = g_new(MemoryRegionList, 1);
2904 new_ml->mr = submr;
a16878d2 2905 QTAILQ_FOREACH(ml, &submr_print_queue, mrqueue) {
9479c57a
JK		 2906 if (new_ml->mr->addr < ml->mr->addr ||
2907 (new_ml->mr->addr == ml->mr->addr &&
2908 new_ml->mr->priority > ml->mr->priority)) {
a16878d2 2909 QTAILQ_INSERT_BEFORE(ml, new_ml, mrqueue);
9479c57a
JK		 2910 new_ml = NULL;
2911 break;
2912 }
2913 }
2914 if (new_ml) {
a16878d2 2915 QTAILQ_INSERT_TAIL(&submr_print_queue, new_ml, mrqueue);
9479c57a
JK		 2916 }
2917 }
2918
a16878d2 2919 QTAILQ_FOREACH(ml, &submr_print_queue, mrqueue) {
b31f8412 2920 mtree_print_mr(mon_printf, f, ml->mr, level + 1, cur_start,
9479c57a
JK		 2921 alias_print_queue);
2922 }
2923
a16878d2 2924 QTAILQ_FOREACH_SAFE(ml, &submr_print_queue, mrqueue, next_ml) {
9479c57a 2925 g_free(ml);
314e2987
BS		 2926 }
2927}
2928
5e8fd947
AK		 2929struct FlatViewInfo {
2930 fprintf_function mon_printf;
2931 void *f;
2932 int counter;
2933 bool dispatch_tree;
2934};
2935
2936static void mtree_print_flatview(gpointer key, gpointer value,
2937 gpointer user_data)
57bb40c9 2938{
5e8fd947
AK		 2939 FlatView *view = key;
2940 GArray *fv_address_spaces = value;
2941 struct FlatViewInfo *fvi = user_data;
2942 fprintf_function p = fvi->mon_printf;
2943 void *f = fvi->f;
57bb40c9
PX		 2944 FlatRange *range = &view->ranges[0];
2945 MemoryRegion *mr;
2946 int n = view->nr;
5e8fd947
AK		 2947 int i;
2948 AddressSpace *as;
2949
2950 p(f, "FlatView #%d\n", fvi->counter);
2951 ++fvi->counter;
2952
2953 for (i = 0; i < fv_address_spaces->len; ++i) {
2954 as = g_array_index(fv_address_spaces, AddressSpace*, i);
2955 p(f, " AS \"%s\", root: %s", as->name, memory_region_name(as->root));
2956 if (as->root->alias) {
2957 p(f, ", alias %s", memory_region_name(as->root->alias));
2958 }
2959 p(f, "\n");
2960 }
2961
2962 p(f, " Root memory region: %s\n",
2963 view->root ? memory_region_name(view->root) : "(none)");
57bb40c9
PX		 2964
2965 if (n <= 0) {
5e8fd947 2966 p(f, MTREE_INDENT "No rendered FlatView\n\n");
57bb40c9
PX		 2967 return;
2968 }
2969
2970 while (n--) {
2971 mr = range->mr;
377a07aa
PB		 2972 if (range->offset_in_region) {
2973 p(f, MTREE_INDENT TARGET_FMT_plx "-"
2974 TARGET_FMT_plx " (prio %d, %s): %s @" TARGET_FMT_plx "\n",
2975 int128_get64(range->addr.start),
2976 int128_get64(range->addr.start) + MR_SIZE(range->addr.size),
2977 mr->priority,
2978 range->readonly ? "rom" : memory_region_type(mr),
2979 memory_region_name(mr),
2980 range->offset_in_region);
2981 } else {
2982 p(f, MTREE_INDENT TARGET_FMT_plx "-"
2983 TARGET_FMT_plx " (prio %d, %s): %s\n",
2984 int128_get64(range->addr.start),
2985 int128_get64(range->addr.start) + MR_SIZE(range->addr.size),
2986 mr->priority,
2987 range->readonly ? "rom" : memory_region_type(mr),
2988 memory_region_name(mr));
2989 }
57bb40c9
PX		 2990 range++;
2991 }
2992
5e8fd947
AK		 2993#if !defined(CONFIG_USER_ONLY)
2994 if (fvi->dispatch_tree && view->root) {
2995 mtree_print_dispatch(p, f, view->dispatch, view->root);
2996 }
2997#endif
2998
2999 p(f, "\n");
3000}
3001
3002static gboolean mtree_info_flatview_free(gpointer key, gpointer value,
3003 gpointer user_data)
3004{
3005 FlatView *view = key;
3006 GArray *fv_address_spaces = value;
3007
3008 g_array_unref(fv_address_spaces);
57bb40c9 3009 flatview_unref(view);
5e8fd947
AK		 3010
3011 return true;
57bb40c9
PX		 3012}
3013
5e8fd947
AK		 3014void mtree_info(fprintf_function mon_printf, void *f, bool flatview,
3015 bool dispatch_tree)
314e2987
BS		 3016{
3017 MemoryRegionListHead ml_head;
3018 MemoryRegionList *ml, *ml2;
0d673e36 3019 AddressSpace *as;
314e2987 3020
57bb40c9 3021 if (flatview) {
5e8fd947
AK		 3022 FlatView *view;
3023 struct FlatViewInfo fvi = {
3024 .mon_printf = mon_printf,
3025 .f = f,
3026 .counter = 0,
3027 .dispatch_tree = dispatch_tree
3028 };
3029 GArray *fv_address_spaces;
3030 GHashTable *views = g_hash_table_new(g_direct_hash, g_direct_equal);
3031
3032 /* Gather all FVs in one table */
57bb40c9 3033 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
5e8fd947
AK		 3034 view = address_space_get_flatview(as);
3035
3036 fv_address_spaces = g_hash_table_lookup(views, view);
3037 if (!fv_address_spaces) {
3038 fv_address_spaces = g_array_new(false, false, sizeof(as));
3039 g_hash_table_insert(views, view, fv_address_spaces);
3040 }
3041
3042 g_array_append_val(fv_address_spaces, as);
57bb40c9 3043 }
5e8fd947
AK		 3044
3045 /* Print */
3046 g_hash_table_foreach(views, mtree_print_flatview, &fvi);
3047
3048 /* Free */
3049 g_hash_table_foreach_remove(views, mtree_info_flatview_free, 0);
3050 g_hash_table_unref(views);
3051
57bb40c9
PX		 3052 return;
3053 }
3054
314e2987
BS		 3055 QTAILQ_INIT(&ml_head);
3056
0d673e36 3057 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
e48816aa
GH		 3058 mon_printf(f, "address-space: %s\n", as->name);
3059 mtree_print_mr(mon_printf, f, as->root, 1, 0, &ml_head);
3060 mon_printf(f, "\n");
b9f9be88
BS		 3061 }
3062
314e2987 3063 /* print aliased regions */
a16878d2 3064 QTAILQ_FOREACH(ml, &ml_head, mrqueue) {
e48816aa
GH		 3065 mon_printf(f, "memory-region: %s\n", memory_region_name(ml->mr));
3066 mtree_print_mr(mon_printf, f, ml->mr, 1, 0, &ml_head);
3067 mon_printf(f, "\n");
314e2987
BS		 3068 }
3069
a16878d2 3070 QTAILQ_FOREACH_SAFE(ml, &ml_head, mrqueue, ml2) {
88365e47 3071 g_free(ml);
314e2987 3072 }
314e2987 3073}
b4fefef9 3074
b08199c6
PM		 3075void memory_region_init_ram(MemoryRegion *mr,
3076 struct Object *owner,
3077 const char *name,
3078 uint64_t size,
3079 Error **errp)
3080{
3081 DeviceState *owner_dev;
3082 Error *err = NULL;
3083
3084 memory_region_init_ram_nomigrate(mr, owner, name, size, &err);
3085 if (err) {
3086 error_propagate(errp, err);
3087 return;
3088 }
3089 /* This will assert if owner is neither NULL nor a DeviceState.
3090 * We only want the owner here for the purposes of defining a
3091 * unique name for migration. TODO: Ideally we should implement
3092 * a naming scheme for Objects which are not DeviceStates, in
3093 * which case we can relax this restriction.
3094 */
3095 owner_dev = DEVICE(owner);
3096 vmstate_register_ram(mr, owner_dev);
3097}
3098
3099void memory_region_init_rom(MemoryRegion *mr,
3100 struct Object *owner,
3101 const char *name,
3102 uint64_t size,
3103 Error **errp)
3104{
3105 DeviceState *owner_dev;
3106 Error *err = NULL;
3107
3108 memory_region_init_rom_nomigrate(mr, owner, name, size, &err);
3109 if (err) {
3110 error_propagate(errp, err);
3111 return;
3112 }
3113 /* This will assert if owner is neither NULL nor a DeviceState.
3114 * We only want the owner here for the purposes of defining a
3115 * unique name for migration. TODO: Ideally we should implement
3116 * a naming scheme for Objects which are not DeviceStates, in
3117 * which case we can relax this restriction.
3118 */
3119 owner_dev = DEVICE(owner);
3120 vmstate_register_ram(mr, owner_dev);
3121}
3122
3123void memory_region_init_rom_device(MemoryRegion *mr,
3124 struct Object *owner,
3125 const MemoryRegionOps *ops,
3126 void *opaque,
3127 const char *name,
3128 uint64_t size,
3129 Error **errp)
3130{
3131 DeviceState *owner_dev;
3132 Error *err = NULL;
3133
3134 memory_region_init_rom_device_nomigrate(mr, owner, ops, opaque,
3135 name, size, &err);
3136 if (err) {
3137 error_propagate(errp, err);
3138 return;
3139 }
3140 /* This will assert if owner is neither NULL nor a DeviceState.
3141 * We only want the owner here for the purposes of defining a
3142 * unique name for migration. TODO: Ideally we should implement
3143 * a naming scheme for Objects which are not DeviceStates, in
3144 * which case we can relax this restriction.
3145 */
3146 owner_dev = DEVICE(owner);
3147 vmstate_register_ram(mr, owner_dev);
3148}
3149
b4fefef9
PC		 3150static const TypeInfo memory_region_info = {
3151 .parent = TYPE_OBJECT,
3152 .name = TYPE_MEMORY_REGION,
3153 .instance_size = sizeof(MemoryRegion),
3154 .instance_init = memory_region_initfn,
3155 .instance_finalize = memory_region_finalize,
3156};
3157
3df9d748
AK		 3158static const TypeInfo iommu_memory_region_info = {
3159 .parent = TYPE_MEMORY_REGION,
3160 .name = TYPE_IOMMU_MEMORY_REGION,
1221a474 3161 .class_size = sizeof(IOMMUMemoryRegionClass),
3df9d748
AK		 3162 .instance_size = sizeof(IOMMUMemoryRegion),
3163 .instance_init = iommu_memory_region_initfn,
1221a474 3164 .abstract = true,
3df9d748
AK		 3165};
3166
b4fefef9
PC		 3167static void memory_register_types(void)
3168{
3169 type_register_static(&memory_region_info);
3df9d748 3170 type_register_static(&iommu_memory_region_info);
b4fefef9
PC		 3171}
3172
3173type_init(memory_register_types)
QEMU mirror