]> git.proxmox.com Git - mirror_qemu.git/blame - memory.c
memory: Implement memory_region_get_ram_addr with mr->ram_block
[mirror_qemu.git] / memory.c
CommitLineData
093bc2cd
AK
1/*
2 * Physical memory management
3 *
4 * Copyright 2011 Red Hat, Inc. and/or its affiliates
5 *
6 * Authors:
7 * Avi Kivity <avi@redhat.com>
8 *
9 * This work is licensed under the terms of the GNU GPL, version 2. See
10 * the COPYING file in the top-level directory.
11 *
6b620ca3
PB
12 * Contributions after 2012-01-13 are licensed under the terms of the
13 * GNU GPL, version 2 or (at your option) any later version.
093bc2cd
AK
14 */
15
d38ea87a 16#include "qemu/osdep.h"
022c62cb
PB
17#include "exec/memory.h"
18#include "exec/address-spaces.h"
19#include "exec/ioport.h"
409ddd01 20#include "qapi/visitor.h"
1de7afc9 21#include "qemu/bitops.h"
8c56c1a5 22#include "qemu/error-report.h"
2c9b15ca 23#include "qom/object.h"
55d5d048 24#include "trace.h"
093bc2cd 25
022c62cb 26#include "exec/memory-internal.h"
220c3ebd 27#include "exec/ram_addr.h"
8c56c1a5 28#include "sysemu/kvm.h"
e1c57ab8 29#include "sysemu/sysemu.h"
67d95c15 30
d197063f
PB
31//#define DEBUG_UNASSIGNED
32
ec05ec26
PB
33#define RAM_ADDR_INVALID (~(ram_addr_t)0)
34
22bde714
JK
35static unsigned memory_region_transaction_depth;
36static bool memory_region_update_pending;
4dc56152 37static bool ioeventfd_update_pending;
7664e80c
AK
38static bool global_dirty_log = false;
39
72e22d2f
AK
40static QTAILQ_HEAD(memory_listeners, MemoryListener) memory_listeners
41 = QTAILQ_HEAD_INITIALIZER(memory_listeners);
4ef4db86 42
0d673e36
AK
43static QTAILQ_HEAD(, AddressSpace) address_spaces
44 = QTAILQ_HEAD_INITIALIZER(address_spaces);
45
093bc2cd
AK
46typedef struct AddrRange AddrRange;
47
8417cebf 48/*
c9cdaa3a 49 * Note that signed integers are needed for negative offsetting in aliases
8417cebf
AK
50 * (large MemoryRegion::alias_offset).
51 */
093bc2cd 52struct AddrRange {
08dafab4
AK
53 Int128 start;
54 Int128 size;
093bc2cd
AK
55};
56
08dafab4 57static AddrRange addrrange_make(Int128 start, Int128 size)
093bc2cd
AK
58{
59 return (AddrRange) { start, size };
60}
61
62static bool addrrange_equal(AddrRange r1, AddrRange r2)
63{
08dafab4 64 return int128_eq(r1.start, r2.start) && int128_eq(r1.size, r2.size);
093bc2cd
AK
65}
66
08dafab4 67static Int128 addrrange_end(AddrRange r)
093bc2cd 68{
08dafab4 69 return int128_add(r.start, r.size);
093bc2cd
AK
70}
71
08dafab4 72static AddrRange addrrange_shift(AddrRange range, Int128 delta)
093bc2cd 73{
08dafab4 74 int128_addto(&range.start, delta);
093bc2cd
AK
75 return range;
76}
77
08dafab4
AK
78static bool addrrange_contains(AddrRange range, Int128 addr)
79{
80 return int128_ge(addr, range.start)
81 && int128_lt(addr, addrrange_end(range));
82}
83
093bc2cd
AK
84static bool addrrange_intersects(AddrRange r1, AddrRange r2)
85{
08dafab4
AK
86 return addrrange_contains(r1, r2.start)
87 || addrrange_contains(r2, r1.start);
093bc2cd
AK
88}
89
90static AddrRange addrrange_intersection(AddrRange r1, AddrRange r2)
91{
08dafab4
AK
92 Int128 start = int128_max(r1.start, r2.start);
93 Int128 end = int128_min(addrrange_end(r1), addrrange_end(r2));
94 return addrrange_make(start, int128_sub(end, start));
093bc2cd
AK
95}
96
0e0d36b4
AK
97enum ListenerDirection { Forward, Reverse };
98
7376e582
AK
99static bool memory_listener_match(MemoryListener *listener,
100 MemoryRegionSection *section)
101{
102 return !listener->address_space_filter
103 || listener->address_space_filter == section->address_space;
104}
105
106#define MEMORY_LISTENER_CALL_GLOBAL(_callback, _direction, _args...) \
0e0d36b4
AK
107 do { \
108 MemoryListener *_listener; \
109 \
110 switch (_direction) { \
111 case Forward: \
112 QTAILQ_FOREACH(_listener, &memory_listeners, link) { \
975aefe0
AK
113 if (_listener->_callback) { \
114 _listener->_callback(_listener, ##_args); \
115 } \
0e0d36b4
AK
116 } \
117 break; \
118 case Reverse: \
119 QTAILQ_FOREACH_REVERSE(_listener, &memory_listeners, \
120 memory_listeners, link) { \
975aefe0
AK
121 if (_listener->_callback) { \
122 _listener->_callback(_listener, ##_args); \
123 } \
0e0d36b4
AK
124 } \
125 break; \
126 default: \
127 abort(); \
128 } \
129 } while (0)
130
7376e582
AK
131#define MEMORY_LISTENER_CALL(_callback, _direction, _section, _args...) \
132 do { \
133 MemoryListener *_listener; \
134 \
135 switch (_direction) { \
136 case Forward: \
137 QTAILQ_FOREACH(_listener, &memory_listeners, link) { \
975aefe0
AK
138 if (_listener->_callback \
139 && memory_listener_match(_listener, _section)) { \
7376e582
AK
140 _listener->_callback(_listener, _section, ##_args); \
141 } \
142 } \
143 break; \
144 case Reverse: \
145 QTAILQ_FOREACH_REVERSE(_listener, &memory_listeners, \
146 memory_listeners, link) { \
975aefe0
AK
147 if (_listener->_callback \
148 && memory_listener_match(_listener, _section)) { \
7376e582
AK
149 _listener->_callback(_listener, _section, ##_args); \
150 } \
151 } \
152 break; \
153 default: \
154 abort(); \
155 } \
156 } while (0)
157
dfde4e6e 158/* No need to ref/unref .mr, the FlatRange keeps it alive. */
b2dfd71c 159#define MEMORY_LISTENER_UPDATE_REGION(fr, as, dir, callback, _args...) \
7376e582 160 MEMORY_LISTENER_CALL(callback, dir, (&(MemoryRegionSection) { \
0e0d36b4 161 .mr = (fr)->mr, \
f6790af6 162 .address_space = (as), \
0e0d36b4 163 .offset_within_region = (fr)->offset_in_region, \
052e87b0 164 .size = (fr)->addr.size, \
0e0d36b4 165 .offset_within_address_space = int128_get64((fr)->addr.start), \
7a8499e8 166 .readonly = (fr)->readonly, \
b2dfd71c 167 }), ##_args)
0e0d36b4 168
093bc2cd
AK
169struct CoalescedMemoryRange {
170 AddrRange addr;
171 QTAILQ_ENTRY(CoalescedMemoryRange) link;
172};
173
3e9d69e7
AK
174struct MemoryRegionIoeventfd {
175 AddrRange addr;
176 bool match_data;
177 uint64_t data;
753d5e14 178 EventNotifier *e;
3e9d69e7
AK
179};
180
181static bool memory_region_ioeventfd_before(MemoryRegionIoeventfd a,
182 MemoryRegionIoeventfd b)
183{
08dafab4 184 if (int128_lt(a.addr.start, b.addr.start)) {
3e9d69e7 185 return true;
08dafab4 186 } else if (int128_gt(a.addr.start, b.addr.start)) {
3e9d69e7 187 return false;
08dafab4 188 } else if (int128_lt(a.addr.size, b.addr.size)) {
3e9d69e7 189 return true;
08dafab4 190 } else if (int128_gt(a.addr.size, b.addr.size)) {
3e9d69e7
AK
191 return false;
192 } else if (a.match_data < b.match_data) {
193 return true;
194 } else if (a.match_data > b.match_data) {
195 return false;
196 } else if (a.match_data) {
197 if (a.data < b.data) {
198 return true;
199 } else if (a.data > b.data) {
200 return false;
201 }
202 }
753d5e14 203 if (a.e < b.e) {
3e9d69e7 204 return true;
753d5e14 205 } else if (a.e > b.e) {
3e9d69e7
AK
206 return false;
207 }
208 return false;
209}
210
211static bool memory_region_ioeventfd_equal(MemoryRegionIoeventfd a,
212 MemoryRegionIoeventfd b)
213{
214 return !memory_region_ioeventfd_before(a, b)
215 && !memory_region_ioeventfd_before(b, a);
216}
217
093bc2cd
AK
218typedef struct FlatRange FlatRange;
219typedef struct FlatView FlatView;
220
221/* Range of memory in the global map. Addresses are absolute. */
222struct FlatRange {
223 MemoryRegion *mr;
a8170e5e 224 hwaddr offset_in_region;
093bc2cd 225 AddrRange addr;
5a583347 226 uint8_t dirty_log_mask;
5f9a5ea1 227 bool romd_mode;
fb1cd6f9 228 bool readonly;
093bc2cd
AK
229};
230
231/* Flattened global view of current active memory hierarchy. Kept in sorted
232 * order.
233 */
234struct FlatView {
374f2981 235 struct rcu_head rcu;
856d7245 236 unsigned ref;
093bc2cd
AK
237 FlatRange *ranges;
238 unsigned nr;
239 unsigned nr_allocated;
240};
241
cc31e6e7
AK
242typedef struct AddressSpaceOps AddressSpaceOps;
243
093bc2cd
AK
244#define FOR_EACH_FLAT_RANGE(var, view) \
245 for (var = (view)->ranges; var < (view)->ranges + (view)->nr; ++var)
246
093bc2cd
AK
247static bool flatrange_equal(FlatRange *a, FlatRange *b)
248{
249 return a->mr == b->mr
250 && addrrange_equal(a->addr, b->addr)
d0a9b5bc 251 && a->offset_in_region == b->offset_in_region
5f9a5ea1 252 && a->romd_mode == b->romd_mode
fb1cd6f9 253 && a->readonly == b->readonly;
093bc2cd
AK
254}
255
256static void flatview_init(FlatView *view)
257{
856d7245 258 view->ref = 1;
093bc2cd
AK
259 view->ranges = NULL;
260 view->nr = 0;
261 view->nr_allocated = 0;
262}
263
264/* Insert a range into a given position. Caller is responsible for maintaining
265 * sorting order.
266 */
267static void flatview_insert(FlatView *view, unsigned pos, FlatRange *range)
268{
269 if (view->nr == view->nr_allocated) {
270 view->nr_allocated = MAX(2 * view->nr, 10);
7267c094 271 view->ranges = g_realloc(view->ranges,
093bc2cd
AK
272 view->nr_allocated * sizeof(*view->ranges));
273 }
274 memmove(view->ranges + pos + 1, view->ranges + pos,
275 (view->nr - pos) * sizeof(FlatRange));
276 view->ranges[pos] = *range;
dfde4e6e 277 memory_region_ref(range->mr);
093bc2cd
AK
278 ++view->nr;
279}
280
281static void flatview_destroy(FlatView *view)
282{
dfde4e6e
PB
283 int i;
284
285 for (i = 0; i < view->nr; i++) {
286 memory_region_unref(view->ranges[i].mr);
287 }
7267c094 288 g_free(view->ranges);
a9a0c06d 289 g_free(view);
093bc2cd
AK
290}
291
856d7245
PB
292static void flatview_ref(FlatView *view)
293{
294 atomic_inc(&view->ref);
295}
296
297static void flatview_unref(FlatView *view)
298{
299 if (atomic_fetch_dec(&view->ref) == 1) {
300 flatview_destroy(view);
301 }
302}
303
3d8e6bf9
AK
304static bool can_merge(FlatRange *r1, FlatRange *r2)
305{
08dafab4 306 return int128_eq(addrrange_end(r1->addr), r2->addr.start)
3d8e6bf9 307 && r1->mr == r2->mr
08dafab4
AK
308 && int128_eq(int128_add(int128_make64(r1->offset_in_region),
309 r1->addr.size),
310 int128_make64(r2->offset_in_region))
d0a9b5bc 311 && r1->dirty_log_mask == r2->dirty_log_mask
5f9a5ea1 312 && r1->romd_mode == r2->romd_mode
fb1cd6f9 313 && r1->readonly == r2->readonly;
3d8e6bf9
AK
314}
315
8508e024 316/* Attempt to simplify a view by merging adjacent ranges */
3d8e6bf9
AK
317static void flatview_simplify(FlatView *view)
318{
319 unsigned i, j;
320
321 i = 0;
322 while (i < view->nr) {
323 j = i + 1;
324 while (j < view->nr
325 && can_merge(&view->ranges[j-1], &view->ranges[j])) {
08dafab4 326 int128_addto(&view->ranges[i].addr.size, view->ranges[j].addr.size);
3d8e6bf9
AK
327 ++j;
328 }
329 ++i;
330 memmove(&view->ranges[i], &view->ranges[j],
331 (view->nr - j) * sizeof(view->ranges[j]));
332 view->nr -= j - i;
333 }
334}
335
e7342aa3
PB
336static bool memory_region_big_endian(MemoryRegion *mr)
337{
338#ifdef TARGET_WORDS_BIGENDIAN
339 return mr->ops->endianness != DEVICE_LITTLE_ENDIAN;
340#else
341 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
342#endif
343}
344
e11ef3d1
PB
345static bool memory_region_wrong_endianness(MemoryRegion *mr)
346{
347#ifdef TARGET_WORDS_BIGENDIAN
348 return mr->ops->endianness == DEVICE_LITTLE_ENDIAN;
349#else
350 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
351#endif
352}
353
354static void adjust_endianness(MemoryRegion *mr, uint64_t *data, unsigned size)
355{
356 if (memory_region_wrong_endianness(mr)) {
357 switch (size) {
358 case 1:
359 break;
360 case 2:
361 *data = bswap16(*data);
362 break;
363 case 4:
364 *data = bswap32(*data);
365 break;
366 case 8:
367 *data = bswap64(*data);
368 break;
369 default:
370 abort();
371 }
372 }
373}
374
4779dc1d
HB
375static hwaddr memory_region_to_absolute_addr(MemoryRegion *mr, hwaddr offset)
376{
377 MemoryRegion *root;
378 hwaddr abs_addr = offset;
379
380 abs_addr += mr->addr;
381 for (root = mr; root->container; ) {
382 root = root->container;
383 abs_addr += root->addr;
384 }
385
386 return abs_addr;
387}
388
cc05c43a
PM
389static MemTxResult memory_region_oldmmio_read_accessor(MemoryRegion *mr,
390 hwaddr addr,
391 uint64_t *value,
392 unsigned size,
393 unsigned shift,
394 uint64_t mask,
395 MemTxAttrs attrs)
396{
397 uint64_t tmp;
398
399 tmp = mr->ops->old_mmio.read[ctz32(size)](mr->opaque, addr);
23d92d68
HB
400 if (mr->subpage) {
401 trace_memory_region_subpage_read(mr, addr, tmp, size);
4779dc1d
HB
402 } else if (TRACE_MEMORY_REGION_OPS_READ_ENABLED) {
403 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
404 trace_memory_region_ops_read(mr, abs_addr, tmp, size);
23d92d68 405 }
cc05c43a
PM
406 *value |= (tmp & mask) << shift;
407 return MEMTX_OK;
408}
409
410static MemTxResult memory_region_read_accessor(MemoryRegion *mr,
ce5d2f33
PB
411 hwaddr addr,
412 uint64_t *value,
413 unsigned size,
414 unsigned shift,
cc05c43a
PM
415 uint64_t mask,
416 MemTxAttrs attrs)
ce5d2f33 417{
ce5d2f33
PB
418 uint64_t tmp;
419
cc05c43a 420 tmp = mr->ops->read(mr->opaque, addr, size);
23d92d68
HB
421 if (mr->subpage) {
422 trace_memory_region_subpage_read(mr, addr, tmp, size);
4779dc1d
HB
423 } else if (TRACE_MEMORY_REGION_OPS_READ_ENABLED) {
424 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
425 trace_memory_region_ops_read(mr, abs_addr, tmp, size);
23d92d68 426 }
ce5d2f33 427 *value |= (tmp & mask) << shift;
cc05c43a 428 return MEMTX_OK;
ce5d2f33
PB
429}
430
cc05c43a
PM
431static MemTxResult memory_region_read_with_attrs_accessor(MemoryRegion *mr,
432 hwaddr addr,
433 uint64_t *value,
434 unsigned size,
435 unsigned shift,
436 uint64_t mask,
437 MemTxAttrs attrs)
164a4dcd 438{
cc05c43a
PM
439 uint64_t tmp = 0;
440 MemTxResult r;
164a4dcd 441
cc05c43a 442 r = mr->ops->read_with_attrs(mr->opaque, addr, &tmp, size, attrs);
23d92d68
HB
443 if (mr->subpage) {
444 trace_memory_region_subpage_read(mr, addr, tmp, size);
4779dc1d
HB
445 } else if (TRACE_MEMORY_REGION_OPS_READ_ENABLED) {
446 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
447 trace_memory_region_ops_read(mr, abs_addr, tmp, size);
23d92d68 448 }
164a4dcd 449 *value |= (tmp & mask) << shift;
cc05c43a 450 return r;
164a4dcd
AK
451}
452
cc05c43a
PM
453static MemTxResult memory_region_oldmmio_write_accessor(MemoryRegion *mr,
454 hwaddr addr,
455 uint64_t *value,
456 unsigned size,
457 unsigned shift,
458 uint64_t mask,
459 MemTxAttrs attrs)
ce5d2f33 460{
ce5d2f33
PB
461 uint64_t tmp;
462
463 tmp = (*value >> shift) & mask;
23d92d68
HB
464 if (mr->subpage) {
465 trace_memory_region_subpage_write(mr, addr, tmp, size);
4779dc1d
HB
466 } else if (TRACE_MEMORY_REGION_OPS_WRITE_ENABLED) {
467 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
468 trace_memory_region_ops_write(mr, abs_addr, tmp, size);
23d92d68 469 }
ce5d2f33 470 mr->ops->old_mmio.write[ctz32(size)](mr->opaque, addr, tmp);
cc05c43a 471 return MEMTX_OK;
ce5d2f33
PB
472}
473
cc05c43a
PM
474static MemTxResult memory_region_write_accessor(MemoryRegion *mr,
475 hwaddr addr,
476 uint64_t *value,
477 unsigned size,
478 unsigned shift,
479 uint64_t mask,
480 MemTxAttrs attrs)
164a4dcd 481{
164a4dcd
AK
482 uint64_t tmp;
483
484 tmp = (*value >> shift) & mask;
23d92d68
HB
485 if (mr->subpage) {
486 trace_memory_region_subpage_write(mr, addr, tmp, size);
4779dc1d
HB
487 } else if (TRACE_MEMORY_REGION_OPS_WRITE_ENABLED) {
488 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
489 trace_memory_region_ops_write(mr, abs_addr, tmp, size);
23d92d68 490 }
164a4dcd 491 mr->ops->write(mr->opaque, addr, tmp, size);
cc05c43a 492 return MEMTX_OK;
164a4dcd
AK
493}
494
cc05c43a
PM
495static MemTxResult memory_region_write_with_attrs_accessor(MemoryRegion *mr,
496 hwaddr addr,
497 uint64_t *value,
498 unsigned size,
499 unsigned shift,
500 uint64_t mask,
501 MemTxAttrs attrs)
502{
503 uint64_t tmp;
504
cc05c43a 505 tmp = (*value >> shift) & mask;
23d92d68
HB
506 if (mr->subpage) {
507 trace_memory_region_subpage_write(mr, addr, tmp, size);
4779dc1d
HB
508 } else if (TRACE_MEMORY_REGION_OPS_WRITE_ENABLED) {
509 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
510 trace_memory_region_ops_write(mr, abs_addr, tmp, size);
23d92d68 511 }
cc05c43a
PM
512 return mr->ops->write_with_attrs(mr->opaque, addr, tmp, size, attrs);
513}
514
515static MemTxResult access_with_adjusted_size(hwaddr addr,
164a4dcd
AK
516 uint64_t *value,
517 unsigned size,
518 unsigned access_size_min,
519 unsigned access_size_max,
cc05c43a
PM
520 MemTxResult (*access)(MemoryRegion *mr,
521 hwaddr addr,
522 uint64_t *value,
523 unsigned size,
524 unsigned shift,
525 uint64_t mask,
526 MemTxAttrs attrs),
527 MemoryRegion *mr,
528 MemTxAttrs attrs)
164a4dcd
AK
529{
530 uint64_t access_mask;
531 unsigned access_size;
532 unsigned i;
cc05c43a 533 MemTxResult r = MEMTX_OK;
164a4dcd
AK
534
535 if (!access_size_min) {
536 access_size_min = 1;
537 }
538 if (!access_size_max) {
539 access_size_max = 4;
540 }
ce5d2f33
PB
541
542 /* FIXME: support unaligned access? */
164a4dcd
AK
543 access_size = MAX(MIN(size, access_size_max), access_size_min);
544 access_mask = -1ULL >> (64 - access_size * 8);
e7342aa3
PB
545 if (memory_region_big_endian(mr)) {
546 for (i = 0; i < size; i += access_size) {
cc05c43a
PM
547 r |= access(mr, addr + i, value, access_size,
548 (size - access_size - i) * 8, access_mask, attrs);
e7342aa3
PB
549 }
550 } else {
551 for (i = 0; i < size; i += access_size) {
cc05c43a
PM
552 r |= access(mr, addr + i, value, access_size, i * 8,
553 access_mask, attrs);
e7342aa3 554 }
164a4dcd 555 }
cc05c43a 556 return r;
164a4dcd
AK
557}
558
e2177955
AK
559static AddressSpace *memory_region_to_address_space(MemoryRegion *mr)
560{
0d673e36
AK
561 AddressSpace *as;
562
feca4ac1
PB
563 while (mr->container) {
564 mr = mr->container;
e2177955 565 }
0d673e36
AK
566 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
567 if (mr == as->root) {
568 return as;
569 }
e2177955 570 }
eed2bacf 571 return NULL;
e2177955
AK
572}
573
093bc2cd
AK
574/* Render a memory region into the global view. Ranges in @view obscure
575 * ranges in @mr.
576 */
577static void render_memory_region(FlatView *view,
578 MemoryRegion *mr,
08dafab4 579 Int128 base,
fb1cd6f9
AK
580 AddrRange clip,
581 bool readonly)
093bc2cd
AK
582{
583 MemoryRegion *subregion;
584 unsigned i;
a8170e5e 585 hwaddr offset_in_region;
08dafab4
AK
586 Int128 remain;
587 Int128 now;
093bc2cd
AK
588 FlatRange fr;
589 AddrRange tmp;
590
6bba19ba
AK
591 if (!mr->enabled) {
592 return;
593 }
594
08dafab4 595 int128_addto(&base, int128_make64(mr->addr));
fb1cd6f9 596 readonly |= mr->readonly;
093bc2cd
AK
597
598 tmp = addrrange_make(base, mr->size);
599
600 if (!addrrange_intersects(tmp, clip)) {
601 return;
602 }
603
604 clip = addrrange_intersection(tmp, clip);
605
606 if (mr->alias) {
08dafab4
AK
607 int128_subfrom(&base, int128_make64(mr->alias->addr));
608 int128_subfrom(&base, int128_make64(mr->alias_offset));
fb1cd6f9 609 render_memory_region(view, mr->alias, base, clip, readonly);
093bc2cd
AK
610 return;
611 }
612
613 /* Render subregions in priority order. */
614 QTAILQ_FOREACH(subregion, &mr->subregions, subregions_link) {
fb1cd6f9 615 render_memory_region(view, subregion, base, clip, readonly);
093bc2cd
AK
616 }
617
14a3c10a 618 if (!mr->terminates) {
093bc2cd
AK
619 return;
620 }
621
08dafab4 622 offset_in_region = int128_get64(int128_sub(clip.start, base));
093bc2cd
AK
623 base = clip.start;
624 remain = clip.size;
625
2eb74e1a 626 fr.mr = mr;
6f6a5ef3 627 fr.dirty_log_mask = memory_region_get_dirty_log_mask(mr);
2eb74e1a
PC
628 fr.romd_mode = mr->romd_mode;
629 fr.readonly = readonly;
630
093bc2cd 631 /* Render the region itself into any gaps left by the current view. */
08dafab4
AK
632 for (i = 0; i < view->nr && int128_nz(remain); ++i) {
633 if (int128_ge(base, addrrange_end(view->ranges[i].addr))) {
093bc2cd
AK
634 continue;
635 }
08dafab4
AK
636 if (int128_lt(base, view->ranges[i].addr.start)) {
637 now = int128_min(remain,
638 int128_sub(view->ranges[i].addr.start, base));
093bc2cd
AK
639 fr.offset_in_region = offset_in_region;
640 fr.addr = addrrange_make(base, now);
641 flatview_insert(view, i, &fr);
642 ++i;
08dafab4
AK
643 int128_addto(&base, now);
644 offset_in_region += int128_get64(now);
645 int128_subfrom(&remain, now);
093bc2cd 646 }
d26a8cae
AK
647 now = int128_sub(int128_min(int128_add(base, remain),
648 addrrange_end(view->ranges[i].addr)),
649 base);
650 int128_addto(&base, now);
651 offset_in_region += int128_get64(now);
652 int128_subfrom(&remain, now);
093bc2cd 653 }
08dafab4 654 if (int128_nz(remain)) {
093bc2cd
AK
655 fr.offset_in_region = offset_in_region;
656 fr.addr = addrrange_make(base, remain);
657 flatview_insert(view, i, &fr);
658 }
659}
660
661/* Render a memory topology into a list of disjoint absolute ranges. */
a9a0c06d 662static FlatView *generate_memory_topology(MemoryRegion *mr)
093bc2cd 663{
a9a0c06d 664 FlatView *view;
093bc2cd 665
a9a0c06d
PB
666 view = g_new(FlatView, 1);
667 flatview_init(view);
093bc2cd 668
83f3c251 669 if (mr) {
a9a0c06d 670 render_memory_region(view, mr, int128_zero(),
83f3c251
AK
671 addrrange_make(int128_zero(), int128_2_64()), false);
672 }
a9a0c06d 673 flatview_simplify(view);
093bc2cd
AK
674
675 return view;
676}
677
3e9d69e7
AK
678static void address_space_add_del_ioeventfds(AddressSpace *as,
679 MemoryRegionIoeventfd *fds_new,
680 unsigned fds_new_nb,
681 MemoryRegionIoeventfd *fds_old,
682 unsigned fds_old_nb)
683{
684 unsigned iold, inew;
80a1ea37
AK
685 MemoryRegionIoeventfd *fd;
686 MemoryRegionSection section;
3e9d69e7
AK
687
688 /* Generate a symmetric difference of the old and new fd sets, adding
689 * and deleting as necessary.
690 */
691
692 iold = inew = 0;
693 while (iold < fds_old_nb || inew < fds_new_nb) {
694 if (iold < fds_old_nb
695 && (inew == fds_new_nb
696 || memory_region_ioeventfd_before(fds_old[iold],
697 fds_new[inew]))) {
80a1ea37
AK
698 fd = &fds_old[iold];
699 section = (MemoryRegionSection) {
f6790af6 700 .address_space = as,
80a1ea37 701 .offset_within_address_space = int128_get64(fd->addr.start),
052e87b0 702 .size = fd->addr.size,
80a1ea37
AK
703 };
704 MEMORY_LISTENER_CALL(eventfd_del, Forward, &section,
753d5e14 705 fd->match_data, fd->data, fd->e);
3e9d69e7
AK
706 ++iold;
707 } else if (inew < fds_new_nb
708 && (iold == fds_old_nb
709 || memory_region_ioeventfd_before(fds_new[inew],
710 fds_old[iold]))) {
80a1ea37
AK
711 fd = &fds_new[inew];
712 section = (MemoryRegionSection) {
f6790af6 713 .address_space = as,
80a1ea37 714 .offset_within_address_space = int128_get64(fd->addr.start),
052e87b0 715 .size = fd->addr.size,
80a1ea37
AK
716 };
717 MEMORY_LISTENER_CALL(eventfd_add, Reverse, &section,
753d5e14 718 fd->match_data, fd->data, fd->e);
3e9d69e7
AK
719 ++inew;
720 } else {
721 ++iold;
722 ++inew;
723 }
724 }
725}
726
856d7245
PB
727static FlatView *address_space_get_flatview(AddressSpace *as)
728{
729 FlatView *view;
730
374f2981
PB
731 rcu_read_lock();
732 view = atomic_rcu_read(&as->current_map);
856d7245 733 flatview_ref(view);
374f2981 734 rcu_read_unlock();
856d7245
PB
735 return view;
736}
737
3e9d69e7
AK
738static void address_space_update_ioeventfds(AddressSpace *as)
739{
99e86347 740 FlatView *view;
3e9d69e7
AK
741 FlatRange *fr;
742 unsigned ioeventfd_nb = 0;
743 MemoryRegionIoeventfd *ioeventfds = NULL;
744 AddrRange tmp;
745 unsigned i;
746
856d7245 747 view = address_space_get_flatview(as);
99e86347 748 FOR_EACH_FLAT_RANGE(fr, view) {
3e9d69e7
AK
749 for (i = 0; i < fr->mr->ioeventfd_nb; ++i) {
750 tmp = addrrange_shift(fr->mr->ioeventfds[i].addr,
08dafab4
AK
751 int128_sub(fr->addr.start,
752 int128_make64(fr->offset_in_region)));
3e9d69e7
AK
753 if (addrrange_intersects(fr->addr, tmp)) {
754 ++ioeventfd_nb;
7267c094 755 ioeventfds = g_realloc(ioeventfds,
3e9d69e7
AK
756 ioeventfd_nb * sizeof(*ioeventfds));
757 ioeventfds[ioeventfd_nb-1] = fr->mr->ioeventfds[i];
758 ioeventfds[ioeventfd_nb-1].addr = tmp;
759 }
760 }
761 }
762
763 address_space_add_del_ioeventfds(as, ioeventfds, ioeventfd_nb,
764 as->ioeventfds, as->ioeventfd_nb);
765
7267c094 766 g_free(as->ioeventfds);
3e9d69e7
AK
767 as->ioeventfds = ioeventfds;
768 as->ioeventfd_nb = ioeventfd_nb;
856d7245 769 flatview_unref(view);
3e9d69e7
AK
770}
771
b8af1afb 772static void address_space_update_topology_pass(AddressSpace *as,
a9a0c06d
PB
773 const FlatView *old_view,
774 const FlatView *new_view,
b8af1afb 775 bool adding)
093bc2cd 776{
093bc2cd
AK
777 unsigned iold, inew;
778 FlatRange *frold, *frnew;
093bc2cd
AK
779
780 /* Generate a symmetric difference of the old and new memory maps.
781 * Kill ranges in the old map, and instantiate ranges in the new map.
782 */
783 iold = inew = 0;
a9a0c06d
PB
784 while (iold < old_view->nr || inew < new_view->nr) {
785 if (iold < old_view->nr) {
786 frold = &old_view->ranges[iold];
093bc2cd
AK
787 } else {
788 frold = NULL;
789 }
a9a0c06d
PB
790 if (inew < new_view->nr) {
791 frnew = &new_view->ranges[inew];
093bc2cd
AK
792 } else {
793 frnew = NULL;
794 }
795
796 if (frold
797 && (!frnew
08dafab4
AK
798 || int128_lt(frold->addr.start, frnew->addr.start)
799 || (int128_eq(frold->addr.start, frnew->addr.start)
093bc2cd 800 && !flatrange_equal(frold, frnew)))) {
41a6e477 801 /* In old but not in new, or in both but attributes changed. */
093bc2cd 802
b8af1afb 803 if (!adding) {
72e22d2f 804 MEMORY_LISTENER_UPDATE_REGION(frold, as, Reverse, region_del);
b8af1afb
AK
805 }
806
093bc2cd
AK
807 ++iold;
808 } else if (frold && frnew && flatrange_equal(frold, frnew)) {
41a6e477 809 /* In both and unchanged (except logging may have changed) */
093bc2cd 810
b8af1afb 811 if (adding) {
50c1e149 812 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_nop);
b2dfd71c
PB
813 if (frnew->dirty_log_mask & ~frold->dirty_log_mask) {
814 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, log_start,
815 frold->dirty_log_mask,
816 frnew->dirty_log_mask);
817 }
818 if (frold->dirty_log_mask & ~frnew->dirty_log_mask) {
819 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Reverse, log_stop,
820 frold->dirty_log_mask,
821 frnew->dirty_log_mask);
b8af1afb 822 }
5a583347
AK
823 }
824
093bc2cd
AK
825 ++iold;
826 ++inew;
093bc2cd
AK
827 } else {
828 /* In new */
829
b8af1afb 830 if (adding) {
72e22d2f 831 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_add);
b8af1afb
AK
832 }
833
093bc2cd
AK
834 ++inew;
835 }
836 }
b8af1afb
AK
837}
838
839
840static void address_space_update_topology(AddressSpace *as)
841{
856d7245 842 FlatView *old_view = address_space_get_flatview(as);
a9a0c06d 843 FlatView *new_view = generate_memory_topology(as->root);
b8af1afb
AK
844
845 address_space_update_topology_pass(as, old_view, new_view, false);
846 address_space_update_topology_pass(as, old_view, new_view, true);
847
374f2981
PB
848 /* Writes are protected by the BQL. */
849 atomic_rcu_set(&as->current_map, new_view);
850 call_rcu(old_view, flatview_unref, rcu);
856d7245
PB
851
852 /* Note that all the old MemoryRegions are still alive up to this
853 * point. This relieves most MemoryListeners from the need to
854 * ref/unref the MemoryRegions they get---unless they use them
855 * outside the iothread mutex, in which case precise reference
856 * counting is necessary.
857 */
858 flatview_unref(old_view);
859
3e9d69e7 860 address_space_update_ioeventfds(as);
093bc2cd
AK
861}
862
4ef4db86
AK
863void memory_region_transaction_begin(void)
864{
bb880ded 865 qemu_flush_coalesced_mmio_buffer();
4ef4db86
AK
866 ++memory_region_transaction_depth;
867}
868
4dc56152
GA
869static void memory_region_clear_pending(void)
870{
871 memory_region_update_pending = false;
872 ioeventfd_update_pending = false;
873}
874
4ef4db86
AK
875void memory_region_transaction_commit(void)
876{
0d673e36
AK
877 AddressSpace *as;
878
4ef4db86
AK
879 assert(memory_region_transaction_depth);
880 --memory_region_transaction_depth;
4dc56152
GA
881 if (!memory_region_transaction_depth) {
882 if (memory_region_update_pending) {
883 MEMORY_LISTENER_CALL_GLOBAL(begin, Forward);
02e2b95f 884
4dc56152
GA
885 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
886 address_space_update_topology(as);
887 }
02e2b95f 888
4dc56152
GA
889 MEMORY_LISTENER_CALL_GLOBAL(commit, Forward);
890 } else if (ioeventfd_update_pending) {
891 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
892 address_space_update_ioeventfds(as);
893 }
894 }
895 memory_region_clear_pending();
896 }
4ef4db86
AK
897}
898
545e92e0
AK
899static void memory_region_destructor_none(MemoryRegion *mr)
900{
901}
902
903static void memory_region_destructor_ram(MemoryRegion *mr)
904{
905 qemu_ram_free(mr->ram_addr);
906}
907
d0a9b5bc
AK
908static void memory_region_destructor_rom_device(MemoryRegion *mr)
909{
910 qemu_ram_free(mr->ram_addr & TARGET_PAGE_MASK);
d0a9b5bc
AK
911}
912
b4fefef9
PC
913static bool memory_region_need_escape(char c)
914{
915 return c == '/' || c == '[' || c == '\\' || c == ']';
916}
917
918static char *memory_region_escape_name(const char *name)
919{
920 const char *p;
921 char *escaped, *q;
922 uint8_t c;
923 size_t bytes = 0;
924
925 for (p = name; *p; p++) {
926 bytes += memory_region_need_escape(*p) ? 4 : 1;
927 }
928 if (bytes == p - name) {
929 return g_memdup(name, bytes + 1);
930 }
931
932 escaped = g_malloc(bytes + 1);
933 for (p = name, q = escaped; *p; p++) {
934 c = *p;
935 if (unlikely(memory_region_need_escape(c))) {
936 *q++ = '\\';
937 *q++ = 'x';
938 *q++ = "0123456789abcdef"[c >> 4];
939 c = "0123456789abcdef"[c & 15];
940 }
941 *q++ = c;
942 }
943 *q = 0;
944 return escaped;
945}
946
093bc2cd 947void memory_region_init(MemoryRegion *mr,
2c9b15ca 948 Object *owner,
093bc2cd
AK
949 const char *name,
950 uint64_t size)
951{
22a893e4 952 object_initialize(mr, sizeof(*mr), TYPE_MEMORY_REGION);
08dafab4
AK
953 mr->size = int128_make64(size);
954 if (size == UINT64_MAX) {
955 mr->size = int128_2_64();
956 }
302fa283 957 mr->name = g_strdup(name);
612263cf 958 mr->owner = owner;
58eaa217 959 mr->ram_block = NULL;
b4fefef9
PC
960
961 if (name) {
843ef73a
PC
962 char *escaped_name = memory_region_escape_name(name);
963 char *name_array = g_strdup_printf("%s[*]", escaped_name);
612263cf
PB
964
965 if (!owner) {
966 owner = container_get(qdev_get_machine(), "/unattached");
967 }
968
843ef73a 969 object_property_add_child(owner, name_array, OBJECT(mr), &error_abort);
b4fefef9 970 object_unref(OBJECT(mr));
843ef73a
PC
971 g_free(name_array);
972 g_free(escaped_name);
b4fefef9
PC
973 }
974}
975
d7bce999
EB
976static void memory_region_get_addr(Object *obj, Visitor *v, const char *name,
977 void *opaque, Error **errp)
409ddd01
PC
978{
979 MemoryRegion *mr = MEMORY_REGION(obj);
980 uint64_t value = mr->addr;
981
51e72bc1 982 visit_type_uint64(v, name, &value, errp);
409ddd01
PC
983}
984
d7bce999
EB
985static void memory_region_get_container(Object *obj, Visitor *v,
986 const char *name, void *opaque,
987 Error **errp)
409ddd01
PC
988{
989 MemoryRegion *mr = MEMORY_REGION(obj);
990 gchar *path = (gchar *)"";
991
992 if (mr->container) {
993 path = object_get_canonical_path(OBJECT(mr->container));
994 }
51e72bc1 995 visit_type_str(v, name, &path, errp);
409ddd01
PC
996 if (mr->container) {
997 g_free(path);
998 }
999}
1000
1001static Object *memory_region_resolve_container(Object *obj, void *opaque,
1002 const char *part)
1003{
1004 MemoryRegion *mr = MEMORY_REGION(obj);
1005
1006 return OBJECT(mr->container);
1007}
1008
d7bce999
EB
1009static void memory_region_get_priority(Object *obj, Visitor *v,
1010 const char *name, void *opaque,
1011 Error **errp)
d33382da
PC
1012{
1013 MemoryRegion *mr = MEMORY_REGION(obj);
1014 int32_t value = mr->priority;
1015
51e72bc1 1016 visit_type_int32(v, name, &value, errp);
d33382da
PC
1017}
1018
1019static bool memory_region_get_may_overlap(Object *obj, Error **errp)
1020{
1021 MemoryRegion *mr = MEMORY_REGION(obj);
1022
1023 return mr->may_overlap;
1024}
1025
d7bce999
EB
1026static void memory_region_get_size(Object *obj, Visitor *v, const char *name,
1027 void *opaque, Error **errp)
52aef7bb
PC
1028{
1029 MemoryRegion *mr = MEMORY_REGION(obj);
1030 uint64_t value = memory_region_size(mr);
1031
51e72bc1 1032 visit_type_uint64(v, name, &value, errp);
52aef7bb
PC
1033}
1034
b4fefef9
PC
1035static void memory_region_initfn(Object *obj)
1036{
1037 MemoryRegion *mr = MEMORY_REGION(obj);
409ddd01 1038 ObjectProperty *op;
b4fefef9
PC
1039
1040 mr->ops = &unassigned_mem_ops;
ec05ec26 1041 mr->ram_addr = RAM_ADDR_INVALID;
6bba19ba 1042 mr->enabled = true;
5f9a5ea1 1043 mr->romd_mode = true;
196ea131 1044 mr->global_locking = true;
545e92e0 1045 mr->destructor = memory_region_destructor_none;
093bc2cd 1046 QTAILQ_INIT(&mr->subregions);
093bc2cd 1047 QTAILQ_INIT(&mr->coalesced);
409ddd01
PC
1048
1049 op = object_property_add(OBJECT(mr), "container",
1050 "link<" TYPE_MEMORY_REGION ">",
1051 memory_region_get_container,
1052 NULL, /* memory_region_set_container */
1053 NULL, NULL, &error_abort);
1054 op->resolve = memory_region_resolve_container;
1055
1056 object_property_add(OBJECT(mr), "addr", "uint64",
1057 memory_region_get_addr,
1058 NULL, /* memory_region_set_addr */
1059 NULL, NULL, &error_abort);
d33382da
PC
1060 object_property_add(OBJECT(mr), "priority", "uint32",
1061 memory_region_get_priority,
1062 NULL, /* memory_region_set_priority */
1063 NULL, NULL, &error_abort);
1064 object_property_add_bool(OBJECT(mr), "may-overlap",
1065 memory_region_get_may_overlap,
1066 NULL, /* memory_region_set_may_overlap */
1067 &error_abort);
52aef7bb
PC
1068 object_property_add(OBJECT(mr), "size", "uint64",
1069 memory_region_get_size,
1070 NULL, /* memory_region_set_size, */
1071 NULL, NULL, &error_abort);
093bc2cd
AK
1072}
1073
b018ddf6
PB
1074static uint64_t unassigned_mem_read(void *opaque, hwaddr addr,
1075 unsigned size)
1076{
1077#ifdef DEBUG_UNASSIGNED
1078 printf("Unassigned mem read " TARGET_FMT_plx "\n", addr);
1079#endif
4917cf44
AF
1080 if (current_cpu != NULL) {
1081 cpu_unassigned_access(current_cpu, addr, false, false, 0, size);
c658b94f 1082 }
68a7439a 1083 return 0;
b018ddf6
PB
1084}
1085
1086static void unassigned_mem_write(void *opaque, hwaddr addr,
1087 uint64_t val, unsigned size)
1088{
1089#ifdef DEBUG_UNASSIGNED
1090 printf("Unassigned mem write " TARGET_FMT_plx " = 0x%"PRIx64"\n", addr, val);
1091#endif
4917cf44
AF
1092 if (current_cpu != NULL) {
1093 cpu_unassigned_access(current_cpu, addr, true, false, 0, size);
c658b94f 1094 }
b018ddf6
PB
1095}
1096
d197063f
PB
1097static bool unassigned_mem_accepts(void *opaque, hwaddr addr,
1098 unsigned size, bool is_write)
1099{
1100 return false;
1101}
1102
1103const MemoryRegionOps unassigned_mem_ops = {
1104 .valid.accepts = unassigned_mem_accepts,
1105 .endianness = DEVICE_NATIVE_ENDIAN,
1106};
1107
d2702032
PB
1108bool memory_region_access_valid(MemoryRegion *mr,
1109 hwaddr addr,
1110 unsigned size,
1111 bool is_write)
093bc2cd 1112{
a014ed07
PB
1113 int access_size_min, access_size_max;
1114 int access_size, i;
897fa7cf 1115
093bc2cd
AK
1116 if (!mr->ops->valid.unaligned && (addr & (size - 1))) {
1117 return false;
1118 }
1119
a014ed07 1120 if (!mr->ops->valid.accepts) {
093bc2cd
AK
1121 return true;
1122 }
1123
a014ed07
PB
1124 access_size_min = mr->ops->valid.min_access_size;
1125 if (!mr->ops->valid.min_access_size) {
1126 access_size_min = 1;
1127 }
1128
1129 access_size_max = mr->ops->valid.max_access_size;
1130 if (!mr->ops->valid.max_access_size) {
1131 access_size_max = 4;
1132 }
1133
1134 access_size = MAX(MIN(size, access_size_max), access_size_min);
1135 for (i = 0; i < size; i += access_size) {
1136 if (!mr->ops->valid.accepts(mr->opaque, addr + i, access_size,
1137 is_write)) {
1138 return false;
1139 }
093bc2cd 1140 }
a014ed07 1141
093bc2cd
AK
1142 return true;
1143}
1144
cc05c43a
PM
1145static MemTxResult memory_region_dispatch_read1(MemoryRegion *mr,
1146 hwaddr addr,
1147 uint64_t *pval,
1148 unsigned size,
1149 MemTxAttrs attrs)
093bc2cd 1150{
cc05c43a 1151 *pval = 0;
093bc2cd 1152
ce5d2f33 1153 if (mr->ops->read) {
cc05c43a
PM
1154 return access_with_adjusted_size(addr, pval, size,
1155 mr->ops->impl.min_access_size,
1156 mr->ops->impl.max_access_size,
1157 memory_region_read_accessor,
1158 mr, attrs);
1159 } else if (mr->ops->read_with_attrs) {
1160 return access_with_adjusted_size(addr, pval, size,
1161 mr->ops->impl.min_access_size,
1162 mr->ops->impl.max_access_size,
1163 memory_region_read_with_attrs_accessor,
1164 mr, attrs);
ce5d2f33 1165 } else {
cc05c43a
PM
1166 return access_with_adjusted_size(addr, pval, size, 1, 4,
1167 memory_region_oldmmio_read_accessor,
1168 mr, attrs);
74901c3b 1169 }
093bc2cd
AK
1170}
1171
3b643495
PM
1172MemTxResult memory_region_dispatch_read(MemoryRegion *mr,
1173 hwaddr addr,
1174 uint64_t *pval,
1175 unsigned size,
1176 MemTxAttrs attrs)
a621f38d 1177{
cc05c43a
PM
1178 MemTxResult r;
1179
791af8c8
PB
1180 if (!memory_region_access_valid(mr, addr, size, false)) {
1181 *pval = unassigned_mem_read(mr, addr, size);
cc05c43a 1182 return MEMTX_DECODE_ERROR;
791af8c8 1183 }
a621f38d 1184
cc05c43a 1185 r = memory_region_dispatch_read1(mr, addr, pval, size, attrs);
791af8c8 1186 adjust_endianness(mr, pval, size);
cc05c43a 1187 return r;
a621f38d 1188}
093bc2cd 1189
8c56c1a5
PF
1190/* Return true if an eventfd was signalled */
1191static bool memory_region_dispatch_write_eventfds(MemoryRegion *mr,
1192 hwaddr addr,
1193 uint64_t data,
1194 unsigned size,
1195 MemTxAttrs attrs)
1196{
1197 MemoryRegionIoeventfd ioeventfd = {
1198 .addr = addrrange_make(int128_make64(addr), int128_make64(size)),
1199 .data = data,
1200 };
1201 unsigned i;
1202
1203 for (i = 0; i < mr->ioeventfd_nb; i++) {
1204 ioeventfd.match_data = mr->ioeventfds[i].match_data;
1205 ioeventfd.e = mr->ioeventfds[i].e;
1206
1207 if (memory_region_ioeventfd_equal(ioeventfd, mr->ioeventfds[i])) {
1208 event_notifier_set(ioeventfd.e);
1209 return true;
1210 }
1211 }
1212
1213 return false;
1214}
1215
3b643495
PM
1216MemTxResult memory_region_dispatch_write(MemoryRegion *mr,
1217 hwaddr addr,
1218 uint64_t data,
1219 unsigned size,
1220 MemTxAttrs attrs)
a621f38d 1221{
897fa7cf 1222 if (!memory_region_access_valid(mr, addr, size, true)) {
b018ddf6 1223 unassigned_mem_write(mr, addr, data, size);
cc05c43a 1224 return MEMTX_DECODE_ERROR;
093bc2cd
AK
1225 }
1226
a621f38d
AK
1227 adjust_endianness(mr, &data, size);
1228
8c56c1a5
PF
1229 if ((!kvm_eventfds_enabled()) &&
1230 memory_region_dispatch_write_eventfds(mr, addr, data, size, attrs)) {
1231 return MEMTX_OK;
1232 }
1233
ce5d2f33 1234 if (mr->ops->write) {
cc05c43a
PM
1235 return access_with_adjusted_size(addr, &data, size,
1236 mr->ops->impl.min_access_size,
1237 mr->ops->impl.max_access_size,
1238 memory_region_write_accessor, mr,
1239 attrs);
1240 } else if (mr->ops->write_with_attrs) {
1241 return
1242 access_with_adjusted_size(addr, &data, size,
1243 mr->ops->impl.min_access_size,
1244 mr->ops->impl.max_access_size,
1245 memory_region_write_with_attrs_accessor,
1246 mr, attrs);
ce5d2f33 1247 } else {
cc05c43a
PM
1248 return access_with_adjusted_size(addr, &data, size, 1, 4,
1249 memory_region_oldmmio_write_accessor,
1250 mr, attrs);
74901c3b 1251 }
093bc2cd
AK
1252}
1253
093bc2cd 1254void memory_region_init_io(MemoryRegion *mr,
2c9b15ca 1255 Object *owner,
093bc2cd
AK
1256 const MemoryRegionOps *ops,
1257 void *opaque,
1258 const char *name,
1259 uint64_t size)
1260{
2c9b15ca 1261 memory_region_init(mr, owner, name, size);
6d6d2abf 1262 mr->ops = ops ? ops : &unassigned_mem_ops;
093bc2cd 1263 mr->opaque = opaque;
14a3c10a 1264 mr->terminates = true;
093bc2cd
AK
1265}
1266
1267void memory_region_init_ram(MemoryRegion *mr,
2c9b15ca 1268 Object *owner,
093bc2cd 1269 const char *name,
49946538
HT
1270 uint64_t size,
1271 Error **errp)
093bc2cd 1272{
528f46af
FZ
1273 RAMBlock *ram_block;
1274
2c9b15ca 1275 memory_region_init(mr, owner, name, size);
8ea9252a 1276 mr->ram = true;
14a3c10a 1277 mr->terminates = true;
545e92e0 1278 mr->destructor = memory_region_destructor_ram;
528f46af 1279 ram_block = qemu_ram_alloc(size, mr, errp);
0a756018 1280 mr->ram_block = ram_block;
528f46af 1281 mr->ram_addr = ram_block->offset;
677e7805 1282 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
0b183fc8
PB
1283}
1284
60786ef3
MT
1285void memory_region_init_resizeable_ram(MemoryRegion *mr,
1286 Object *owner,
1287 const char *name,
1288 uint64_t size,
1289 uint64_t max_size,
1290 void (*resized)(const char*,
1291 uint64_t length,
1292 void *host),
1293 Error **errp)
1294{
528f46af
FZ
1295 RAMBlock *ram_block;
1296
60786ef3
MT
1297 memory_region_init(mr, owner, name, size);
1298 mr->ram = true;
1299 mr->terminates = true;
1300 mr->destructor = memory_region_destructor_ram;
528f46af 1301 ram_block = qemu_ram_alloc_resizeable(size, max_size, resized, mr, errp);
0a756018 1302 mr->ram_block = ram_block;
528f46af 1303 mr->ram_addr = ram_block->offset;
677e7805 1304 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
60786ef3
MT
1305}
1306
0b183fc8
PB
1307#ifdef __linux__
1308void memory_region_init_ram_from_file(MemoryRegion *mr,
1309 struct Object *owner,
1310 const char *name,
1311 uint64_t size,
dbcb8981 1312 bool share,
7f56e740
PB
1313 const char *path,
1314 Error **errp)
0b183fc8 1315{
528f46af
FZ
1316 RAMBlock *ram_block;
1317
0b183fc8
PB
1318 memory_region_init(mr, owner, name, size);
1319 mr->ram = true;
1320 mr->terminates = true;
1321 mr->destructor = memory_region_destructor_ram;
528f46af 1322 ram_block = qemu_ram_alloc_from_file(size, mr, share, path, errp);
0a756018 1323 mr->ram_block = ram_block;
528f46af 1324 mr->ram_addr = ram_block->offset;
677e7805 1325 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
093bc2cd 1326}
0b183fc8 1327#endif
093bc2cd
AK
1328
1329void memory_region_init_ram_ptr(MemoryRegion *mr,
2c9b15ca 1330 Object *owner,
093bc2cd
AK
1331 const char *name,
1332 uint64_t size,
1333 void *ptr)
1334{
528f46af
FZ
1335 RAMBlock *ram_block;
1336
2c9b15ca 1337 memory_region_init(mr, owner, name, size);
8ea9252a 1338 mr->ram = true;
14a3c10a 1339 mr->terminates = true;
fc3e7665 1340 mr->destructor = memory_region_destructor_ram;
677e7805 1341 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
ef701d7b
HT
1342
1343 /* qemu_ram_alloc_from_ptr cannot fail with ptr != NULL. */
1344 assert(ptr != NULL);
528f46af 1345 ram_block = qemu_ram_alloc_from_ptr(size, ptr, mr, &error_fatal);
0a756018 1346 mr->ram_block = ram_block;
528f46af 1347 mr->ram_addr = ram_block->offset;
093bc2cd
AK
1348}
1349
e4dc3f59
ND
1350void memory_region_set_skip_dump(MemoryRegion *mr)
1351{
1352 mr->skip_dump = true;
1353}
1354
093bc2cd 1355void memory_region_init_alias(MemoryRegion *mr,
2c9b15ca 1356 Object *owner,
093bc2cd
AK
1357 const char *name,
1358 MemoryRegion *orig,
a8170e5e 1359 hwaddr offset,
093bc2cd
AK
1360 uint64_t size)
1361{
2c9b15ca 1362 memory_region_init(mr, owner, name, size);
093bc2cd
AK
1363 mr->alias = orig;
1364 mr->alias_offset = offset;
1365}
1366
d0a9b5bc 1367void memory_region_init_rom_device(MemoryRegion *mr,
2c9b15ca 1368 Object *owner,
d0a9b5bc 1369 const MemoryRegionOps *ops,
75f5941c 1370 void *opaque,
d0a9b5bc 1371 const char *name,
33e0eb52
HT
1372 uint64_t size,
1373 Error **errp)
d0a9b5bc 1374{
528f46af
FZ
1375 RAMBlock *ram_block;
1376
2c9b15ca 1377 memory_region_init(mr, owner, name, size);
7bc2b9cd 1378 mr->ops = ops;
75f5941c 1379 mr->opaque = opaque;
d0a9b5bc 1380 mr->terminates = true;
75c578dc 1381 mr->rom_device = true;
d0a9b5bc 1382 mr->destructor = memory_region_destructor_rom_device;
528f46af 1383 ram_block = qemu_ram_alloc(size, mr, errp);
0a756018 1384 mr->ram_block = ram_block;
528f46af 1385 mr->ram_addr = ram_block->offset;
d0a9b5bc
AK
1386}
1387
30951157 1388void memory_region_init_iommu(MemoryRegion *mr,
2c9b15ca 1389 Object *owner,
30951157
AK
1390 const MemoryRegionIOMMUOps *ops,
1391 const char *name,
1392 uint64_t size)
1393{
2c9b15ca 1394 memory_region_init(mr, owner, name, size);
30951157
AK
1395 mr->iommu_ops = ops,
1396 mr->terminates = true; /* then re-forwards */
06866575 1397 notifier_list_init(&mr->iommu_notify);
30951157
AK
1398}
1399
b4fefef9 1400static void memory_region_finalize(Object *obj)
093bc2cd 1401{
b4fefef9
PC
1402 MemoryRegion *mr = MEMORY_REGION(obj);
1403
2e2b8eb7
PB
1404 assert(!mr->container);
1405
1406 /* We know the region is not visible in any address space (it
1407 * does not have a container and cannot be a root either because
1408 * it has no references, so we can blindly clear mr->enabled.
1409 * memory_region_set_enabled instead could trigger a transaction
1410 * and cause an infinite loop.
1411 */
1412 mr->enabled = false;
1413 memory_region_transaction_begin();
1414 while (!QTAILQ_EMPTY(&mr->subregions)) {
1415 MemoryRegion *subregion = QTAILQ_FIRST(&mr->subregions);
1416 memory_region_del_subregion(mr, subregion);
1417 }
1418 memory_region_transaction_commit();
1419
545e92e0 1420 mr->destructor(mr);
093bc2cd 1421 memory_region_clear_coalescing(mr);
302fa283 1422 g_free((char *)mr->name);
7267c094 1423 g_free(mr->ioeventfds);
093bc2cd
AK
1424}
1425
803c0816
PB
1426Object *memory_region_owner(MemoryRegion *mr)
1427{
22a893e4
PB
1428 Object *obj = OBJECT(mr);
1429 return obj->parent;
803c0816
PB
1430}
1431
46637be2
PB
1432void memory_region_ref(MemoryRegion *mr)
1433{
22a893e4
PB
1434 /* MMIO callbacks most likely will access data that belongs
1435 * to the owner, hence the need to ref/unref the owner whenever
1436 * the memory region is in use.
1437 *
1438 * The memory region is a child of its owner. As long as the
1439 * owner doesn't call unparent itself on the memory region,
1440 * ref-ing the owner will also keep the memory region alive.
612263cf
PB
1441 * Memory regions without an owner are supposed to never go away;
1442 * we do not ref/unref them because it slows down DMA sensibly.
22a893e4 1443 */
612263cf
PB
1444 if (mr && mr->owner) {
1445 object_ref(mr->owner);
46637be2
PB
1446 }
1447}
1448
1449void memory_region_unref(MemoryRegion *mr)
1450{
612263cf
PB
1451 if (mr && mr->owner) {
1452 object_unref(mr->owner);
46637be2
PB
1453 }
1454}
1455
093bc2cd
AK
1456uint64_t memory_region_size(MemoryRegion *mr)
1457{
08dafab4
AK
1458 if (int128_eq(mr->size, int128_2_64())) {
1459 return UINT64_MAX;
1460 }
1461 return int128_get64(mr->size);
093bc2cd
AK
1462}
1463
5d546d4b 1464const char *memory_region_name(const MemoryRegion *mr)
8991c79b 1465{
d1dd32af
PC
1466 if (!mr->name) {
1467 ((MemoryRegion *)mr)->name =
1468 object_get_canonical_path_component(OBJECT(mr));
1469 }
302fa283 1470 return mr->name;
8991c79b
AK
1471}
1472
e4dc3f59
ND
1473bool memory_region_is_skip_dump(MemoryRegion *mr)
1474{
1475 return mr->skip_dump;
1476}
1477
2d1a35be 1478uint8_t memory_region_get_dirty_log_mask(MemoryRegion *mr)
55043ba3 1479{
6f6a5ef3
PB
1480 uint8_t mask = mr->dirty_log_mask;
1481 if (global_dirty_log) {
1482 mask |= (1 << DIRTY_MEMORY_MIGRATION);
1483 }
1484 return mask;
55043ba3
AK
1485}
1486
2d1a35be
PB
1487bool memory_region_is_logging(MemoryRegion *mr, uint8_t client)
1488{
1489 return memory_region_get_dirty_log_mask(mr) & (1 << client);
1490}
1491
06866575
DG
1492void memory_region_register_iommu_notifier(MemoryRegion *mr, Notifier *n)
1493{
1494 notifier_list_add(&mr->iommu_notify, n);
1495}
1496
a788f227
DG
1497void memory_region_iommu_replay(MemoryRegion *mr, Notifier *n,
1498 hwaddr granularity, bool is_write)
1499{
1500 hwaddr addr;
1501 IOMMUTLBEntry iotlb;
1502
1503 for (addr = 0; addr < memory_region_size(mr); addr += granularity) {
1504 iotlb = mr->iommu_ops->translate(mr, addr, is_write);
1505 if (iotlb.perm != IOMMU_NONE) {
1506 n->notify(n, &iotlb);
1507 }
1508
1509 /* if (2^64 - MR size) < granularity, it's possible to get an
1510 * infinite loop here. This should catch such a wraparound */
1511 if ((addr + granularity) < addr) {
1512 break;
1513 }
1514 }
1515}
1516
06866575
DG
1517void memory_region_unregister_iommu_notifier(Notifier *n)
1518{
1519 notifier_remove(n);
1520}
1521
1522void memory_region_notify_iommu(MemoryRegion *mr,
1523 IOMMUTLBEntry entry)
1524{
1525 assert(memory_region_is_iommu(mr));
1526 notifier_list_notify(&mr->iommu_notify, &entry);
1527}
1528
093bc2cd
AK
1529void memory_region_set_log(MemoryRegion *mr, bool log, unsigned client)
1530{
5a583347 1531 uint8_t mask = 1 << client;
deb809ed 1532 uint8_t old_logging;
5a583347 1533
dbddac6d 1534 assert(client == DIRTY_MEMORY_VGA);
deb809ed
PB
1535 old_logging = mr->vga_logging_count;
1536 mr->vga_logging_count += log ? 1 : -1;
1537 if (!!old_logging == !!mr->vga_logging_count) {
1538 return;
1539 }
1540
59023ef4 1541 memory_region_transaction_begin();
5a583347 1542 mr->dirty_log_mask = (mr->dirty_log_mask & ~mask) | (log * mask);
22bde714 1543 memory_region_update_pending |= mr->enabled;
59023ef4 1544 memory_region_transaction_commit();
093bc2cd
AK
1545}
1546
a8170e5e
AK
1547bool memory_region_get_dirty(MemoryRegion *mr, hwaddr addr,
1548 hwaddr size, unsigned client)
093bc2cd 1549{
ec05ec26 1550 assert(mr->ram_addr != RAM_ADDR_INVALID);
52159192 1551 return cpu_physical_memory_get_dirty(mr->ram_addr + addr, size, client);
093bc2cd
AK
1552}
1553
a8170e5e
AK
1554void memory_region_set_dirty(MemoryRegion *mr, hwaddr addr,
1555 hwaddr size)
093bc2cd 1556{
ec05ec26 1557 assert(mr->ram_addr != RAM_ADDR_INVALID);
58d2707e
PB
1558 cpu_physical_memory_set_dirty_range(mr->ram_addr + addr, size,
1559 memory_region_get_dirty_log_mask(mr));
093bc2cd
AK
1560}
1561
6c279db8
JQ
1562bool memory_region_test_and_clear_dirty(MemoryRegion *mr, hwaddr addr,
1563 hwaddr size, unsigned client)
1564{
ec05ec26 1565 assert(mr->ram_addr != RAM_ADDR_INVALID);
03eebc9e
SH
1566 return cpu_physical_memory_test_and_clear_dirty(mr->ram_addr + addr,
1567 size, client);
6c279db8
JQ
1568}
1569
1570
093bc2cd
AK
1571void memory_region_sync_dirty_bitmap(MemoryRegion *mr)
1572{
0d673e36 1573 AddressSpace *as;
5a583347
AK
1574 FlatRange *fr;
1575
0d673e36 1576 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
856d7245 1577 FlatView *view = address_space_get_flatview(as);
99e86347 1578 FOR_EACH_FLAT_RANGE(fr, view) {
0d673e36
AK
1579 if (fr->mr == mr) {
1580 MEMORY_LISTENER_UPDATE_REGION(fr, as, Forward, log_sync);
1581 }
5a583347 1582 }
856d7245 1583 flatview_unref(view);
5a583347 1584 }
093bc2cd
AK
1585}
1586
1587void memory_region_set_readonly(MemoryRegion *mr, bool readonly)
1588{
fb1cd6f9 1589 if (mr->readonly != readonly) {
59023ef4 1590 memory_region_transaction_begin();
fb1cd6f9 1591 mr->readonly = readonly;
22bde714 1592 memory_region_update_pending |= mr->enabled;
59023ef4 1593 memory_region_transaction_commit();
fb1cd6f9 1594 }
093bc2cd
AK
1595}
1596
5f9a5ea1 1597void memory_region_rom_device_set_romd(MemoryRegion *mr, bool romd_mode)
d0a9b5bc 1598{
5f9a5ea1 1599 if (mr->romd_mode != romd_mode) {
59023ef4 1600 memory_region_transaction_begin();
5f9a5ea1 1601 mr->romd_mode = romd_mode;
22bde714 1602 memory_region_update_pending |= mr->enabled;
59023ef4 1603 memory_region_transaction_commit();
d0a9b5bc
AK
1604 }
1605}
1606
a8170e5e
AK
1607void memory_region_reset_dirty(MemoryRegion *mr, hwaddr addr,
1608 hwaddr size, unsigned client)
093bc2cd 1609{
ec05ec26 1610 assert(mr->ram_addr != RAM_ADDR_INVALID);
03eebc9e
SH
1611 cpu_physical_memory_test_and_clear_dirty(mr->ram_addr + addr, size,
1612 client);
093bc2cd
AK
1613}
1614
a35ba7be
PB
1615int memory_region_get_fd(MemoryRegion *mr)
1616{
1617 if (mr->alias) {
1618 return memory_region_get_fd(mr->alias);
1619 }
1620
ec05ec26 1621 assert(mr->ram_addr != RAM_ADDR_INVALID);
a35ba7be
PB
1622
1623 return qemu_get_ram_fd(mr->ram_addr & TARGET_PAGE_MASK);
1624}
1625
093bc2cd
AK
1626void *memory_region_get_ram_ptr(MemoryRegion *mr)
1627{
49b24afc
PB
1628 void *ptr;
1629 uint64_t offset = 0;
093bc2cd 1630
49b24afc
PB
1631 rcu_read_lock();
1632 while (mr->alias) {
1633 offset += mr->alias_offset;
1634 mr = mr->alias;
1635 }
ec05ec26 1636 assert(mr->ram_addr != RAM_ADDR_INVALID);
3655cb9c 1637 ptr = qemu_get_ram_ptr(mr->ram_block, mr->ram_addr & TARGET_PAGE_MASK);
49b24afc 1638 rcu_read_unlock();
093bc2cd 1639
49b24afc 1640 return ptr + offset;
093bc2cd
AK
1641}
1642
7ebb2745
FZ
1643ram_addr_t memory_region_get_ram_addr(MemoryRegion *mr)
1644{
1645 return mr->ram_block ? mr->ram_block->offset : RAM_ADDR_INVALID;
1646}
1647
37d7c084
PB
1648void memory_region_ram_resize(MemoryRegion *mr, ram_addr_t newsize, Error **errp)
1649{
ec05ec26 1650 assert(mr->ram_addr != RAM_ADDR_INVALID);
37d7c084
PB
1651
1652 qemu_ram_resize(mr->ram_addr, newsize, errp);
1653}
1654
0d673e36 1655static void memory_region_update_coalesced_range_as(MemoryRegion *mr, AddressSpace *as)
093bc2cd 1656{
99e86347 1657 FlatView *view;
093bc2cd
AK
1658 FlatRange *fr;
1659 CoalescedMemoryRange *cmr;
1660 AddrRange tmp;
95d2994a 1661 MemoryRegionSection section;
093bc2cd 1662
856d7245 1663 view = address_space_get_flatview(as);
99e86347 1664 FOR_EACH_FLAT_RANGE(fr, view) {
093bc2cd 1665 if (fr->mr == mr) {
95d2994a 1666 section = (MemoryRegionSection) {
f6790af6 1667 .address_space = as,
95d2994a 1668 .offset_within_address_space = int128_get64(fr->addr.start),
052e87b0 1669 .size = fr->addr.size,
95d2994a
AK
1670 };
1671
1672 MEMORY_LISTENER_CALL(coalesced_mmio_del, Reverse, &section,
1673 int128_get64(fr->addr.start),
1674 int128_get64(fr->addr.size));
093bc2cd
AK
1675 QTAILQ_FOREACH(cmr, &mr->coalesced, link) {
1676 tmp = addrrange_shift(cmr->addr,
08dafab4
AK
1677 int128_sub(fr->addr.start,
1678 int128_make64(fr->offset_in_region)));
093bc2cd
AK
1679 if (!addrrange_intersects(tmp, fr->addr)) {
1680 continue;
1681 }
1682 tmp = addrrange_intersection(tmp, fr->addr);
95d2994a
AK
1683 MEMORY_LISTENER_CALL(coalesced_mmio_add, Forward, &section,
1684 int128_get64(tmp.start),
1685 int128_get64(tmp.size));
093bc2cd
AK
1686 }
1687 }
1688 }
856d7245 1689 flatview_unref(view);
093bc2cd
AK
1690}
1691
0d673e36
AK
1692static void memory_region_update_coalesced_range(MemoryRegion *mr)
1693{
1694 AddressSpace *as;
1695
1696 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
1697 memory_region_update_coalesced_range_as(mr, as);
1698 }
1699}
1700
093bc2cd
AK
1701void memory_region_set_coalescing(MemoryRegion *mr)
1702{
1703 memory_region_clear_coalescing(mr);
08dafab4 1704 memory_region_add_coalescing(mr, 0, int128_get64(mr->size));
093bc2cd
AK
1705}
1706
1707void memory_region_add_coalescing(MemoryRegion *mr,
a8170e5e 1708 hwaddr offset,
093bc2cd
AK
1709 uint64_t size)
1710{
7267c094 1711 CoalescedMemoryRange *cmr = g_malloc(sizeof(*cmr));
093bc2cd 1712
08dafab4 1713 cmr->addr = addrrange_make(int128_make64(offset), int128_make64(size));
093bc2cd
AK
1714 QTAILQ_INSERT_TAIL(&mr->coalesced, cmr, link);
1715 memory_region_update_coalesced_range(mr);
d410515e 1716 memory_region_set_flush_coalesced(mr);
093bc2cd
AK
1717}
1718
1719void memory_region_clear_coalescing(MemoryRegion *mr)
1720{
1721 CoalescedMemoryRange *cmr;
ab5b3db5 1722 bool updated = false;
093bc2cd 1723
d410515e
JK
1724 qemu_flush_coalesced_mmio_buffer();
1725 mr->flush_coalesced_mmio = false;
1726
093bc2cd
AK
1727 while (!QTAILQ_EMPTY(&mr->coalesced)) {
1728 cmr = QTAILQ_FIRST(&mr->coalesced);
1729 QTAILQ_REMOVE(&mr->coalesced, cmr, link);
7267c094 1730 g_free(cmr);
ab5b3db5
FZ
1731 updated = true;
1732 }
1733
1734 if (updated) {
1735 memory_region_update_coalesced_range(mr);
093bc2cd 1736 }
093bc2cd
AK
1737}
1738
d410515e
JK
1739void memory_region_set_flush_coalesced(MemoryRegion *mr)
1740{
1741 mr->flush_coalesced_mmio = true;
1742}
1743
1744void memory_region_clear_flush_coalesced(MemoryRegion *mr)
1745{
1746 qemu_flush_coalesced_mmio_buffer();
1747 if (QTAILQ_EMPTY(&mr->coalesced)) {
1748 mr->flush_coalesced_mmio = false;
1749 }
1750}
1751
196ea131
JK
1752void memory_region_set_global_locking(MemoryRegion *mr)
1753{
1754 mr->global_locking = true;
1755}
1756
1757void memory_region_clear_global_locking(MemoryRegion *mr)
1758{
1759 mr->global_locking = false;
1760}
1761
8c56c1a5
PF
1762static bool userspace_eventfd_warning;
1763
3e9d69e7 1764void memory_region_add_eventfd(MemoryRegion *mr,
a8170e5e 1765 hwaddr addr,
3e9d69e7
AK
1766 unsigned size,
1767 bool match_data,
1768 uint64_t data,
753d5e14 1769 EventNotifier *e)
3e9d69e7
AK
1770{
1771 MemoryRegionIoeventfd mrfd = {
08dafab4
AK
1772 .addr.start = int128_make64(addr),
1773 .addr.size = int128_make64(size),
3e9d69e7
AK
1774 .match_data = match_data,
1775 .data = data,
753d5e14 1776 .e = e,
3e9d69e7
AK
1777 };
1778 unsigned i;
1779
8c56c1a5
PF
1780 if (kvm_enabled() && (!(kvm_eventfds_enabled() ||
1781 userspace_eventfd_warning))) {
1782 userspace_eventfd_warning = true;
1783 error_report("Using eventfd without MMIO binding in KVM. "
1784 "Suboptimal performance expected");
1785 }
1786
b8aecea2
JW
1787 if (size) {
1788 adjust_endianness(mr, &mrfd.data, size);
1789 }
59023ef4 1790 memory_region_transaction_begin();
3e9d69e7
AK
1791 for (i = 0; i < mr->ioeventfd_nb; ++i) {
1792 if (memory_region_ioeventfd_before(mrfd, mr->ioeventfds[i])) {
1793 break;
1794 }
1795 }
1796 ++mr->ioeventfd_nb;
7267c094 1797 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7
AK
1798 sizeof(*mr->ioeventfds) * mr->ioeventfd_nb);
1799 memmove(&mr->ioeventfds[i+1], &mr->ioeventfds[i],
1800 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb-1 - i));
1801 mr->ioeventfds[i] = mrfd;
4dc56152 1802 ioeventfd_update_pending |= mr->enabled;
59023ef4 1803 memory_region_transaction_commit();
3e9d69e7
AK
1804}
1805
1806void memory_region_del_eventfd(MemoryRegion *mr,
a8170e5e 1807 hwaddr addr,
3e9d69e7
AK
1808 unsigned size,
1809 bool match_data,
1810 uint64_t data,
753d5e14 1811 EventNotifier *e)
3e9d69e7
AK
1812{
1813 MemoryRegionIoeventfd mrfd = {
08dafab4
AK
1814 .addr.start = int128_make64(addr),
1815 .addr.size = int128_make64(size),
3e9d69e7
AK
1816 .match_data = match_data,
1817 .data = data,
753d5e14 1818 .e = e,
3e9d69e7
AK
1819 };
1820 unsigned i;
1821
b8aecea2
JW
1822 if (size) {
1823 adjust_endianness(mr, &mrfd.data, size);
1824 }
59023ef4 1825 memory_region_transaction_begin();
3e9d69e7
AK
1826 for (i = 0; i < mr->ioeventfd_nb; ++i) {
1827 if (memory_region_ioeventfd_equal(mrfd, mr->ioeventfds[i])) {
1828 break;
1829 }
1830 }
1831 assert(i != mr->ioeventfd_nb);
1832 memmove(&mr->ioeventfds[i], &mr->ioeventfds[i+1],
1833 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb - (i+1)));
1834 --mr->ioeventfd_nb;
7267c094 1835 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7 1836 sizeof(*mr->ioeventfds)*mr->ioeventfd_nb + 1);
4dc56152 1837 ioeventfd_update_pending |= mr->enabled;
59023ef4 1838 memory_region_transaction_commit();
3e9d69e7
AK
1839}
1840
feca4ac1 1841static void memory_region_update_container_subregions(MemoryRegion *subregion)
093bc2cd 1842{
0598701a 1843 hwaddr offset = subregion->addr;
feca4ac1 1844 MemoryRegion *mr = subregion->container;
093bc2cd
AK
1845 MemoryRegion *other;
1846
59023ef4
JK
1847 memory_region_transaction_begin();
1848
dfde4e6e 1849 memory_region_ref(subregion);
093bc2cd
AK
1850 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
1851 if (subregion->may_overlap || other->may_overlap) {
1852 continue;
1853 }
2c7cfd65 1854 if (int128_ge(int128_make64(offset),
08dafab4
AK
1855 int128_add(int128_make64(other->addr), other->size))
1856 || int128_le(int128_add(int128_make64(offset), subregion->size),
1857 int128_make64(other->addr))) {
093bc2cd
AK
1858 continue;
1859 }
a5e1cbc8 1860#if 0
860329b2
MW
1861 printf("warning: subregion collision %llx/%llx (%s) "
1862 "vs %llx/%llx (%s)\n",
093bc2cd 1863 (unsigned long long)offset,
08dafab4 1864 (unsigned long long)int128_get64(subregion->size),
860329b2
MW
1865 subregion->name,
1866 (unsigned long long)other->addr,
08dafab4 1867 (unsigned long long)int128_get64(other->size),
860329b2 1868 other->name);
a5e1cbc8 1869#endif
093bc2cd
AK
1870 }
1871 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
1872 if (subregion->priority >= other->priority) {
1873 QTAILQ_INSERT_BEFORE(other, subregion, subregions_link);
1874 goto done;
1875 }
1876 }
1877 QTAILQ_INSERT_TAIL(&mr->subregions, subregion, subregions_link);
1878done:
22bde714 1879 memory_region_update_pending |= mr->enabled && subregion->enabled;
59023ef4 1880 memory_region_transaction_commit();
093bc2cd
AK
1881}
1882
0598701a
PC
1883static void memory_region_add_subregion_common(MemoryRegion *mr,
1884 hwaddr offset,
1885 MemoryRegion *subregion)
1886{
feca4ac1
PB
1887 assert(!subregion->container);
1888 subregion->container = mr;
0598701a 1889 subregion->addr = offset;
feca4ac1 1890 memory_region_update_container_subregions(subregion);
0598701a 1891}
093bc2cd
AK
1892
1893void memory_region_add_subregion(MemoryRegion *mr,
a8170e5e 1894 hwaddr offset,
093bc2cd
AK
1895 MemoryRegion *subregion)
1896{
1897 subregion->may_overlap = false;
1898 subregion->priority = 0;
1899 memory_region_add_subregion_common(mr, offset, subregion);
1900}
1901
1902void memory_region_add_subregion_overlap(MemoryRegion *mr,
a8170e5e 1903 hwaddr offset,
093bc2cd 1904 MemoryRegion *subregion,
a1ff8ae0 1905 int priority)
093bc2cd
AK
1906{
1907 subregion->may_overlap = true;
1908 subregion->priority = priority;
1909 memory_region_add_subregion_common(mr, offset, subregion);
1910}
1911
1912void memory_region_del_subregion(MemoryRegion *mr,
1913 MemoryRegion *subregion)
1914{
59023ef4 1915 memory_region_transaction_begin();
feca4ac1
PB
1916 assert(subregion->container == mr);
1917 subregion->container = NULL;
093bc2cd 1918 QTAILQ_REMOVE(&mr->subregions, subregion, subregions_link);
dfde4e6e 1919 memory_region_unref(subregion);
22bde714 1920 memory_region_update_pending |= mr->enabled && subregion->enabled;
59023ef4 1921 memory_region_transaction_commit();
6bba19ba
AK
1922}
1923
1924void memory_region_set_enabled(MemoryRegion *mr, bool enabled)
1925{
1926 if (enabled == mr->enabled) {
1927 return;
1928 }
59023ef4 1929 memory_region_transaction_begin();
6bba19ba 1930 mr->enabled = enabled;
22bde714 1931 memory_region_update_pending = true;
59023ef4 1932 memory_region_transaction_commit();
093bc2cd 1933}
1c0ffa58 1934
e7af4c67
MT
1935void memory_region_set_size(MemoryRegion *mr, uint64_t size)
1936{
1937 Int128 s = int128_make64(size);
1938
1939 if (size == UINT64_MAX) {
1940 s = int128_2_64();
1941 }
1942 if (int128_eq(s, mr->size)) {
1943 return;
1944 }
1945 memory_region_transaction_begin();
1946 mr->size = s;
1947 memory_region_update_pending = true;
1948 memory_region_transaction_commit();
1949}
1950
67891b8a 1951static void memory_region_readd_subregion(MemoryRegion *mr)
2282e1af 1952{
feca4ac1 1953 MemoryRegion *container = mr->container;
2282e1af 1954
feca4ac1 1955 if (container) {
67891b8a
PC
1956 memory_region_transaction_begin();
1957 memory_region_ref(mr);
feca4ac1
PB
1958 memory_region_del_subregion(container, mr);
1959 mr->container = container;
1960 memory_region_update_container_subregions(mr);
67891b8a
PC
1961 memory_region_unref(mr);
1962 memory_region_transaction_commit();
2282e1af 1963 }
67891b8a 1964}
2282e1af 1965
67891b8a
PC
1966void memory_region_set_address(MemoryRegion *mr, hwaddr addr)
1967{
1968 if (addr != mr->addr) {
1969 mr->addr = addr;
1970 memory_region_readd_subregion(mr);
1971 }
2282e1af
AK
1972}
1973
a8170e5e 1974void memory_region_set_alias_offset(MemoryRegion *mr, hwaddr offset)
4703359e 1975{
4703359e 1976 assert(mr->alias);
4703359e 1977
59023ef4 1978 if (offset == mr->alias_offset) {
4703359e
AK
1979 return;
1980 }
1981
59023ef4
JK
1982 memory_region_transaction_begin();
1983 mr->alias_offset = offset;
22bde714 1984 memory_region_update_pending |= mr->enabled;
59023ef4 1985 memory_region_transaction_commit();
4703359e
AK
1986}
1987
a2b257d6
IM
1988uint64_t memory_region_get_alignment(const MemoryRegion *mr)
1989{
1990 return mr->align;
1991}
1992
e2177955
AK
1993static int cmp_flatrange_addr(const void *addr_, const void *fr_)
1994{
1995 const AddrRange *addr = addr_;
1996 const FlatRange *fr = fr_;
1997
1998 if (int128_le(addrrange_end(*addr), fr->addr.start)) {
1999 return -1;
2000 } else if (int128_ge(addr->start, addrrange_end(fr->addr))) {
2001 return 1;
2002 }
2003 return 0;
2004}
2005
99e86347 2006static FlatRange *flatview_lookup(FlatView *view, AddrRange addr)
e2177955 2007{
99e86347 2008 return bsearch(&addr, view->ranges, view->nr,
e2177955
AK
2009 sizeof(FlatRange), cmp_flatrange_addr);
2010}
2011
eed2bacf
IM
2012bool memory_region_is_mapped(MemoryRegion *mr)
2013{
2014 return mr->container ? true : false;
2015}
2016
c6742b14
PB
2017/* Same as memory_region_find, but it does not add a reference to the
2018 * returned region. It must be called from an RCU critical section.
2019 */
2020static MemoryRegionSection memory_region_find_rcu(MemoryRegion *mr,
2021 hwaddr addr, uint64_t size)
e2177955 2022{
052e87b0 2023 MemoryRegionSection ret = { .mr = NULL };
73034e9e
PB
2024 MemoryRegion *root;
2025 AddressSpace *as;
2026 AddrRange range;
99e86347 2027 FlatView *view;
73034e9e
PB
2028 FlatRange *fr;
2029
2030 addr += mr->addr;
feca4ac1
PB
2031 for (root = mr; root->container; ) {
2032 root = root->container;
73034e9e
PB
2033 addr += root->addr;
2034 }
e2177955 2035
73034e9e 2036 as = memory_region_to_address_space(root);
eed2bacf
IM
2037 if (!as) {
2038 return ret;
2039 }
73034e9e 2040 range = addrrange_make(int128_make64(addr), int128_make64(size));
99e86347 2041
2b647668 2042 view = atomic_rcu_read(&as->current_map);
99e86347 2043 fr = flatview_lookup(view, range);
e2177955 2044 if (!fr) {
c6742b14 2045 return ret;
e2177955
AK
2046 }
2047
99e86347 2048 while (fr > view->ranges && addrrange_intersects(fr[-1].addr, range)) {
e2177955
AK
2049 --fr;
2050 }
2051
2052 ret.mr = fr->mr;
73034e9e 2053 ret.address_space = as;
e2177955
AK
2054 range = addrrange_intersection(range, fr->addr);
2055 ret.offset_within_region = fr->offset_in_region;
2056 ret.offset_within_region += int128_get64(int128_sub(range.start,
2057 fr->addr.start));
052e87b0 2058 ret.size = range.size;
e2177955 2059 ret.offset_within_address_space = int128_get64(range.start);
7a8499e8 2060 ret.readonly = fr->readonly;
c6742b14
PB
2061 return ret;
2062}
2063
2064MemoryRegionSection memory_region_find(MemoryRegion *mr,
2065 hwaddr addr, uint64_t size)
2066{
2067 MemoryRegionSection ret;
2068 rcu_read_lock();
2069 ret = memory_region_find_rcu(mr, addr, size);
2070 if (ret.mr) {
2071 memory_region_ref(ret.mr);
2072 }
2b647668 2073 rcu_read_unlock();
e2177955
AK
2074 return ret;
2075}
2076
c6742b14
PB
2077bool memory_region_present(MemoryRegion *container, hwaddr addr)
2078{
2079 MemoryRegion *mr;
2080
2081 rcu_read_lock();
2082 mr = memory_region_find_rcu(container, addr, 1).mr;
2083 rcu_read_unlock();
2084 return mr && mr != container;
2085}
2086
1d671369 2087void address_space_sync_dirty_bitmap(AddressSpace *as)
86e775c6 2088{
99e86347 2089 FlatView *view;
7664e80c
AK
2090 FlatRange *fr;
2091
856d7245 2092 view = address_space_get_flatview(as);
99e86347 2093 FOR_EACH_FLAT_RANGE(fr, view) {
72e22d2f 2094 MEMORY_LISTENER_UPDATE_REGION(fr, as, Forward, log_sync);
7664e80c 2095 }
856d7245 2096 flatview_unref(view);
7664e80c
AK
2097}
2098
2099void memory_global_dirty_log_start(void)
2100{
7664e80c 2101 global_dirty_log = true;
6f6a5ef3 2102
7376e582 2103 MEMORY_LISTENER_CALL_GLOBAL(log_global_start, Forward);
6f6a5ef3
PB
2104
2105 /* Refresh DIRTY_LOG_MIGRATION bit. */
2106 memory_region_transaction_begin();
2107 memory_region_update_pending = true;
2108 memory_region_transaction_commit();
7664e80c
AK
2109}
2110
2111void memory_global_dirty_log_stop(void)
2112{
7664e80c 2113 global_dirty_log = false;
6f6a5ef3
PB
2114
2115 /* Refresh DIRTY_LOG_MIGRATION bit. */
2116 memory_region_transaction_begin();
2117 memory_region_update_pending = true;
2118 memory_region_transaction_commit();
2119
7376e582 2120 MEMORY_LISTENER_CALL_GLOBAL(log_global_stop, Reverse);
7664e80c
AK
2121}
2122
2123static void listener_add_address_space(MemoryListener *listener,
2124 AddressSpace *as)
2125{
99e86347 2126 FlatView *view;
7664e80c
AK
2127 FlatRange *fr;
2128
221b3a3f 2129 if (listener->address_space_filter
f6790af6 2130 && listener->address_space_filter != as) {
221b3a3f
JG
2131 return;
2132 }
2133
680a4783
PB
2134 if (listener->begin) {
2135 listener->begin(listener);
2136 }
7664e80c 2137 if (global_dirty_log) {
975aefe0
AK
2138 if (listener->log_global_start) {
2139 listener->log_global_start(listener);
2140 }
7664e80c 2141 }
975aefe0 2142
856d7245 2143 view = address_space_get_flatview(as);
99e86347 2144 FOR_EACH_FLAT_RANGE(fr, view) {
7664e80c
AK
2145 MemoryRegionSection section = {
2146 .mr = fr->mr,
f6790af6 2147 .address_space = as,
7664e80c 2148 .offset_within_region = fr->offset_in_region,
052e87b0 2149 .size = fr->addr.size,
7664e80c 2150 .offset_within_address_space = int128_get64(fr->addr.start),
7a8499e8 2151 .readonly = fr->readonly,
7664e80c 2152 };
680a4783
PB
2153 if (fr->dirty_log_mask && listener->log_start) {
2154 listener->log_start(listener, &section, 0, fr->dirty_log_mask);
2155 }
975aefe0
AK
2156 if (listener->region_add) {
2157 listener->region_add(listener, &section);
2158 }
7664e80c 2159 }
680a4783
PB
2160 if (listener->commit) {
2161 listener->commit(listener);
2162 }
856d7245 2163 flatview_unref(view);
7664e80c
AK
2164}
2165
f6790af6 2166void memory_listener_register(MemoryListener *listener, AddressSpace *filter)
7664e80c 2167{
72e22d2f 2168 MemoryListener *other = NULL;
0d673e36 2169 AddressSpace *as;
72e22d2f 2170
7376e582 2171 listener->address_space_filter = filter;
72e22d2f
AK
2172 if (QTAILQ_EMPTY(&memory_listeners)
2173 || listener->priority >= QTAILQ_LAST(&memory_listeners,
2174 memory_listeners)->priority) {
2175 QTAILQ_INSERT_TAIL(&memory_listeners, listener, link);
2176 } else {
2177 QTAILQ_FOREACH(other, &memory_listeners, link) {
2178 if (listener->priority < other->priority) {
2179 break;
2180 }
2181 }
2182 QTAILQ_INSERT_BEFORE(other, listener, link);
2183 }
0d673e36
AK
2184
2185 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
2186 listener_add_address_space(listener, as);
2187 }
7664e80c
AK
2188}
2189
2190void memory_listener_unregister(MemoryListener *listener)
2191{
72e22d2f 2192 QTAILQ_REMOVE(&memory_listeners, listener, link);
86e775c6 2193}
e2177955 2194
7dca8043 2195void address_space_init(AddressSpace *as, MemoryRegion *root, const char *name)
1c0ffa58 2196{
ac95190e 2197 memory_region_ref(root);
59023ef4 2198 memory_region_transaction_begin();
f0c02d15 2199 as->ref_count = 1;
8786db7c 2200 as->root = root;
f0c02d15 2201 as->malloced = false;
8786db7c
AK
2202 as->current_map = g_new(FlatView, 1);
2203 flatview_init(as->current_map);
4c19eb72
AK
2204 as->ioeventfd_nb = 0;
2205 as->ioeventfds = NULL;
0d673e36 2206 QTAILQ_INSERT_TAIL(&address_spaces, as, address_spaces_link);
7dca8043 2207 as->name = g_strdup(name ? name : "anonymous");
ac1970fb 2208 address_space_init_dispatch(as);
f43793c7
PB
2209 memory_region_update_pending |= root->enabled;
2210 memory_region_transaction_commit();
1c0ffa58 2211}
658b2224 2212
374f2981 2213static void do_address_space_destroy(AddressSpace *as)
83f3c251 2214{
078c44f4 2215 MemoryListener *listener;
f0c02d15 2216 bool do_free = as->malloced;
078c44f4 2217
83f3c251 2218 address_space_destroy_dispatch(as);
078c44f4
DG
2219
2220 QTAILQ_FOREACH(listener, &memory_listeners, link) {
2221 assert(listener->address_space_filter != as);
2222 }
2223
856d7245 2224 flatview_unref(as->current_map);
7dca8043 2225 g_free(as->name);
4c19eb72 2226 g_free(as->ioeventfds);
ac95190e 2227 memory_region_unref(as->root);
f0c02d15
PC
2228 if (do_free) {
2229 g_free(as);
2230 }
2231}
2232
2233AddressSpace *address_space_init_shareable(MemoryRegion *root, const char *name)
2234{
2235 AddressSpace *as;
2236
2237 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
2238 if (root == as->root && as->malloced) {
2239 as->ref_count++;
2240 return as;
2241 }
2242 }
2243
2244 as = g_malloc0(sizeof *as);
2245 address_space_init(as, root, name);
2246 as->malloced = true;
2247 return as;
83f3c251
AK
2248}
2249
374f2981
PB
2250void address_space_destroy(AddressSpace *as)
2251{
ac95190e
PB
2252 MemoryRegion *root = as->root;
2253
f0c02d15
PC
2254 as->ref_count--;
2255 if (as->ref_count) {
2256 return;
2257 }
374f2981
PB
2258 /* Flush out anything from MemoryListeners listening in on this */
2259 memory_region_transaction_begin();
2260 as->root = NULL;
2261 memory_region_transaction_commit();
2262 QTAILQ_REMOVE(&address_spaces, as, address_spaces_link);
6e48e8f9 2263 address_space_unregister(as);
374f2981
PB
2264
2265 /* At this point, as->dispatch and as->current_map are dummy
2266 * entries that the guest should never use. Wait for the old
2267 * values to expire before freeing the data.
2268 */
ac95190e 2269 as->root = root;
374f2981
PB
2270 call_rcu(as, do_address_space_destroy, rcu);
2271}
2272
314e2987
BS
2273typedef struct MemoryRegionList MemoryRegionList;
2274
2275struct MemoryRegionList {
2276 const MemoryRegion *mr;
314e2987
BS
2277 QTAILQ_ENTRY(MemoryRegionList) queue;
2278};
2279
2280typedef QTAILQ_HEAD(queue, MemoryRegionList) MemoryRegionListHead;
2281
2282static void mtree_print_mr(fprintf_function mon_printf, void *f,
2283 const MemoryRegion *mr, unsigned int level,
a8170e5e 2284 hwaddr base,
9479c57a 2285 MemoryRegionListHead *alias_print_queue)
314e2987 2286{
9479c57a
JK
2287 MemoryRegionList *new_ml, *ml, *next_ml;
2288 MemoryRegionListHead submr_print_queue;
314e2987
BS
2289 const MemoryRegion *submr;
2290 unsigned int i;
2291
f8a9f720 2292 if (!mr) {
314e2987
BS
2293 return;
2294 }
2295
2296 for (i = 0; i < level; i++) {
2297 mon_printf(f, " ");
2298 }
2299
2300 if (mr->alias) {
2301 MemoryRegionList *ml;
2302 bool found = false;
2303
2304 /* check if the alias is already in the queue */
9479c57a 2305 QTAILQ_FOREACH(ml, alias_print_queue, queue) {
f54bb15f 2306 if (ml->mr == mr->alias) {
314e2987
BS
2307 found = true;
2308 }
2309 }
2310
2311 if (!found) {
2312 ml = g_new(MemoryRegionList, 1);
2313 ml->mr = mr->alias;
9479c57a 2314 QTAILQ_INSERT_TAIL(alias_print_queue, ml, queue);
314e2987 2315 }
4896d74b
JK
2316 mon_printf(f, TARGET_FMT_plx "-" TARGET_FMT_plx
2317 " (prio %d, %c%c): alias %s @%s " TARGET_FMT_plx
f8a9f720 2318 "-" TARGET_FMT_plx "%s\n",
314e2987 2319 base + mr->addr,
08dafab4 2320 base + mr->addr
fd1d9926
AW
2321 + (int128_nz(mr->size) ?
2322 (hwaddr)int128_get64(int128_sub(mr->size,
2323 int128_one())) : 0),
4b474ba7 2324 mr->priority,
5f9a5ea1
JK
2325 mr->romd_mode ? 'R' : '-',
2326 !mr->readonly && !(mr->rom_device && mr->romd_mode) ? 'W'
2327 : '-',
3fb18b4d
PC
2328 memory_region_name(mr),
2329 memory_region_name(mr->alias),
314e2987 2330 mr->alias_offset,
08dafab4 2331 mr->alias_offset
a66670c7
AK
2332 + (int128_nz(mr->size) ?
2333 (hwaddr)int128_get64(int128_sub(mr->size,
f8a9f720
GH
2334 int128_one())) : 0),
2335 mr->enabled ? "" : " [disabled]");
314e2987 2336 } else {
4896d74b 2337 mon_printf(f,
f8a9f720 2338 TARGET_FMT_plx "-" TARGET_FMT_plx " (prio %d, %c%c): %s%s\n",
314e2987 2339 base + mr->addr,
08dafab4 2340 base + mr->addr
fd1d9926
AW
2341 + (int128_nz(mr->size) ?
2342 (hwaddr)int128_get64(int128_sub(mr->size,
2343 int128_one())) : 0),
4b474ba7 2344 mr->priority,
5f9a5ea1
JK
2345 mr->romd_mode ? 'R' : '-',
2346 !mr->readonly && !(mr->rom_device && mr->romd_mode) ? 'W'
2347 : '-',
f8a9f720
GH
2348 memory_region_name(mr),
2349 mr->enabled ? "" : " [disabled]");
314e2987 2350 }
9479c57a
JK
2351
2352 QTAILQ_INIT(&submr_print_queue);
2353
314e2987 2354 QTAILQ_FOREACH(submr, &mr->subregions, subregions_link) {
9479c57a
JK
2355 new_ml = g_new(MemoryRegionList, 1);
2356 new_ml->mr = submr;
2357 QTAILQ_FOREACH(ml, &submr_print_queue, queue) {
2358 if (new_ml->mr->addr < ml->mr->addr ||
2359 (new_ml->mr->addr == ml->mr->addr &&
2360 new_ml->mr->priority > ml->mr->priority)) {
2361 QTAILQ_INSERT_BEFORE(ml, new_ml, queue);
2362 new_ml = NULL;
2363 break;
2364 }
2365 }
2366 if (new_ml) {
2367 QTAILQ_INSERT_TAIL(&submr_print_queue, new_ml, queue);
2368 }
2369 }
2370
2371 QTAILQ_FOREACH(ml, &submr_print_queue, queue) {
2372 mtree_print_mr(mon_printf, f, ml->mr, level + 1, base + mr->addr,
2373 alias_print_queue);
2374 }
2375
88365e47 2376 QTAILQ_FOREACH_SAFE(ml, &submr_print_queue, queue, next_ml) {
9479c57a 2377 g_free(ml);
314e2987
BS
2378 }
2379}
2380
2381void mtree_info(fprintf_function mon_printf, void *f)
2382{
2383 MemoryRegionListHead ml_head;
2384 MemoryRegionList *ml, *ml2;
0d673e36 2385 AddressSpace *as;
314e2987
BS
2386
2387 QTAILQ_INIT(&ml_head);
2388
0d673e36 2389 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
e48816aa
GH
2390 mon_printf(f, "address-space: %s\n", as->name);
2391 mtree_print_mr(mon_printf, f, as->root, 1, 0, &ml_head);
2392 mon_printf(f, "\n");
b9f9be88
BS
2393 }
2394
314e2987
BS
2395 /* print aliased regions */
2396 QTAILQ_FOREACH(ml, &ml_head, queue) {
e48816aa
GH
2397 mon_printf(f, "memory-region: %s\n", memory_region_name(ml->mr));
2398 mtree_print_mr(mon_printf, f, ml->mr, 1, 0, &ml_head);
2399 mon_printf(f, "\n");
314e2987
BS
2400 }
2401
2402 QTAILQ_FOREACH_SAFE(ml, &ml_head, queue, ml2) {
88365e47 2403 g_free(ml);
314e2987 2404 }
314e2987 2405}
b4fefef9
PC
2406
2407static const TypeInfo memory_region_info = {
2408 .parent = TYPE_OBJECT,
2409 .name = TYPE_MEMORY_REGION,
2410 .instance_size = sizeof(MemoryRegion),
2411 .instance_init = memory_region_initfn,
2412 .instance_finalize = memory_region_finalize,
2413};
2414
2415static void memory_register_types(void)
2416{
2417 type_register_static(&memory_region_info);
2418}
2419
2420type_init(memory_register_types)