]> git.proxmox.com Git - mirror_qemu.git/blame - memory.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge remote-tracking branch 'remotes/dgilbert/tags/pull-hmp-20180216' into staging
[mirror_qemu.git] / memory.c
CommitLineData
093bc2cd
AK		 1/*
2 * Physical memory management
3 *
4 * Copyright 2011 Red Hat, Inc. and/or its affiliates
5 *
6 * Authors:
7 * Avi Kivity <avi@redhat.com>
8 *
9 * This work is licensed under the terms of the GNU GPL, version 2. See
10 * the COPYING file in the top-level directory.
11 *
6b620ca3
PB		 12 * Contributions after 2012-01-13 are licensed under the terms of the
13 * GNU GPL, version 2 or (at your option) any later version.
093bc2cd
AK		 14 */
15
d38ea87a 16#include "qemu/osdep.h"
da34e65c 17#include "qapi/error.h"
33c11879
PB		 18#include "qemu-common.h"
19#include "cpu.h"
022c62cb
PB		 20#include "exec/memory.h"
21#include "exec/address-spaces.h"
22#include "exec/ioport.h"
409ddd01 23#include "qapi/visitor.h"
1de7afc9 24#include "qemu/bitops.h"
8c56c1a5 25#include "qemu/error-report.h"
2c9b15ca 26#include "qom/object.h"
0ab8ed18 27#include "trace-root.h"
093bc2cd 28
022c62cb 29#include "exec/memory-internal.h"
220c3ebd 30#include "exec/ram_addr.h"
8c56c1a5 31#include "sysemu/kvm.h"
e1c57ab8 32#include "sysemu/sysemu.h"
c9356746
FK		 33#include "hw/misc/mmio_interface.h"
34#include "hw/qdev-properties.h"
b08199c6 35#include "migration/vmstate.h"
67d95c15 36
d197063f
PB		 37//#define DEBUG_UNASSIGNED
38
22bde714
JK		 39static unsigned memory_region_transaction_depth;
40static bool memory_region_update_pending;
4dc56152 41static bool ioeventfd_update_pending;
7664e80c
AK		 42static bool global_dirty_log = false;
43
72e22d2f
AK		 44static QTAILQ_HEAD(memory_listeners, MemoryListener) memory_listeners
45 = QTAILQ_HEAD_INITIALIZER(memory_listeners);
4ef4db86 46
0d673e36
AK		 47static QTAILQ_HEAD(, AddressSpace) address_spaces
48 = QTAILQ_HEAD_INITIALIZER(address_spaces);
49
967dc9b1
AK		 50static GHashTable *flat_views;
51
093bc2cd
AK		 52typedef struct AddrRange AddrRange;
53
8417cebf 54/*
c9cdaa3a 55 * Note that signed integers are needed for negative offsetting in aliases
8417cebf
AK		 56 * (large MemoryRegion::alias_offset).
57 */
093bc2cd 58struct AddrRange {
08dafab4
AK		 59 Int128 start;
60 Int128 size;
093bc2cd
AK		 61};
62
08dafab4 63static AddrRange addrrange_make(Int128 start, Int128 size)
093bc2cd
AK		 64{
65 return (AddrRange) { start, size };
66}
67
68static bool addrrange_equal(AddrRange r1, AddrRange r2)
69{
08dafab4 70 return int128_eq(r1.start, r2.start) && int128_eq(r1.size, r2.size);
093bc2cd
AK		 71}
72
08dafab4 73static Int128 addrrange_end(AddrRange r)
093bc2cd 74{
08dafab4 75 return int128_add(r.start, r.size);
093bc2cd
AK		 76}
77
08dafab4 78static AddrRange addrrange_shift(AddrRange range, Int128 delta)
093bc2cd 79{
08dafab4 80 int128_addto(&range.start, delta);
093bc2cd
AK		 81 return range;
82}
83
08dafab4
AK		 84static bool addrrange_contains(AddrRange range, Int128 addr)
85{
86 return int128_ge(addr, range.start)
87 && int128_lt(addr, addrrange_end(range));
88}
89
093bc2cd
AK		 90static bool addrrange_intersects(AddrRange r1, AddrRange r2)
91{
08dafab4
AK		 92 return addrrange_contains(r1, r2.start)
93 || addrrange_contains(r2, r1.start);
093bc2cd
AK		 94}
95
96static AddrRange addrrange_intersection(AddrRange r1, AddrRange r2)
97{
08dafab4
AK		 98 Int128 start = int128_max(r1.start, r2.start);
99 Int128 end = int128_min(addrrange_end(r1), addrrange_end(r2));
100 return addrrange_make(start, int128_sub(end, start));
093bc2cd
AK		 101}
102
0e0d36b4
AK		 103enum ListenerDirection { Forward, Reverse };
104
7376e582 105#define MEMORY_LISTENER_CALL_GLOBAL(_callback, _direction, _args...) \
0e0d36b4
AK		 106 do { \
107 MemoryListener *_listener; \
108 \
109 switch (_direction) { \
110 case Forward: \
111 QTAILQ_FOREACH(_listener, &memory_listeners, link) { \
975aefe0
AK		 112 if (_listener->_callback) { \
113 _listener->_callback(_listener, ##_args); \
114 } \
0e0d36b4
AK		 115 } \
116 break; \
117 case Reverse: \
118 QTAILQ_FOREACH_REVERSE(_listener, &memory_listeners, \
119 memory_listeners, link) { \
975aefe0
AK		 120 if (_listener->_callback) { \
121 _listener->_callback(_listener, ##_args); \
122 } \
0e0d36b4
AK		 123 } \
124 break; \
125 default: \
126 abort(); \
127 } \
128 } while (0)
129
9a54635d 130#define MEMORY_LISTENER_CALL(_as, _callback, _direction, _section, _args...) \
7376e582
AK		 131 do { \
132 MemoryListener *_listener; \
9a54635d 133 struct memory_listeners_as *list = &(_as)->listeners; \
7376e582
AK		 134 \
135 switch (_direction) { \
136 case Forward: \
9a54635d
PB		 137 QTAILQ_FOREACH(_listener, list, link_as) { \
138 if (_listener->_callback) { \
7376e582
AK		 139 _listener->_callback(_listener, _section, ##_args); \
140 } \
141 } \
142 break; \
143 case Reverse: \
9a54635d
PB		 144 QTAILQ_FOREACH_REVERSE(_listener, list, memory_listeners_as, \
145 link_as) { \
146 if (_listener->_callback) { \
7376e582
AK		 147 _listener->_callback(_listener, _section, ##_args); \
148 } \
149 } \
150 break; \
151 default: \
152 abort(); \
153 } \
154 } while (0)
155
dfde4e6e 156/* No need to ref/unref .mr, the FlatRange keeps it alive. */
b2dfd71c 157#define MEMORY_LISTENER_UPDATE_REGION(fr, as, dir, callback, _args...) \
9c1f8f44 158 do { \
16620684
AK		 159 MemoryRegionSection mrs = section_from_flat_range(fr, \
160 address_space_to_flatview(as)); \
9a54635d 161 MEMORY_LISTENER_CALL(as, callback, dir, &mrs, ##_args); \
9c1f8f44 162 } while(0)
0e0d36b4 163
093bc2cd
AK		 164struct CoalescedMemoryRange {
165 AddrRange addr;
166 QTAILQ_ENTRY(CoalescedMemoryRange) link;
167};
168
3e9d69e7
AK		 169struct MemoryRegionIoeventfd {
170 AddrRange addr;
171 bool match_data;
172 uint64_t data;
753d5e14 173 EventNotifier *e;
3e9d69e7
AK		 174};
175
176static bool memory_region_ioeventfd_before(MemoryRegionIoeventfd a,
177 MemoryRegionIoeventfd b)
178{
08dafab4 179 if (int128_lt(a.addr.start, b.addr.start)) {
3e9d69e7 180 return true;
08dafab4 181 } else if (int128_gt(a.addr.start, b.addr.start)) {
3e9d69e7 182 return false;
08dafab4 183 } else if (int128_lt(a.addr.size, b.addr.size)) {
3e9d69e7 184 return true;
08dafab4 185 } else if (int128_gt(a.addr.size, b.addr.size)) {
3e9d69e7
AK		 186 return false;
187 } else if (a.match_data < b.match_data) {
188 return true;
189 } else if (a.match_data > b.match_data) {
190 return false;
191 } else if (a.match_data) {
192 if (a.data < b.data) {
193 return true;
194 } else if (a.data > b.data) {
195 return false;
196 }
197 }
753d5e14 198 if (a.e < b.e) {
3e9d69e7 199 return true;
753d5e14 200 } else if (a.e > b.e) {
3e9d69e7
AK		 201 return false;
202 }
203 return false;
204}
205
206static bool memory_region_ioeventfd_equal(MemoryRegionIoeventfd a,
207 MemoryRegionIoeventfd b)
208{
209 return !memory_region_ioeventfd_before(a, b)
210 && !memory_region_ioeventfd_before(b, a);
211}
212
093bc2cd 213typedef struct FlatRange FlatRange;
093bc2cd
AK		 214
215/* Range of memory in the global map. Addresses are absolute. */
216struct FlatRange {
217 MemoryRegion *mr;
a8170e5e 218 hwaddr offset_in_region;
093bc2cd 219 AddrRange addr;
5a583347 220 uint8_t dirty_log_mask;
b138e654 221 bool romd_mode;
fb1cd6f9 222 bool readonly;
093bc2cd
AK		 223};
224
225/* Flattened global view of current active memory hierarchy. Kept in sorted
226 * order.
227 */
228struct FlatView {
374f2981 229 struct rcu_head rcu;
856d7245 230 unsigned ref;
093bc2cd
AK		 231 FlatRange *ranges;
232 unsigned nr;
233 unsigned nr_allocated;
66a6df1d 234 struct AddressSpaceDispatch *dispatch;
89c177bb 235 MemoryRegion *root;
093bc2cd
AK		 236};
237
cc31e6e7
AK		 238typedef struct AddressSpaceOps AddressSpaceOps;
239
093bc2cd
AK		 240#define FOR_EACH_FLAT_RANGE(var, view) \
241 for (var = (view)->ranges; var < (view)->ranges + (view)->nr; ++var)
242
9c1f8f44 243static inline MemoryRegionSection
16620684 244section_from_flat_range(FlatRange *fr, FlatView *fv)
9c1f8f44
PB		 245{
246 return (MemoryRegionSection) {
247 .mr = fr->mr,
16620684 248 .fv = fv,
9c1f8f44
PB		 249 .offset_within_region = fr->offset_in_region,
250 .size = fr->addr.size,
251 .offset_within_address_space = int128_get64(fr->addr.start),
252 .readonly = fr->readonly,
253 };
254}
255
093bc2cd
AK		 256static bool flatrange_equal(FlatRange *a, FlatRange *b)
257{
258 return a->mr == b->mr
259 && addrrange_equal(a->addr, b->addr)
d0a9b5bc 260 && a->offset_in_region == b->offset_in_region
b138e654 261 && a->romd_mode == b->romd_mode
fb1cd6f9 262 && a->readonly == b->readonly;
093bc2cd
AK		 263}
264
89c177bb 265static FlatView *flatview_new(MemoryRegion *mr_root)
093bc2cd 266{
cc94cd6d
AK		 267 FlatView *view;
268
269 view = g_new0(FlatView, 1);
856d7245 270 view->ref = 1;
89c177bb
AK		 271 view->root = mr_root;
272 memory_region_ref(mr_root);
02d9651d 273 trace_flatview_new(view, mr_root);
cc94cd6d
AK		 274
275 return view;
093bc2cd
AK		 276}
277
278/* Insert a range into a given position. Caller is responsible for maintaining
279 * sorting order.
280 */
281static void flatview_insert(FlatView *view, unsigned pos, FlatRange *range)
282{
283 if (view->nr == view->nr_allocated) {
284 view->nr_allocated = MAX(2 * view->nr, 10);
7267c094 285 view->ranges = g_realloc(view->ranges,
093bc2cd
AK		 286 view->nr_allocated * sizeof(*view->ranges));
287 }
288 memmove(view->ranges + pos + 1, view->ranges + pos,
289 (view->nr - pos) * sizeof(FlatRange));
290 view->ranges[pos] = *range;
dfde4e6e 291 memory_region_ref(range->mr);
093bc2cd
AK		 292 ++view->nr;
293}
294
295static void flatview_destroy(FlatView *view)
296{
dfde4e6e
PB		 297 int i;
298
02d9651d 299 trace_flatview_destroy(view, view->root);
66a6df1d
AK		 300 if (view->dispatch) {
301 address_space_dispatch_free(view->dispatch);
302 }
dfde4e6e
PB		 303 for (i = 0; i < view->nr; i++) {
304 memory_region_unref(view->ranges[i].mr);
305 }
7267c094 306 g_free(view->ranges);
89c177bb 307 memory_region_unref(view->root);
a9a0c06d 308 g_free(view);
093bc2cd
AK		 309}
310
447b0d0b 311static bool flatview_ref(FlatView *view)
856d7245 312{
447b0d0b 313 return atomic_fetch_inc_nonzero(&view->ref) > 0;
856d7245
PB		 314}
315
316static void flatview_unref(FlatView *view)
317{
318 if (atomic_fetch_dec(&view->ref) == 1) {
02d9651d 319 trace_flatview_destroy_rcu(view, view->root);
092aa2fc 320 assert(view->root);
66a6df1d 321 call_rcu(view, flatview_destroy, rcu);
856d7245
PB		 322 }
323}
324
16620684 325FlatView *address_space_to_flatview(AddressSpace *as)
66a6df1d
AK		 326{
327 return atomic_rcu_read(&as->current_map);
328}
329
330AddressSpaceDispatch *flatview_to_dispatch(FlatView *fv)
331{
332 return fv->dispatch;
333}
334
335AddressSpaceDispatch *address_space_to_dispatch(AddressSpace *as)
336{
337 return flatview_to_dispatch(address_space_to_flatview(as));
338}
339
3d8e6bf9
AK		 340static bool can_merge(FlatRange *r1, FlatRange *r2)
341{
08dafab4 342 return int128_eq(addrrange_end(r1->addr), r2->addr.start)
3d8e6bf9 343 && r1->mr == r2->mr
08dafab4
AK		 344 && int128_eq(int128_add(int128_make64(r1->offset_in_region),
345 r1->addr.size),
346 int128_make64(r2->offset_in_region))
d0a9b5bc 347 && r1->dirty_log_mask == r2->dirty_log_mask
b138e654 348 && r1->romd_mode == r2->romd_mode
fb1cd6f9 349 && r1->readonly == r2->readonly;
3d8e6bf9
AK		 350}
351
8508e024 352/* Attempt to simplify a view by merging adjacent ranges */
3d8e6bf9
AK		 353static void flatview_simplify(FlatView *view)
354{
355 unsigned i, j;
356
357 i = 0;
358 while (i < view->nr) {
359 j = i + 1;
360 while (j < view->nr
361 && can_merge(&view->ranges[j-1], &view->ranges[j])) {
08dafab4 362 int128_addto(&view->ranges[i].addr.size, view->ranges[j].addr.size);
3d8e6bf9
AK		 363 ++j;
364 }
365 ++i;
366 memmove(&view->ranges[i], &view->ranges[j],
367 (view->nr - j) * sizeof(view->ranges[j]));
368 view->nr -= j - i;
369 }
370}
371
e7342aa3
PB		 372static bool memory_region_big_endian(MemoryRegion *mr)
373{
374#ifdef TARGET_WORDS_BIGENDIAN
375 return mr->ops->endianness != DEVICE_LITTLE_ENDIAN;
376#else
377 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
378#endif
379}
380
e11ef3d1
PB		 381static bool memory_region_wrong_endianness(MemoryRegion *mr)
382{
383#ifdef TARGET_WORDS_BIGENDIAN
384 return mr->ops->endianness == DEVICE_LITTLE_ENDIAN;
385#else
386 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
387#endif
388}
389
390static void adjust_endianness(MemoryRegion *mr, uint64_t *data, unsigned size)
391{
392 if (memory_region_wrong_endianness(mr)) {
393 switch (size) {
394 case 1:
395 break;
396 case 2:
397 *data = bswap16(*data);
398 break;
399 case 4:
400 *data = bswap32(*data);
401 break;
402 case 8:
403 *data = bswap64(*data);
404 break;
405 default:
406 abort();
407 }
408 }
409}
410
4779dc1d
HB		 411static hwaddr memory_region_to_absolute_addr(MemoryRegion *mr, hwaddr offset)
412{
413 MemoryRegion *root;
414 hwaddr abs_addr = offset;
415
416 abs_addr += mr->addr;
417 for (root = mr; root->container; ) {
418 root = root->container;
419 abs_addr += root->addr;
420 }
421
422 return abs_addr;
423}
424
5a68be94
HB		 425static int get_cpu_index(void)
426{
427 if (current_cpu) {
428 return current_cpu->cpu_index;
429 }
430 return -1;
431}
432
cc05c43a
PM		 433static MemTxResult memory_region_oldmmio_read_accessor(MemoryRegion *mr,
434 hwaddr addr,
435 uint64_t *value,
436 unsigned size,
437 unsigned shift,
438 uint64_t mask,
439 MemTxAttrs attrs)
440{
441 uint64_t tmp;
442
443 tmp = mr->ops->old_mmio.read[ctz32(size)](mr->opaque, addr);
23d92d68 444 if (mr->subpage) {
5a68be94 445 trace_memory_region_subpage_read(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 446 } else if (mr == &io_mem_notdirty) {
447 /* Accesses to code which has previously been translated into a TB show
448 * up in the MMIO path, as accesses to the io_mem_notdirty
449 * MemoryRegion. */
450 trace_memory_region_tb_read(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 451 } else if (TRACE_MEMORY_REGION_OPS_READ_ENABLED) {
452 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 453 trace_memory_region_ops_read(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 454 }
cc05c43a
PM		 455 *value |= (tmp & mask) << shift;
456 return MEMTX_OK;
457}
458
459static MemTxResult memory_region_read_accessor(MemoryRegion *mr,
ce5d2f33
PB		 460 hwaddr addr,
461 uint64_t *value,
462 unsigned size,
463 unsigned shift,
cc05c43a
PM		 464 uint64_t mask,
465 MemTxAttrs attrs)
ce5d2f33 466{
ce5d2f33
PB		 467 uint64_t tmp;
468
cc05c43a 469 tmp = mr->ops->read(mr->opaque, addr, size);
23d92d68 470 if (mr->subpage) {
5a68be94 471 trace_memory_region_subpage_read(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 472 } else if (mr == &io_mem_notdirty) {
473 /* Accesses to code which has previously been translated into a TB show
474 * up in the MMIO path, as accesses to the io_mem_notdirty
475 * MemoryRegion. */
476 trace_memory_region_tb_read(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 477 } else if (TRACE_MEMORY_REGION_OPS_READ_ENABLED) {
478 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 479 trace_memory_region_ops_read(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 480 }
ce5d2f33 481 *value |= (tmp & mask) << shift;
cc05c43a 482 return MEMTX_OK;
ce5d2f33
PB		 483}
484
cc05c43a
PM		 485static MemTxResult memory_region_read_with_attrs_accessor(MemoryRegion *mr,
486 hwaddr addr,
487 uint64_t *value,
488 unsigned size,
489 unsigned shift,
490 uint64_t mask,
491 MemTxAttrs attrs)
164a4dcd 492{
cc05c43a
PM		 493 uint64_t tmp = 0;
494 MemTxResult r;
164a4dcd 495
cc05c43a 496 r = mr->ops->read_with_attrs(mr->opaque, addr, &tmp, size, attrs);
23d92d68 497 if (mr->subpage) {
5a68be94 498 trace_memory_region_subpage_read(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 499 } else if (mr == &io_mem_notdirty) {
500 /* Accesses to code which has previously been translated into a TB show
501 * up in the MMIO path, as accesses to the io_mem_notdirty
502 * MemoryRegion. */
503 trace_memory_region_tb_read(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 504 } else if (TRACE_MEMORY_REGION_OPS_READ_ENABLED) {
505 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 506 trace_memory_region_ops_read(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 507 }
164a4dcd 508 *value |= (tmp & mask) << shift;
cc05c43a 509 return r;
164a4dcd
AK		 510}
511
cc05c43a
PM		 512static MemTxResult memory_region_oldmmio_write_accessor(MemoryRegion *mr,
513 hwaddr addr,
514 uint64_t *value,
515 unsigned size,
516 unsigned shift,
517 uint64_t mask,
518 MemTxAttrs attrs)
ce5d2f33 519{
ce5d2f33
PB		 520 uint64_t tmp;
521
522 tmp = (*value >> shift) & mask;
23d92d68 523 if (mr->subpage) {
5a68be94 524 trace_memory_region_subpage_write(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 525 } else if (mr == &io_mem_notdirty) {
526 /* Accesses to code which has previously been translated into a TB show
527 * up in the MMIO path, as accesses to the io_mem_notdirty
528 * MemoryRegion. */
529 trace_memory_region_tb_write(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 530 } else if (TRACE_MEMORY_REGION_OPS_WRITE_ENABLED) {
531 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 532 trace_memory_region_ops_write(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 533 }
ce5d2f33 534 mr->ops->old_mmio.write[ctz32(size)](mr->opaque, addr, tmp);
cc05c43a 535 return MEMTX_OK;
ce5d2f33
PB		 536}
537
cc05c43a
PM		 538static MemTxResult memory_region_write_accessor(MemoryRegion *mr,
539 hwaddr addr,
540 uint64_t *value,
541 unsigned size,
542 unsigned shift,
543 uint64_t mask,
544 MemTxAttrs attrs)
164a4dcd 545{
164a4dcd
AK		 546 uint64_t tmp;
547
548 tmp = (*value >> shift) & mask;
23d92d68 549 if (mr->subpage) {
5a68be94 550 trace_memory_region_subpage_write(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 551 } else if (mr == &io_mem_notdirty) {
552 /* Accesses to code which has previously been translated into a TB show
553 * up in the MMIO path, as accesses to the io_mem_notdirty
554 * MemoryRegion. */
555 trace_memory_region_tb_write(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 556 } else if (TRACE_MEMORY_REGION_OPS_WRITE_ENABLED) {
557 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 558 trace_memory_region_ops_write(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 559 }
164a4dcd 560 mr->ops->write(mr->opaque, addr, tmp, size);
cc05c43a 561 return MEMTX_OK;
164a4dcd
AK		 562}
563
cc05c43a
PM		 564static MemTxResult memory_region_write_with_attrs_accessor(MemoryRegion *mr,
565 hwaddr addr,
566 uint64_t *value,
567 unsigned size,
568 unsigned shift,
569 uint64_t mask,
570 MemTxAttrs attrs)
571{
572 uint64_t tmp;
573
cc05c43a 574 tmp = (*value >> shift) & mask;
23d92d68 575 if (mr->subpage) {
5a68be94 576 trace_memory_region_subpage_write(get_cpu_index(), mr, addr, tmp, size);
f2d08942
HB		 577 } else if (mr == &io_mem_notdirty) {
578 /* Accesses to code which has previously been translated into a TB show
579 * up in the MMIO path, as accesses to the io_mem_notdirty
580 * MemoryRegion. */
581 trace_memory_region_tb_write(get_cpu_index(), addr, tmp, size);
4779dc1d
HB		 582 } else if (TRACE_MEMORY_REGION_OPS_WRITE_ENABLED) {
583 hwaddr abs_addr = memory_region_to_absolute_addr(mr, addr);
5a68be94 584 trace_memory_region_ops_write(get_cpu_index(), mr, abs_addr, tmp, size);
23d92d68 585 }
cc05c43a
PM		 586 return mr->ops->write_with_attrs(mr->opaque, addr, tmp, size, attrs);
587}
588
589static MemTxResult access_with_adjusted_size(hwaddr addr,
164a4dcd
AK		 590 uint64_t *value,
591 unsigned size,
592 unsigned access_size_min,
593 unsigned access_size_max,
05e015f7
KF		 594 MemTxResult (*access_fn)
595 (MemoryRegion *mr,
596 hwaddr addr,
597 uint64_t *value,
598 unsigned size,
599 unsigned shift,
600 uint64_t mask,
601 MemTxAttrs attrs),
cc05c43a
PM		 602 MemoryRegion *mr,
603 MemTxAttrs attrs)
164a4dcd
AK		 604{
605 uint64_t access_mask;
606 unsigned access_size;
607 unsigned i;
cc05c43a 608 MemTxResult r = MEMTX_OK;
164a4dcd
AK		 609
610 if (!access_size_min) {
611 access_size_min = 1;
612 }
613 if (!access_size_max) {
614 access_size_max = 4;
615 }
ce5d2f33
PB		 616
617 /* FIXME: support unaligned access? */
164a4dcd
AK		 618 access_size = MAX(MIN(size, access_size_max), access_size_min);
619 access_mask = -1ULL >> (64 - access_size * 8);
e7342aa3
PB		 620 if (memory_region_big_endian(mr)) {
621 for (i = 0; i < size; i += access_size) {
05e015f7 622 r |= access_fn(mr, addr + i, value, access_size,
cc05c43a 623 (size - access_size - i) * 8, access_mask, attrs);
e7342aa3
PB		 624 }
625 } else {
626 for (i = 0; i < size; i += access_size) {
05e015f7 627 r |= access_fn(mr, addr + i, value, access_size, i * 8,
cc05c43a 628 access_mask, attrs);
e7342aa3 629 }
164a4dcd 630 }
cc05c43a 631 return r;
164a4dcd
AK		 632}
633
e2177955
AK		 634static AddressSpace *memory_region_to_address_space(MemoryRegion *mr)
635{
0d673e36
AK		 636 AddressSpace *as;
637
feca4ac1
PB		 638 while (mr->container) {
639 mr = mr->container;
e2177955 640 }
0d673e36
AK		 641 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
642 if (mr == as->root) {
643 return as;
644 }
e2177955 645 }
eed2bacf 646 return NULL;
e2177955
AK		 647}
648
093bc2cd
AK		 649/* Render a memory region into the global view. Ranges in @view obscure
650 * ranges in @mr.
651 */
652static void render_memory_region(FlatView *view,
653 MemoryRegion *mr,
08dafab4 654 Int128 base,
fb1cd6f9
AK		 655 AddrRange clip,
656 bool readonly)
093bc2cd
AK		 657{
658 MemoryRegion *subregion;
659 unsigned i;
a8170e5e 660 hwaddr offset_in_region;
08dafab4
AK		 661 Int128 remain;
662 Int128 now;
093bc2cd
AK		 663 FlatRange fr;
664 AddrRange tmp;
665
6bba19ba
AK		 666 if (!mr->enabled) {
667 return;
668 }
669
08dafab4 670 int128_addto(&base, int128_make64(mr->addr));
fb1cd6f9 671 readonly |= mr->readonly;
093bc2cd
AK		 672
673 tmp = addrrange_make(base, mr->size);
674
675 if (!addrrange_intersects(tmp, clip)) {
676 return;
677 }
678
679 clip = addrrange_intersection(tmp, clip);
680
681 if (mr->alias) {
08dafab4
AK		 682 int128_subfrom(&base, int128_make64(mr->alias->addr));
683 int128_subfrom(&base, int128_make64(mr->alias_offset));
fb1cd6f9 684 render_memory_region(view, mr->alias, base, clip, readonly);
093bc2cd
AK		 685 return;
686 }
687
688 /* Render subregions in priority order. */
689 QTAILQ_FOREACH(subregion, &mr->subregions, subregions_link) {
fb1cd6f9 690 render_memory_region(view, subregion, base, clip, readonly);
093bc2cd
AK		 691 }
692
14a3c10a 693 if (!mr->terminates) {
093bc2cd
AK		 694 return;
695 }
696
08dafab4 697 offset_in_region = int128_get64(int128_sub(clip.start, base));
093bc2cd
AK		 698 base = clip.start;
699 remain = clip.size;
700
2eb74e1a 701 fr.mr = mr;
6f6a5ef3 702 fr.dirty_log_mask = memory_region_get_dirty_log_mask(mr);
b138e654 703 fr.romd_mode = mr->romd_mode;
2eb74e1a
PC		 704 fr.readonly = readonly;
705
093bc2cd 706 /* Render the region itself into any gaps left by the current view. */
08dafab4
AK		 707 for (i = 0; i < view->nr && int128_nz(remain); ++i) {
708 if (int128_ge(base, addrrange_end(view->ranges[i].addr))) {
093bc2cd
AK		 709 continue;
710 }
08dafab4
AK		 711 if (int128_lt(base, view->ranges[i].addr.start)) {
712 now = int128_min(remain,
713 int128_sub(view->ranges[i].addr.start, base));
093bc2cd
AK		 714 fr.offset_in_region = offset_in_region;
715 fr.addr = addrrange_make(base, now);
716 flatview_insert(view, i, &fr);
717 ++i;
08dafab4
AK		 718 int128_addto(&base, now);
719 offset_in_region += int128_get64(now);
720 int128_subfrom(&remain, now);
093bc2cd 721 }
d26a8cae
AK		 722 now = int128_sub(int128_min(int128_add(base, remain),
723 addrrange_end(view->ranges[i].addr)),
724 base);
725 int128_addto(&base, now);
726 offset_in_region += int128_get64(now);
727 int128_subfrom(&remain, now);
093bc2cd 728 }
08dafab4 729 if (int128_nz(remain)) {
093bc2cd
AK		 730 fr.offset_in_region = offset_in_region;
731 fr.addr = addrrange_make(base, remain);
732 flatview_insert(view, i, &fr);
733 }
734}
735
89c177bb
AK		 736static MemoryRegion *memory_region_get_flatview_root(MemoryRegion *mr)
737{
e673ba9a
PB		 738 while (mr->enabled) {
739 if (mr->alias) {
740 if (!mr->alias_offset && int128_ge(mr->size, mr->alias->size)) {
741 /* The alias is included in its entirety. Use it as
742 * the "real" root, so that we can share more FlatViews.
743 */
744 mr = mr->alias;
745 continue;
746 }
747 } else if (!mr->terminates) {
748 unsigned int found = 0;
749 MemoryRegion *child, *next = NULL;
750 QTAILQ_FOREACH(child, &mr->subregions, subregions_link) {
751 if (child->enabled) {
752 if (++found > 1) {
753 next = NULL;
754 break;
755 }
756 if (!child->addr && int128_ge(mr->size, child->size)) {
757 /* A child is included in its entirety. If it's the only
758 * enabled one, use it in the hope of finding an alias down the
759 * way. This will also let us share FlatViews.
760 */
761 next = child;
762 }
763 }
764 }
092aa2fc
AK		 765 if (found == 0) {
766 return NULL;
767 }
e673ba9a
PB		 768 if (next) {
769 mr = next;
770 continue;
771 }
772 }
773
092aa2fc 774 return mr;
89c177bb
AK		 775 }
776
092aa2fc 777 return NULL;
89c177bb
AK		 778}
779
093bc2cd 780/* Render a memory topology into a list of disjoint absolute ranges. */
a9a0c06d 781static FlatView *generate_memory_topology(MemoryRegion *mr)
093bc2cd 782{
9bf561e3 783 int i;
a9a0c06d 784 FlatView *view;
093bc2cd 785
89c177bb 786 view = flatview_new(mr);
093bc2cd 787
83f3c251 788 if (mr) {
a9a0c06d 789 render_memory_region(view, mr, int128_zero(),
83f3c251
AK		 790 addrrange_make(int128_zero(), int128_2_64()), false);
791 }
a9a0c06d 792 flatview_simplify(view);
093bc2cd 793
9bf561e3
AK		 794 view->dispatch = address_space_dispatch_new(view);
795 for (i = 0; i < view->nr; i++) {
796 MemoryRegionSection mrs =
797 section_from_flat_range(&view->ranges[i], view);
798 flatview_add_to_dispatch(view, &mrs);
799 }
800 address_space_dispatch_compact(view->dispatch);
967dc9b1 801 g_hash_table_replace(flat_views, mr, view);
9bf561e3 802
093bc2cd
AK		 803 return view;
804}
805
3e9d69e7
AK		 806static void address_space_add_del_ioeventfds(AddressSpace *as,
807 MemoryRegionIoeventfd *fds_new,
808 unsigned fds_new_nb,
809 MemoryRegionIoeventfd *fds_old,
810 unsigned fds_old_nb)
811{
812 unsigned iold, inew;
80a1ea37
AK		 813 MemoryRegionIoeventfd *fd;
814 MemoryRegionSection section;
3e9d69e7
AK		 815
816 /* Generate a symmetric difference of the old and new fd sets, adding
817 * and deleting as necessary.
818 */
819
820 iold = inew = 0;
821 while (iold < fds_old_nb || inew < fds_new_nb) {
822 if (iold < fds_old_nb
823 && (inew == fds_new_nb
824 || memory_region_ioeventfd_before(fds_old[iold],
825 fds_new[inew]))) {
80a1ea37
AK		 826 fd = &fds_old[iold];
827 section = (MemoryRegionSection) {
16620684 828 .fv = address_space_to_flatview(as),
80a1ea37 829 .offset_within_address_space = int128_get64(fd->addr.start),
052e87b0 830 .size = fd->addr.size,
80a1ea37 831 };
9a54635d 832 MEMORY_LISTENER_CALL(as, eventfd_del, Forward, &section,
753d5e14 833 fd->match_data, fd->data, fd->e);
3e9d69e7
AK		 834 ++iold;
835 } else if (inew < fds_new_nb
836 && (iold == fds_old_nb
837 || memory_region_ioeventfd_before(fds_new[inew],
838 fds_old[iold]))) {
80a1ea37
AK		 839 fd = &fds_new[inew];
840 section = (MemoryRegionSection) {
16620684 841 .fv = address_space_to_flatview(as),
80a1ea37 842 .offset_within_address_space = int128_get64(fd->addr.start),
052e87b0 843 .size = fd->addr.size,
80a1ea37 844 };
9a54635d 845 MEMORY_LISTENER_CALL(as, eventfd_add, Reverse, &section,
753d5e14 846 fd->match_data, fd->data, fd->e);
3e9d69e7
AK		 847 ++inew;
848 } else {
849 ++iold;
850 ++inew;
851 }
852 }
853}
854
856d7245
PB		 855static FlatView *address_space_get_flatview(AddressSpace *as)
856{
857 FlatView *view;
858
374f2981 859 rcu_read_lock();
447b0d0b 860 do {
16620684 861 view = address_space_to_flatview(as);
447b0d0b
PB		 862 /* If somebody has replaced as->current_map concurrently,
863 * flatview_ref returns false.
864 */
865 } while (!flatview_ref(view));
374f2981 866 rcu_read_unlock();
856d7245
PB		 867 return view;
868}
869
3e9d69e7
AK		 870static void address_space_update_ioeventfds(AddressSpace *as)
871{
99e86347 872 FlatView *view;
3e9d69e7
AK		 873 FlatRange *fr;
874 unsigned ioeventfd_nb = 0;
875 MemoryRegionIoeventfd *ioeventfds = NULL;
876 AddrRange tmp;
877 unsigned i;
878
856d7245 879 view = address_space_get_flatview(as);
99e86347 880 FOR_EACH_FLAT_RANGE(fr, view) {
3e9d69e7
AK		 881 for (i = 0; i < fr->mr->ioeventfd_nb; ++i) {
882 tmp = addrrange_shift(fr->mr->ioeventfds[i].addr,
08dafab4
AK		 883 int128_sub(fr->addr.start,
884 int128_make64(fr->offset_in_region)));
3e9d69e7
AK		 885 if (addrrange_intersects(fr->addr, tmp)) {
886 ++ioeventfd_nb;
7267c094 887 ioeventfds = g_realloc(ioeventfds,
3e9d69e7
AK		 888 ioeventfd_nb * sizeof(*ioeventfds));
889 ioeventfds[ioeventfd_nb-1] = fr->mr->ioeventfds[i];
890 ioeventfds[ioeventfd_nb-1].addr = tmp;
891 }
892 }
893 }
894
895 address_space_add_del_ioeventfds(as, ioeventfds, ioeventfd_nb,
896 as->ioeventfds, as->ioeventfd_nb);
897
7267c094 898 g_free(as->ioeventfds);
3e9d69e7
AK		 899 as->ioeventfds = ioeventfds;
900 as->ioeventfd_nb = ioeventfd_nb;
856d7245 901 flatview_unref(view);
3e9d69e7
AK		 902}
903
b8af1afb 904static void address_space_update_topology_pass(AddressSpace *as,
a9a0c06d
PB		 905 const FlatView *old_view,
906 const FlatView *new_view,
b8af1afb 907 bool adding)
093bc2cd 908{
093bc2cd
AK		 909 unsigned iold, inew;
910 FlatRange *frold, *frnew;
093bc2cd
AK		 911
912 /* Generate a symmetric difference of the old and new memory maps.
913 * Kill ranges in the old map, and instantiate ranges in the new map.
914 */
915 iold = inew = 0;
a9a0c06d
PB		 916 while (iold < old_view->nr || inew < new_view->nr) {
917 if (iold < old_view->nr) {
918 frold = &old_view->ranges[iold];
093bc2cd
AK		 919 } else {
920 frold = NULL;
921 }
a9a0c06d
PB		 922 if (inew < new_view->nr) {
923 frnew = &new_view->ranges[inew];
093bc2cd
AK		 924 } else {
925 frnew = NULL;
926 }
927
928 if (frold
929 && (!frnew
08dafab4
AK		 930 || int128_lt(frold->addr.start, frnew->addr.start)
931 || (int128_eq(frold->addr.start, frnew->addr.start)
093bc2cd 932 && !flatrange_equal(frold, frnew)))) {
41a6e477 933 /* In old but not in new, or in both but attributes changed. */
093bc2cd 934
b8af1afb 935 if (!adding) {
72e22d2f 936 MEMORY_LISTENER_UPDATE_REGION(frold, as, Reverse, region_del);
b8af1afb
AK		 937 }
938
093bc2cd
AK		 939 ++iold;
940 } else if (frold && frnew && flatrange_equal(frold, frnew)) {
41a6e477 941 /* In both and unchanged (except logging may have changed) */
093bc2cd 942
b8af1afb 943 if (adding) {
50c1e149 944 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_nop);
b2dfd71c
PB		 945 if (frnew->dirty_log_mask & ~frold->dirty_log_mask) {
946 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, log_start,
947 frold->dirty_log_mask,
948 frnew->dirty_log_mask);
949 }
950 if (frold->dirty_log_mask & ~frnew->dirty_log_mask) {
951 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Reverse, log_stop,
952 frold->dirty_log_mask,
953 frnew->dirty_log_mask);
b8af1afb 954 }
5a583347
AK		 955 }
956
093bc2cd
AK		 957 ++iold;
958 ++inew;
093bc2cd
AK		 959 } else {
960 /* In new */
961
b8af1afb 962 if (adding) {
72e22d2f 963 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_add);
b8af1afb
AK		 964 }
965
093bc2cd
AK		 966 ++inew;
967 }
968 }
b8af1afb
AK		 969}
970
967dc9b1
AK		 971static void flatviews_init(void)
972{
092aa2fc
AK		 973 static FlatView *empty_view;
974
967dc9b1
AK		 975 if (flat_views) {
976 return;
977 }
978
979 flat_views = g_hash_table_new_full(g_direct_hash, g_direct_equal, NULL,
980 (GDestroyNotify) flatview_unref);
092aa2fc
AK		 981 if (!empty_view) {
982 empty_view = generate_memory_topology(NULL);
983 /* We keep it alive forever in the global variable. */
984 flatview_ref(empty_view);
985 } else {
986 g_hash_table_replace(flat_views, NULL, empty_view);
987 flatview_ref(empty_view);
988 }
967dc9b1
AK		 989}
990
991static void flatviews_reset(void)
992{
993 AddressSpace *as;
994
995 if (flat_views) {
996 g_hash_table_unref(flat_views);
997 flat_views = NULL;
998 }
999 flatviews_init();
1000
1001 /* Render unique FVs */
1002 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
1003 MemoryRegion *physmr = memory_region_get_flatview_root(as->root);
1004
1005 if (g_hash_table_lookup(flat_views, physmr)) {
1006 continue;
1007 }
1008
1009 generate_memory_topology(physmr);
1010 }
1011}
1012
1013static void address_space_set_flatview(AddressSpace *as)
b8af1afb 1014{
67ace39b 1015 FlatView *old_view = address_space_to_flatview(as);
967dc9b1
AK		 1016 MemoryRegion *physmr = memory_region_get_flatview_root(as->root);
1017 FlatView *new_view = g_hash_table_lookup(flat_views, physmr);
1018
1019 assert(new_view);
1020
67ace39b
AK		 1021 if (old_view == new_view) {
1022 return;
1023 }
1024
1025 if (old_view) {
1026 flatview_ref(old_view);
1027 }
1028
967dc9b1 1029 flatview_ref(new_view);
9a62e24f
AK		 1030
1031 if (!QTAILQ_EMPTY(&as->listeners)) {
67ace39b
AK		 1032 FlatView tmpview = { .nr = 0 }, *old_view2 = old_view;
1033
1034 if (!old_view2) {
1035 old_view2 = &tmpview;
1036 }
1037 address_space_update_topology_pass(as, old_view2, new_view, false);
1038 address_space_update_topology_pass(as, old_view2, new_view, true);
9a62e24f 1039 }
b8af1afb 1040
374f2981
PB		 1041 /* Writes are protected by the BQL. */
1042 atomic_rcu_set(&as->current_map, new_view);
67ace39b
AK		 1043 if (old_view) {
1044 flatview_unref(old_view);
1045 }
856d7245
PB		 1046
1047 /* Note that all the old MemoryRegions are still alive up to this
1048 * point. This relieves most MemoryListeners from the need to
1049 * ref/unref the MemoryRegions they get---unless they use them
1050 * outside the iothread mutex, in which case precise reference
1051 * counting is necessary.
1052 */
67ace39b
AK		 1053 if (old_view) {
1054 flatview_unref(old_view);
1055 }
093bc2cd
AK		 1056}
1057
202fc01b
AK		 1058static void address_space_update_topology(AddressSpace *as)
1059{
1060 MemoryRegion *physmr = memory_region_get_flatview_root(as->root);
1061
1062 flatviews_init();
1063 if (!g_hash_table_lookup(flat_views, physmr)) {
1064 generate_memory_topology(physmr);
1065 }
1066 address_space_set_flatview(as);
1067}
1068
4ef4db86
AK		 1069void memory_region_transaction_begin(void)
1070{
bb880ded 1071 qemu_flush_coalesced_mmio_buffer();
4ef4db86
AK		 1072 ++memory_region_transaction_depth;
1073}
1074
1075void memory_region_transaction_commit(void)
1076{
0d673e36
AK		 1077 AddressSpace *as;
1078
4ef4db86 1079 assert(memory_region_transaction_depth);
8d04fb55
JK		 1080 assert(qemu_mutex_iothread_locked());
1081
4ef4db86 1082 --memory_region_transaction_depth;
4dc56152
GA		 1083 if (!memory_region_transaction_depth) {
1084 if (memory_region_update_pending) {
967dc9b1
AK		 1085 flatviews_reset();
1086
4dc56152 1087 MEMORY_LISTENER_CALL_GLOBAL(begin, Forward);
02e2b95f 1088
4dc56152 1089 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
967dc9b1 1090 address_space_set_flatview(as);
02218487 1091 address_space_update_ioeventfds(as);
4dc56152 1092 }
ade9c1aa 1093 memory_region_update_pending = false;
0b152095 1094 ioeventfd_update_pending = false;
4dc56152
GA		 1095 MEMORY_LISTENER_CALL_GLOBAL(commit, Forward);
1096 } else if (ioeventfd_update_pending) {
1097 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
1098 address_space_update_ioeventfds(as);
1099 }
ade9c1aa 1100 ioeventfd_update_pending = false;
4dc56152 1101 }
4dc56152 1102 }
4ef4db86
AK		 1103}
1104
545e92e0
AK		 1105static void memory_region_destructor_none(MemoryRegion *mr)
1106{
1107}
1108
1109static void memory_region_destructor_ram(MemoryRegion *mr)
1110{
f1060c55 1111 qemu_ram_free(mr->ram_block);
545e92e0
AK		 1112}
1113
b4fefef9
PC		 1114static bool memory_region_need_escape(char c)
1115{
1116 return c == '/' || c == '[' || c == '\\' || c == ']';
1117}
1118
1119static char *memory_region_escape_name(const char *name)
1120{
1121 const char *p;
1122 char *escaped, *q;
1123 uint8_t c;
1124 size_t bytes = 0;
1125
1126 for (p = name; *p; p++) {
1127 bytes += memory_region_need_escape(*p) ? 4 : 1;
1128 }
1129 if (bytes == p - name) {
1130 return g_memdup(name, bytes + 1);
1131 }
1132
1133 escaped = g_malloc(bytes + 1);
1134 for (p = name, q = escaped; *p; p++) {
1135 c = *p;
1136 if (unlikely(memory_region_need_escape(c))) {
1137 *q++ = '\\';
1138 *q++ = 'x';
1139 *q++ = "0123456789abcdef"[c >> 4];
1140 c = "0123456789abcdef"[c & 15];
1141 }
1142 *q++ = c;
1143 }
1144 *q = 0;
1145 return escaped;
1146}
1147
3df9d748
AK		 1148static void memory_region_do_init(MemoryRegion *mr,
1149 Object *owner,
1150 const char *name,
1151 uint64_t size)
093bc2cd 1152{
08dafab4
AK		 1153 mr->size = int128_make64(size);
1154 if (size == UINT64_MAX) {
1155 mr->size = int128_2_64();
1156 }
302fa283 1157 mr->name = g_strdup(name);
612263cf 1158 mr->owner = owner;
58eaa217 1159 mr->ram_block = NULL;
b4fefef9
PC		 1160
1161 if (name) {
843ef73a
PC		 1162 char *escaped_name = memory_region_escape_name(name);
1163 char *name_array = g_strdup_printf("%s[*]", escaped_name);
612263cf
PB		 1164
1165 if (!owner) {
1166 owner = container_get(qdev_get_machine(), "/unattached");
1167 }
1168
843ef73a 1169 object_property_add_child(owner, name_array, OBJECT(mr), &error_abort);
b4fefef9 1170 object_unref(OBJECT(mr));
843ef73a
PC		 1171 g_free(name_array);
1172 g_free(escaped_name);
b4fefef9
PC		 1173 }
1174}
1175
3df9d748
AK		 1176void memory_region_init(MemoryRegion *mr,
1177 Object *owner,
1178 const char *name,
1179 uint64_t size)
1180{
1181 object_initialize(mr, sizeof(*mr), TYPE_MEMORY_REGION);
1182 memory_region_do_init(mr, owner, name, size);
1183}
1184
d7bce999
EB		 1185static void memory_region_get_addr(Object *obj, Visitor *v, const char *name,
1186 void *opaque, Error **errp)
409ddd01
PC		 1187{
1188 MemoryRegion *mr = MEMORY_REGION(obj);
1189 uint64_t value = mr->addr;
1190
51e72bc1 1191 visit_type_uint64(v, name, &value, errp);
409ddd01
PC		 1192}
1193
d7bce999
EB		 1194static void memory_region_get_container(Object *obj, Visitor *v,
1195 const char *name, void *opaque,
1196 Error **errp)
409ddd01
PC		 1197{
1198 MemoryRegion *mr = MEMORY_REGION(obj);
1199 gchar *path = (gchar *)"";
1200
1201 if (mr->container) {
1202 path = object_get_canonical_path(OBJECT(mr->container));
1203 }
51e72bc1 1204 visit_type_str(v, name, &path, errp);
409ddd01
PC		 1205 if (mr->container) {
1206 g_free(path);
1207 }
1208}
1209
1210static Object *memory_region_resolve_container(Object *obj, void *opaque,
1211 const char *part)
1212{
1213 MemoryRegion *mr = MEMORY_REGION(obj);
1214
1215 return OBJECT(mr->container);
1216}
1217
d7bce999
EB		 1218static void memory_region_get_priority(Object *obj, Visitor *v,
1219 const char *name, void *opaque,
1220 Error **errp)
d33382da
PC		 1221{
1222 MemoryRegion *mr = MEMORY_REGION(obj);
1223 int32_t value = mr->priority;
1224
51e72bc1 1225 visit_type_int32(v, name, &value, errp);
d33382da
PC		 1226}
1227
d7bce999
EB		 1228static void memory_region_get_size(Object *obj, Visitor *v, const char *name,
1229 void *opaque, Error **errp)
52aef7bb
PC		 1230{
1231 MemoryRegion *mr = MEMORY_REGION(obj);
1232 uint64_t value = memory_region_size(mr);
1233
51e72bc1 1234 visit_type_uint64(v, name, &value, errp);
52aef7bb
PC		 1235}
1236
b4fefef9
PC		 1237static void memory_region_initfn(Object *obj)
1238{
1239 MemoryRegion *mr = MEMORY_REGION(obj);
409ddd01 1240 ObjectProperty *op;
b4fefef9
PC		 1241
1242 mr->ops = &unassigned_mem_ops;
6bba19ba 1243 mr->enabled = true;
5f9a5ea1 1244 mr->romd_mode = true;
196ea131 1245 mr->global_locking = true;
545e92e0 1246 mr->destructor = memory_region_destructor_none;
093bc2cd 1247 QTAILQ_INIT(&mr->subregions);
093bc2cd 1248 QTAILQ_INIT(&mr->coalesced);
409ddd01
PC		 1249
1250 op = object_property_add(OBJECT(mr), "container",
1251 "link<" TYPE_MEMORY_REGION ">",
1252 memory_region_get_container,
1253 NULL, /* memory_region_set_container */
1254 NULL, NULL, &error_abort);
1255 op->resolve = memory_region_resolve_container;
1256
1257 object_property_add(OBJECT(mr), "addr", "uint64",
1258 memory_region_get_addr,
1259 NULL, /* memory_region_set_addr */
1260 NULL, NULL, &error_abort);
d33382da
PC		 1261 object_property_add(OBJECT(mr), "priority", "uint32",
1262 memory_region_get_priority,
1263 NULL, /* memory_region_set_priority */
1264 NULL, NULL, &error_abort);
52aef7bb
PC		 1265 object_property_add(OBJECT(mr), "size", "uint64",
1266 memory_region_get_size,
1267 NULL, /* memory_region_set_size, */
1268 NULL, NULL, &error_abort);
093bc2cd
AK		 1269}
1270
3df9d748
AK		 1271static void iommu_memory_region_initfn(Object *obj)
1272{
1273 MemoryRegion *mr = MEMORY_REGION(obj);
1274
1275 mr->is_iommu = true;
1276}
1277
b018ddf6
PB		 1278static uint64_t unassigned_mem_read(void *opaque, hwaddr addr,
1279 unsigned size)
1280{
1281#ifdef DEBUG_UNASSIGNED
1282 printf("Unassigned mem read " TARGET_FMT_plx "\n", addr);
1283#endif
4917cf44
AF		 1284 if (current_cpu != NULL) {
1285 cpu_unassigned_access(current_cpu, addr, false, false, 0, size);
c658b94f 1286 }
68a7439a 1287 return 0;
b018ddf6
PB		 1288}
1289
1290static void unassigned_mem_write(void *opaque, hwaddr addr,
1291 uint64_t val, unsigned size)
1292{
1293#ifdef DEBUG_UNASSIGNED
1294 printf("Unassigned mem write " TARGET_FMT_plx " = 0x%"PRIx64"\n", addr, val);
1295#endif
4917cf44
AF		 1296 if (current_cpu != NULL) {
1297 cpu_unassigned_access(current_cpu, addr, true, false, 0, size);
c658b94f 1298 }
b018ddf6
PB		 1299}
1300
d197063f
PB		 1301static bool unassigned_mem_accepts(void *opaque, hwaddr addr,
1302 unsigned size, bool is_write)
1303{
1304 return false;
1305}
1306
1307const MemoryRegionOps unassigned_mem_ops = {
1308 .valid.accepts = unassigned_mem_accepts,
1309 .endianness = DEVICE_NATIVE_ENDIAN,
1310};
1311
4a2e242b
AW		 1312static uint64_t memory_region_ram_device_read(void *opaque,
1313 hwaddr addr, unsigned size)
1314{
1315 MemoryRegion *mr = opaque;
1316 uint64_t data = (uint64_t)~0;
1317
1318 switch (size) {
1319 case 1:
1320 data = *(uint8_t *)(mr->ram_block->host + addr);
1321 break;
1322 case 2:
1323 data = *(uint16_t *)(mr->ram_block->host + addr);
1324 break;
1325 case 4:
1326 data = *(uint32_t *)(mr->ram_block->host + addr);
1327 break;
1328 case 8:
1329 data = *(uint64_t *)(mr->ram_block->host + addr);
1330 break;
1331 }
1332
1333 trace_memory_region_ram_device_read(get_cpu_index(), mr, addr, data, size);
1334
1335 return data;
1336}
1337
1338static void memory_region_ram_device_write(void *opaque, hwaddr addr,
1339 uint64_t data, unsigned size)
1340{
1341 MemoryRegion *mr = opaque;
1342
1343 trace_memory_region_ram_device_write(get_cpu_index(), mr, addr, data, size);
1344
1345 switch (size) {
1346 case 1:
1347 *(uint8_t *)(mr->ram_block->host + addr) = (uint8_t)data;
1348 break;
1349 case 2:
1350 *(uint16_t *)(mr->ram_block->host + addr) = (uint16_t)data;
1351 break;
1352 case 4:
1353 *(uint32_t *)(mr->ram_block->host + addr) = (uint32_t)data;
1354 break;
1355 case 8:
1356 *(uint64_t *)(mr->ram_block->host + addr) = data;
1357 break;
1358 }
1359}
1360
1361static const MemoryRegionOps ram_device_mem_ops = {
1362 .read = memory_region_ram_device_read,
1363 .write = memory_region_ram_device_write,
c99a29e7 1364 .endianness = DEVICE_HOST_ENDIAN,
4a2e242b
AW		 1365 .valid = {
1366 .min_access_size = 1,
1367 .max_access_size = 8,
1368 .unaligned = true,
1369 },
1370 .impl = {
1371 .min_access_size = 1,
1372 .max_access_size = 8,
1373 .unaligned = true,
1374 },
1375};
1376
d2702032
PB		 1377bool memory_region_access_valid(MemoryRegion *mr,
1378 hwaddr addr,
1379 unsigned size,
1380 bool is_write)
093bc2cd 1381{
a014ed07
PB		 1382 int access_size_min, access_size_max;
1383 int access_size, i;
897fa7cf 1384
093bc2cd
AK		 1385 if (!mr->ops->valid.unaligned && (addr & (size - 1))) {
1386 return false;
1387 }
1388
a014ed07 1389 if (!mr->ops->valid.accepts) {
093bc2cd
AK		 1390 return true;
1391 }
1392
a014ed07
PB		 1393 access_size_min = mr->ops->valid.min_access_size;
1394 if (!mr->ops->valid.min_access_size) {
1395 access_size_min = 1;
1396 }
1397
1398 access_size_max = mr->ops->valid.max_access_size;
1399 if (!mr->ops->valid.max_access_size) {
1400 access_size_max = 4;
1401 }
1402
1403 access_size = MAX(MIN(size, access_size_max), access_size_min);
1404 for (i = 0; i < size; i += access_size) {
1405 if (!mr->ops->valid.accepts(mr->opaque, addr + i, access_size,
1406 is_write)) {
1407 return false;
1408 }
093bc2cd 1409 }
a014ed07 1410
093bc2cd
AK		 1411 return true;
1412}
1413
cc05c43a
PM		 1414static MemTxResult memory_region_dispatch_read1(MemoryRegion *mr,
1415 hwaddr addr,
1416 uint64_t *pval,
1417 unsigned size,
1418 MemTxAttrs attrs)
093bc2cd 1419{
cc05c43a 1420 *pval = 0;
093bc2cd 1421
ce5d2f33 1422 if (mr->ops->read) {
cc05c43a
PM		 1423 return access_with_adjusted_size(addr, pval, size,
1424 mr->ops->impl.min_access_size,
1425 mr->ops->impl.max_access_size,
1426 memory_region_read_accessor,
1427 mr, attrs);
1428 } else if (mr->ops->read_with_attrs) {
1429 return access_with_adjusted_size(addr, pval, size,
1430 mr->ops->impl.min_access_size,
1431 mr->ops->impl.max_access_size,
1432 memory_region_read_with_attrs_accessor,
1433 mr, attrs);
ce5d2f33 1434 } else {
cc05c43a
PM		 1435 return access_with_adjusted_size(addr, pval, size, 1, 4,
1436 memory_region_oldmmio_read_accessor,
1437 mr, attrs);
74901c3b 1438 }
093bc2cd
AK		 1439}
1440
3b643495
PM		 1441MemTxResult memory_region_dispatch_read(MemoryRegion *mr,
1442 hwaddr addr,
1443 uint64_t *pval,
1444 unsigned size,
1445 MemTxAttrs attrs)
a621f38d 1446{
cc05c43a
PM		 1447 MemTxResult r;
1448
791af8c8
PB		 1449 if (!memory_region_access_valid(mr, addr, size, false)) {
1450 *pval = unassigned_mem_read(mr, addr, size);
cc05c43a 1451 return MEMTX_DECODE_ERROR;
791af8c8 1452 }
a621f38d 1453
cc05c43a 1454 r = memory_region_dispatch_read1(mr, addr, pval, size, attrs);
791af8c8 1455 adjust_endianness(mr, pval, size);
cc05c43a 1456 return r;
a621f38d 1457}
093bc2cd 1458
8c56c1a5
PF		 1459/* Return true if an eventfd was signalled */
1460static bool memory_region_dispatch_write_eventfds(MemoryRegion *mr,
1461 hwaddr addr,
1462 uint64_t data,
1463 unsigned size,
1464 MemTxAttrs attrs)
1465{
1466 MemoryRegionIoeventfd ioeventfd = {
1467 .addr = addrrange_make(int128_make64(addr), int128_make64(size)),
1468 .data = data,
1469 };
1470 unsigned i;
1471
1472 for (i = 0; i < mr->ioeventfd_nb; i++) {
1473 ioeventfd.match_data = mr->ioeventfds[i].match_data;
1474 ioeventfd.e = mr->ioeventfds[i].e;
1475
1476 if (memory_region_ioeventfd_equal(ioeventfd, mr->ioeventfds[i])) {
1477 event_notifier_set(ioeventfd.e);
1478 return true;
1479 }
1480 }
1481
1482 return false;
1483}
1484
3b643495
PM		 1485MemTxResult memory_region_dispatch_write(MemoryRegion *mr,
1486 hwaddr addr,
1487 uint64_t data,
1488 unsigned size,
1489 MemTxAttrs attrs)
a621f38d 1490{
897fa7cf 1491 if (!memory_region_access_valid(mr, addr, size, true)) {
b018ddf6 1492 unassigned_mem_write(mr, addr, data, size);
cc05c43a 1493 return MEMTX_DECODE_ERROR;
093bc2cd
AK		 1494 }
1495
a621f38d
AK		 1496 adjust_endianness(mr, &data, size);
1497
8c56c1a5
PF		 1498 if ((!kvm_eventfds_enabled()) &&
1499 memory_region_dispatch_write_eventfds(mr, addr, data, size, attrs)) {
1500 return MEMTX_OK;
1501 }
1502
ce5d2f33 1503 if (mr->ops->write) {
cc05c43a
PM		 1504 return access_with_adjusted_size(addr, &data, size,
1505 mr->ops->impl.min_access_size,
1506 mr->ops->impl.max_access_size,
1507 memory_region_write_accessor, mr,
1508 attrs);
1509 } else if (mr->ops->write_with_attrs) {
1510 return
1511 access_with_adjusted_size(addr, &data, size,
1512 mr->ops->impl.min_access_size,
1513 mr->ops->impl.max_access_size,
1514 memory_region_write_with_attrs_accessor,
1515 mr, attrs);
ce5d2f33 1516 } else {
cc05c43a
PM		 1517 return access_with_adjusted_size(addr, &data, size, 1, 4,
1518 memory_region_oldmmio_write_accessor,
1519 mr, attrs);
74901c3b 1520 }
093bc2cd
AK		 1521}
1522
093bc2cd 1523void memory_region_init_io(MemoryRegion *mr,
2c9b15ca 1524 Object *owner,
093bc2cd
AK		 1525 const MemoryRegionOps *ops,
1526 void *opaque,
1527 const char *name,
1528 uint64_t size)
1529{
2c9b15ca 1530 memory_region_init(mr, owner, name, size);
6d6d2abf 1531 mr->ops = ops ? ops : &unassigned_mem_ops;
093bc2cd 1532 mr->opaque = opaque;
14a3c10a 1533 mr->terminates = true;
093bc2cd
AK		 1534}
1535
1cfe48c1
PM		 1536void memory_region_init_ram_nomigrate(MemoryRegion *mr,
1537 Object *owner,
1538 const char *name,
1539 uint64_t size,
1540 Error **errp)
093bc2cd 1541{
2c9b15ca 1542 memory_region_init(mr, owner, name, size);
8ea9252a 1543 mr->ram = true;
14a3c10a 1544 mr->terminates = true;
545e92e0 1545 mr->destructor = memory_region_destructor_ram;
8e41fb63 1546 mr->ram_block = qemu_ram_alloc(size, mr, errp);
677e7805 1547 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
0b183fc8
PB		 1548}
1549
60786ef3
MT		 1550void memory_region_init_resizeable_ram(MemoryRegion *mr,
1551 Object *owner,
1552 const char *name,
1553 uint64_t size,
1554 uint64_t max_size,
1555 void (*resized)(const char*,
1556 uint64_t length,
1557 void *host),
1558 Error **errp)
1559{
1560 memory_region_init(mr, owner, name, size);
1561 mr->ram = true;
1562 mr->terminates = true;
1563 mr->destructor = memory_region_destructor_ram;
8e41fb63
FZ		 1564 mr->ram_block = qemu_ram_alloc_resizeable(size, max_size, resized,
1565 mr, errp);
677e7805 1566 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
60786ef3
MT		 1567}
1568
0b183fc8
PB		 1569#ifdef __linux__
1570void memory_region_init_ram_from_file(MemoryRegion *mr,
1571 struct Object *owner,
1572 const char *name,
1573 uint64_t size,
98376843 1574 uint64_t align,
dbcb8981 1575 bool share,
7f56e740
PB		 1576 const char *path,
1577 Error **errp)
0b183fc8
PB		 1578{
1579 memory_region_init(mr, owner, name, size);
1580 mr->ram = true;
1581 mr->terminates = true;
1582 mr->destructor = memory_region_destructor_ram;
98376843 1583 mr->align = align;
8e41fb63 1584 mr->ram_block = qemu_ram_alloc_from_file(size, mr, share, path, errp);
677e7805 1585 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
093bc2cd 1586}
fea617c5
MAL		 1587
1588void memory_region_init_ram_from_fd(MemoryRegion *mr,
1589 struct Object *owner,
1590 const char *name,
1591 uint64_t size,
1592 bool share,
1593 int fd,
1594 Error **errp)
1595{
1596 memory_region_init(mr, owner, name, size);
1597 mr->ram = true;
1598 mr->terminates = true;
1599 mr->destructor = memory_region_destructor_ram;
1600 mr->ram_block = qemu_ram_alloc_from_fd(size, mr, share, fd, errp);
1601 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
1602}
0b183fc8 1603#endif
093bc2cd
AK		 1604
1605void memory_region_init_ram_ptr(MemoryRegion *mr,
2c9b15ca 1606 Object *owner,
093bc2cd
AK		 1607 const char *name,
1608 uint64_t size,
1609 void *ptr)
1610{
2c9b15ca 1611 memory_region_init(mr, owner, name, size);
8ea9252a 1612 mr->ram = true;
14a3c10a 1613 mr->terminates = true;
fc3e7665 1614 mr->destructor = memory_region_destructor_ram;
677e7805 1615 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
ef701d7b
HT		 1616
1617 /* qemu_ram_alloc_from_ptr cannot fail with ptr != NULL. */
1618 assert(ptr != NULL);
8e41fb63 1619 mr->ram_block = qemu_ram_alloc_from_ptr(size, ptr, mr, &error_fatal);
093bc2cd
AK		 1620}
1621
21e00fa5
AW		 1622void memory_region_init_ram_device_ptr(MemoryRegion *mr,
1623 Object *owner,
1624 const char *name,
1625 uint64_t size,
1626 void *ptr)
e4dc3f59 1627{
21e00fa5
AW		 1628 memory_region_init_ram_ptr(mr, owner, name, size, ptr);
1629 mr->ram_device = true;
4a2e242b
AW		 1630 mr->ops = &ram_device_mem_ops;
1631 mr->opaque = mr;
e4dc3f59
ND		 1632}
1633
093bc2cd 1634void memory_region_init_alias(MemoryRegion *mr,
2c9b15ca 1635 Object *owner,
093bc2cd
AK		 1636 const char *name,
1637 MemoryRegion *orig,
a8170e5e 1638 hwaddr offset,
093bc2cd
AK		 1639 uint64_t size)
1640{
2c9b15ca 1641 memory_region_init(mr, owner, name, size);
093bc2cd
AK		 1642 mr->alias = orig;
1643 mr->alias_offset = offset;
1644}
1645
b59821a9
PM		 1646void memory_region_init_rom_nomigrate(MemoryRegion *mr,
1647 struct Object *owner,
1648 const char *name,
1649 uint64_t size,
1650 Error **errp)
a1777f7f
PM		 1651{
1652 memory_region_init(mr, owner, name, size);
1653 mr->ram = true;
1654 mr->readonly = true;
1655 mr->terminates = true;
1656 mr->destructor = memory_region_destructor_ram;
1657 mr->ram_block = qemu_ram_alloc(size, mr, errp);
1658 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
1659}
1660
b59821a9
PM		 1661void memory_region_init_rom_device_nomigrate(MemoryRegion *mr,
1662 Object *owner,
1663 const MemoryRegionOps *ops,
1664 void *opaque,
1665 const char *name,
1666 uint64_t size,
1667 Error **errp)
d0a9b5bc 1668{
39e0b03d 1669 assert(ops);
2c9b15ca 1670 memory_region_init(mr, owner, name, size);
7bc2b9cd 1671 mr->ops = ops;
75f5941c 1672 mr->opaque = opaque;
d0a9b5bc 1673 mr->terminates = true;
75c578dc 1674 mr->rom_device = true;
58268c8d 1675 mr->destructor = memory_region_destructor_ram;
8e41fb63 1676 mr->ram_block = qemu_ram_alloc(size, mr, errp);
d0a9b5bc
AK		 1677}
1678
1221a474
AK		 1679void memory_region_init_iommu(void *_iommu_mr,
1680 size_t instance_size,
1681 const char *mrtypename,
2c9b15ca 1682 Object *owner,
30951157
AK		 1683 const char *name,
1684 uint64_t size)
1685{
1221a474 1686 struct IOMMUMemoryRegion *iommu_mr;
3df9d748
AK		 1687 struct MemoryRegion *mr;
1688
1221a474
AK		 1689 object_initialize(_iommu_mr, instance_size, mrtypename);
1690 mr = MEMORY_REGION(_iommu_mr);
3df9d748
AK		 1691 memory_region_do_init(mr, owner, name, size);
1692 iommu_mr = IOMMU_MEMORY_REGION(mr);
30951157 1693 mr->terminates = true; /* then re-forwards */
3df9d748
AK		 1694 QLIST_INIT(&iommu_mr->iommu_notify);
1695 iommu_mr->iommu_notify_flags = IOMMU_NOTIFIER_NONE;
30951157
AK		 1696}
1697
b4fefef9 1698static void memory_region_finalize(Object *obj)
093bc2cd 1699{
b4fefef9
PC		 1700 MemoryRegion *mr = MEMORY_REGION(obj);
1701
2e2b8eb7
PB		 1702 assert(!mr->container);
1703
1704 /* We know the region is not visible in any address space (it
1705 * does not have a container and cannot be a root either because
1706 * it has no references, so we can blindly clear mr->enabled.
1707 * memory_region_set_enabled instead could trigger a transaction
1708 * and cause an infinite loop.
1709 */
1710 mr->enabled = false;
1711 memory_region_transaction_begin();
1712 while (!QTAILQ_EMPTY(&mr->subregions)) {
1713 MemoryRegion *subregion = QTAILQ_FIRST(&mr->subregions);
1714 memory_region_del_subregion(mr, subregion);
1715 }
1716 memory_region_transaction_commit();
1717
545e92e0 1718 mr->destructor(mr);
093bc2cd 1719 memory_region_clear_coalescing(mr);
302fa283 1720 g_free((char *)mr->name);
7267c094 1721 g_free(mr->ioeventfds);
093bc2cd
AK		 1722}
1723
803c0816
PB		 1724Object *memory_region_owner(MemoryRegion *mr)
1725{
22a893e4
PB		 1726 Object *obj = OBJECT(mr);
1727 return obj->parent;
803c0816
PB		 1728}
1729
46637be2
PB		 1730void memory_region_ref(MemoryRegion *mr)
1731{
22a893e4
PB		 1732 /* MMIO callbacks most likely will access data that belongs
1733 * to the owner, hence the need to ref/unref the owner whenever
1734 * the memory region is in use.
1735 *
1736 * The memory region is a child of its owner. As long as the
1737 * owner doesn't call unparent itself on the memory region,
1738 * ref-ing the owner will also keep the memory region alive.
612263cf
PB		 1739 * Memory regions without an owner are supposed to never go away;
1740 * we do not ref/unref them because it slows down DMA sensibly.
22a893e4 1741 */
612263cf
PB		 1742 if (mr && mr->owner) {
1743 object_ref(mr->owner);
46637be2
PB		 1744 }
1745}
1746
1747void memory_region_unref(MemoryRegion *mr)
1748{
612263cf
PB		 1749 if (mr && mr->owner) {
1750 object_unref(mr->owner);
46637be2
PB		 1751 }
1752}
1753
093bc2cd
AK		 1754uint64_t memory_region_size(MemoryRegion *mr)
1755{
08dafab4
AK		 1756 if (int128_eq(mr->size, int128_2_64())) {
1757 return UINT64_MAX;
1758 }
1759 return int128_get64(mr->size);
093bc2cd
AK		 1760}
1761
5d546d4b 1762const char *memory_region_name(const MemoryRegion *mr)
8991c79b 1763{
d1dd32af
PC		 1764 if (!mr->name) {
1765 ((MemoryRegion *)mr)->name =
1766 object_get_canonical_path_component(OBJECT(mr));
1767 }
302fa283 1768 return mr->name;
8991c79b
AK		 1769}
1770
21e00fa5 1771bool memory_region_is_ram_device(MemoryRegion *mr)
e4dc3f59 1772{
21e00fa5 1773 return mr->ram_device;
e4dc3f59
ND		 1774}
1775
2d1a35be 1776uint8_t memory_region_get_dirty_log_mask(MemoryRegion *mr)
55043ba3 1777{
6f6a5ef3 1778 uint8_t mask = mr->dirty_log_mask;
adaad61c 1779 if (global_dirty_log && mr->ram_block) {
6f6a5ef3
PB		 1780 mask |= (1 << DIRTY_MEMORY_MIGRATION);
1781 }
1782 return mask;
55043ba3
AK		 1783}
1784
2d1a35be
PB		 1785bool memory_region_is_logging(MemoryRegion *mr, uint8_t client)
1786{
1787 return memory_region_get_dirty_log_mask(mr) & (1 << client);
1788}
1789
3df9d748 1790static void memory_region_update_iommu_notify_flags(IOMMUMemoryRegion *iommu_mr)
5bf3d319
PX		 1791{
1792 IOMMUNotifierFlag flags = IOMMU_NOTIFIER_NONE;
1793 IOMMUNotifier *iommu_notifier;
1221a474 1794 IOMMUMemoryRegionClass *imrc = IOMMU_MEMORY_REGION_GET_CLASS(iommu_mr);
5bf3d319 1795
3df9d748 1796 IOMMU_NOTIFIER_FOREACH(iommu_notifier, iommu_mr) {
5bf3d319
PX		 1797 flags |= iommu_notifier->notifier_flags;
1798 }
1799
1221a474
AK		 1800 if (flags != iommu_mr->iommu_notify_flags && imrc->notify_flag_changed) {
1801 imrc->notify_flag_changed(iommu_mr,
1802 iommu_mr->iommu_notify_flags,
1803 flags);
5bf3d319
PX		 1804 }
1805
3df9d748 1806 iommu_mr->iommu_notify_flags = flags;
5bf3d319
PX		 1807}
1808
cdb30812
PX		 1809void memory_region_register_iommu_notifier(MemoryRegion *mr,
1810 IOMMUNotifier *n)
06866575 1811{
3df9d748
AK		 1812 IOMMUMemoryRegion *iommu_mr;
1813
efcd38c5
JW		 1814 if (mr->alias) {
1815 memory_region_register_iommu_notifier(mr->alias, n);
1816 return;
1817 }
1818
cdb30812 1819 /* We need to register for at least one bitfield */
3df9d748 1820 iommu_mr = IOMMU_MEMORY_REGION(mr);
cdb30812 1821 assert(n->notifier_flags != IOMMU_NOTIFIER_NONE);
698feb5e 1822 assert(n->start <= n->end);
3df9d748
AK		 1823 QLIST_INSERT_HEAD(&iommu_mr->iommu_notify, n, node);
1824 memory_region_update_iommu_notify_flags(iommu_mr);
06866575
DG		 1825}
1826
3df9d748 1827uint64_t memory_region_iommu_get_min_page_size(IOMMUMemoryRegion *iommu_mr)
a788f227 1828{
1221a474
AK		 1829 IOMMUMemoryRegionClass *imrc = IOMMU_MEMORY_REGION_GET_CLASS(iommu_mr);
1830
1831 if (imrc->get_min_page_size) {
1832 return imrc->get_min_page_size(iommu_mr);
f682e9c2
AK		 1833 }
1834 return TARGET_PAGE_SIZE;
1835}
1836
3df9d748 1837void memory_region_iommu_replay(IOMMUMemoryRegion *iommu_mr, IOMMUNotifier *n)
f682e9c2 1838{
3df9d748 1839 MemoryRegion *mr = MEMORY_REGION(iommu_mr);
1221a474 1840 IOMMUMemoryRegionClass *imrc = IOMMU_MEMORY_REGION_GET_CLASS(iommu_mr);
f682e9c2 1841 hwaddr addr, granularity;
a788f227
DG		 1842 IOMMUTLBEntry iotlb;
1843
faa362e3 1844 /* If the IOMMU has its own replay callback, override */
1221a474
AK		 1845 if (imrc->replay) {
1846 imrc->replay(iommu_mr, n);
faa362e3
PX		 1847 return;
1848 }
1849
3df9d748 1850 granularity = memory_region_iommu_get_min_page_size(iommu_mr);
f682e9c2 1851
a788f227 1852 for (addr = 0; addr < memory_region_size(mr); addr += granularity) {
1221a474 1853 iotlb = imrc->translate(iommu_mr, addr, IOMMU_NONE);
a788f227
DG		 1854 if (iotlb.perm != IOMMU_NONE) {
1855 n->notify(n, &iotlb);
1856 }
1857
1858 /* if (2^64 - MR size) < granularity, it's possible to get an
1859 * infinite loop here. This should catch such a wraparound */
1860 if ((addr + granularity) < addr) {
1861 break;
1862 }
1863 }
1864}
1865
3df9d748 1866void memory_region_iommu_replay_all(IOMMUMemoryRegion *iommu_mr)
de472e4a
PX		 1867{
1868 IOMMUNotifier *notifier;
1869
3df9d748
AK		 1870 IOMMU_NOTIFIER_FOREACH(notifier, iommu_mr) {
1871 memory_region_iommu_replay(iommu_mr, notifier);
de472e4a
PX		 1872 }
1873}
1874
cdb30812
PX		 1875void memory_region_unregister_iommu_notifier(MemoryRegion *mr,
1876 IOMMUNotifier *n)
06866575 1877{
3df9d748
AK		 1878 IOMMUMemoryRegion *iommu_mr;
1879
efcd38c5
JW		 1880 if (mr->alias) {
1881 memory_region_unregister_iommu_notifier(mr->alias, n);
1882 return;
1883 }
cdb30812 1884 QLIST_REMOVE(n, node);
3df9d748
AK		 1885 iommu_mr = IOMMU_MEMORY_REGION(mr);
1886 memory_region_update_iommu_notify_flags(iommu_mr);
06866575
DG		 1887}
1888
bd2bfa4c
PX		 1889void memory_region_notify_one(IOMMUNotifier *notifier,
1890 IOMMUTLBEntry *entry)
06866575 1891{
cdb30812
PX		 1892 IOMMUNotifierFlag request_flags;
1893
bd2bfa4c
PX		 1894 /*
1895 * Skip the notification if the notification does not overlap
1896 * with registered range.
1897 */
b021d1c0 1898 if (notifier->start > entry->iova + entry->addr_mask ||
bd2bfa4c
PX		 1899 notifier->end < entry->iova) {
1900 return;
1901 }
cdb30812 1902
bd2bfa4c 1903 if (entry->perm & IOMMU_RW) {
cdb30812
PX		 1904 request_flags = IOMMU_NOTIFIER_MAP;
1905 } else {
1906 request_flags = IOMMU_NOTIFIER_UNMAP;
1907 }
1908
bd2bfa4c
PX		 1909 if (notifier->notifier_flags & request_flags) {
1910 notifier->notify(notifier, entry);
1911 }
1912}
1913
3df9d748 1914void memory_region_notify_iommu(IOMMUMemoryRegion *iommu_mr,
bd2bfa4c
PX		 1915 IOMMUTLBEntry entry)
1916{
1917 IOMMUNotifier *iommu_notifier;
1918
3df9d748 1919 assert(memory_region_is_iommu(MEMORY_REGION(iommu_mr)));
bd2bfa4c 1920
3df9d748 1921 IOMMU_NOTIFIER_FOREACH(iommu_notifier, iommu_mr) {
bd2bfa4c 1922 memory_region_notify_one(iommu_notifier, &entry);
cdb30812 1923 }
06866575
DG		 1924}
1925
f1334de6
AK		 1926int memory_region_iommu_get_attr(IOMMUMemoryRegion *iommu_mr,
1927 enum IOMMUMemoryRegionAttr attr,
1928 void *data)
1929{
1930 IOMMUMemoryRegionClass *imrc = IOMMU_MEMORY_REGION_GET_CLASS(iommu_mr);
1931
1932 if (!imrc->get_attr) {
1933 return -EINVAL;
1934 }
1935
1936 return imrc->get_attr(iommu_mr, attr, data);
1937}
1938
093bc2cd
AK		 1939void memory_region_set_log(MemoryRegion *mr, bool log, unsigned client)
1940{
5a583347 1941 uint8_t mask = 1 << client;
deb809ed 1942 uint8_t old_logging;
5a583347 1943
dbddac6d 1944 assert(client == DIRTY_MEMORY_VGA);
deb809ed
PB		 1945 old_logging = mr->vga_logging_count;
1946 mr->vga_logging_count += log ? 1 : -1;
1947 if (!!old_logging == !!mr->vga_logging_count) {
1948 return;
1949 }
1950
59023ef4 1951 memory_region_transaction_begin();
5a583347 1952 mr->dirty_log_mask = (mr->dirty_log_mask & ~mask) | (log * mask);
22bde714 1953 memory_region_update_pending |= mr->enabled;
59023ef4 1954 memory_region_transaction_commit();
093bc2cd
AK		 1955}
1956
a8170e5e
AK		 1957bool memory_region_get_dirty(MemoryRegion *mr, hwaddr addr,
1958 hwaddr size, unsigned client)
093bc2cd 1959{
8e41fb63
FZ		 1960 assert(mr->ram_block);
1961 return cpu_physical_memory_get_dirty(memory_region_get_ram_addr(mr) + addr,
1962 size, client);
093bc2cd
AK		 1963}
1964
a8170e5e
AK		 1965void memory_region_set_dirty(MemoryRegion *mr, hwaddr addr,
1966 hwaddr size)
093bc2cd 1967{
8e41fb63
FZ		 1968 assert(mr->ram_block);
1969 cpu_physical_memory_set_dirty_range(memory_region_get_ram_addr(mr) + addr,
1970 size,
58d2707e 1971 memory_region_get_dirty_log_mask(mr));
093bc2cd
AK		 1972}
1973
0fe1eca7 1974static void memory_region_sync_dirty_bitmap(MemoryRegion *mr)
093bc2cd 1975{
0a752eee 1976 MemoryListener *listener;
0d673e36 1977 AddressSpace *as;
0a752eee 1978 FlatView *view;
5a583347
AK		 1979 FlatRange *fr;
1980
0a752eee
PB		 1981 /* If the same address space has multiple log_sync listeners, we
1982 * visit that address space's FlatView multiple times. But because
1983 * log_sync listeners are rare, it's still cheaper than walking each
1984 * address space once.
1985 */
1986 QTAILQ_FOREACH(listener, &memory_listeners, link) {
1987 if (!listener->log_sync) {
1988 continue;
1989 }
1990 as = listener->address_space;
1991 view = address_space_get_flatview(as);
99e86347 1992 FOR_EACH_FLAT_RANGE(fr, view) {
3ebb1817 1993 if (fr->dirty_log_mask && (!mr || fr->mr == mr)) {
16620684 1994 MemoryRegionSection mrs = section_from_flat_range(fr, view);
0a752eee 1995 listener->log_sync(listener, &mrs);
0d673e36 1996 }
5a583347 1997 }
856d7245 1998 flatview_unref(view);
5a583347 1999 }
093bc2cd
AK		 2000}
2001
0fe1eca7
PB		 2002DirtyBitmapSnapshot *memory_region_snapshot_and_clear_dirty(MemoryRegion *mr,
2003 hwaddr addr,
2004 hwaddr size,
2005 unsigned client)
2006{
2007 assert(mr->ram_block);
2008 memory_region_sync_dirty_bitmap(mr);
2009 return cpu_physical_memory_snapshot_and_clear_dirty(
2010 memory_region_get_ram_addr(mr) + addr, size, client);
2011}
2012
2013bool memory_region_snapshot_get_dirty(MemoryRegion *mr, DirtyBitmapSnapshot *snap,
2014 hwaddr addr, hwaddr size)
2015{
2016 assert(mr->ram_block);
2017 return cpu_physical_memory_snapshot_get_dirty(snap,
2018 memory_region_get_ram_addr(mr) + addr, size);
2019}
2020
093bc2cd
AK		 2021void memory_region_set_readonly(MemoryRegion *mr, bool readonly)
2022{
fb1cd6f9 2023 if (mr->readonly != readonly) {
59023ef4 2024 memory_region_transaction_begin();
fb1cd6f9 2025 mr->readonly = readonly;
22bde714 2026 memory_region_update_pending |= mr->enabled;
59023ef4 2027 memory_region_transaction_commit();
fb1cd6f9 2028 }
093bc2cd
AK		 2029}
2030
5f9a5ea1 2031void memory_region_rom_device_set_romd(MemoryRegion *mr, bool romd_mode)
d0a9b5bc 2032{
5f9a5ea1 2033 if (mr->romd_mode != romd_mode) {
59023ef4 2034 memory_region_transaction_begin();
5f9a5ea1 2035 mr->romd_mode = romd_mode;
22bde714 2036 memory_region_update_pending |= mr->enabled;
59023ef4 2037 memory_region_transaction_commit();
d0a9b5bc
AK		 2038 }
2039}
2040
a8170e5e
AK		 2041void memory_region_reset_dirty(MemoryRegion *mr, hwaddr addr,
2042 hwaddr size, unsigned client)
093bc2cd 2043{
8e41fb63
FZ		 2044 assert(mr->ram_block);
2045 cpu_physical_memory_test_and_clear_dirty(
2046 memory_region_get_ram_addr(mr) + addr, size, client);
093bc2cd
AK		 2047}
2048
a35ba7be
PB		 2049int memory_region_get_fd(MemoryRegion *mr)
2050{
4ff87573
PB		 2051 int fd;
2052
2053 rcu_read_lock();
2054 while (mr->alias) {
2055 mr = mr->alias;
a35ba7be 2056 }
4ff87573
PB		 2057 fd = mr->ram_block->fd;
2058 rcu_read_unlock();
a35ba7be 2059
4ff87573
PB		 2060 return fd;
2061}
a35ba7be 2062
093bc2cd
AK		 2063void *memory_region_get_ram_ptr(MemoryRegion *mr)
2064{
49b24afc
PB		 2065 void *ptr;
2066 uint64_t offset = 0;
093bc2cd 2067
49b24afc
PB		 2068 rcu_read_lock();
2069 while (mr->alias) {
2070 offset += mr->alias_offset;
2071 mr = mr->alias;
2072 }
8e41fb63 2073 assert(mr->ram_block);
0878d0e1 2074 ptr = qemu_map_ram_ptr(mr->ram_block, offset);
49b24afc 2075 rcu_read_unlock();
093bc2cd 2076
0878d0e1 2077 return ptr;
093bc2cd
AK		 2078}
2079
07bdaa41
PB		 2080MemoryRegion *memory_region_from_host(void *ptr, ram_addr_t *offset)
2081{
2082 RAMBlock *block;
2083
2084 block = qemu_ram_block_from_host(ptr, false, offset);
2085 if (!block) {
2086 return NULL;
2087 }
2088
2089 return block->mr;
2090}
2091
7ebb2745
FZ		 2092ram_addr_t memory_region_get_ram_addr(MemoryRegion *mr)
2093{
2094 return mr->ram_block ? mr->ram_block->offset : RAM_ADDR_INVALID;
2095}
2096
37d7c084
PB		 2097void memory_region_ram_resize(MemoryRegion *mr, ram_addr_t newsize, Error **errp)
2098{
8e41fb63 2099 assert(mr->ram_block);
37d7c084 2100
fa53a0e5 2101 qemu_ram_resize(mr->ram_block, newsize, errp);
37d7c084
PB		 2102}
2103
0d673e36 2104static void memory_region_update_coalesced_range_as(MemoryRegion *mr, AddressSpace *as)
093bc2cd 2105{
99e86347 2106 FlatView *view;
093bc2cd
AK		 2107 FlatRange *fr;
2108 CoalescedMemoryRange *cmr;
2109 AddrRange tmp;
95d2994a 2110 MemoryRegionSection section;
093bc2cd 2111
856d7245 2112 view = address_space_get_flatview(as);
99e86347 2113 FOR_EACH_FLAT_RANGE(fr, view) {
093bc2cd 2114 if (fr->mr == mr) {
95d2994a 2115 section = (MemoryRegionSection) {
16620684 2116 .fv = view,
95d2994a 2117 .offset_within_address_space = int128_get64(fr->addr.start),
052e87b0 2118 .size = fr->addr.size,
95d2994a
AK		 2119 };
2120
9a54635d 2121 MEMORY_LISTENER_CALL(as, coalesced_mmio_del, Reverse, &section,
95d2994a
AK		 2122 int128_get64(fr->addr.start),
2123 int128_get64(fr->addr.size));
093bc2cd
AK		 2124 QTAILQ_FOREACH(cmr, &mr->coalesced, link) {
2125 tmp = addrrange_shift(cmr->addr,
08dafab4
AK		 2126 int128_sub(fr->addr.start,
2127 int128_make64(fr->offset_in_region)));
093bc2cd
AK		 2128 if (!addrrange_intersects(tmp, fr->addr)) {
2129 continue;
2130 }
2131 tmp = addrrange_intersection(tmp, fr->addr);
9a54635d 2132 MEMORY_LISTENER_CALL(as, coalesced_mmio_add, Forward, &section,
95d2994a
AK		 2133 int128_get64(tmp.start),
2134 int128_get64(tmp.size));
093bc2cd
AK		 2135 }
2136 }
2137 }
856d7245 2138 flatview_unref(view);
093bc2cd
AK		 2139}
2140
0d673e36
AK		 2141static void memory_region_update_coalesced_range(MemoryRegion *mr)
2142{
2143 AddressSpace *as;
2144
2145 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
2146 memory_region_update_coalesced_range_as(mr, as);
2147 }
2148}
2149
093bc2cd
AK		 2150void memory_region_set_coalescing(MemoryRegion *mr)
2151{
2152 memory_region_clear_coalescing(mr);
08dafab4 2153 memory_region_add_coalescing(mr, 0, int128_get64(mr->size));
093bc2cd
AK		 2154}
2155
2156void memory_region_add_coalescing(MemoryRegion *mr,
a8170e5e 2157 hwaddr offset,
093bc2cd
AK		 2158 uint64_t size)
2159{
7267c094 2160 CoalescedMemoryRange *cmr = g_malloc(sizeof(*cmr));
093bc2cd 2161
08dafab4 2162 cmr->addr = addrrange_make(int128_make64(offset), int128_make64(size));
093bc2cd
AK		 2163 QTAILQ_INSERT_TAIL(&mr->coalesced, cmr, link);
2164 memory_region_update_coalesced_range(mr);
d410515e 2165 memory_region_set_flush_coalesced(mr);
093bc2cd
AK		 2166}
2167
2168void memory_region_clear_coalescing(MemoryRegion *mr)
2169{
2170 CoalescedMemoryRange *cmr;
ab5b3db5 2171 bool updated = false;
093bc2cd 2172
d410515e
JK		 2173 qemu_flush_coalesced_mmio_buffer();
2174 mr->flush_coalesced_mmio = false;
2175
093bc2cd
AK		 2176 while (!QTAILQ_EMPTY(&mr->coalesced)) {
2177 cmr = QTAILQ_FIRST(&mr->coalesced);
2178 QTAILQ_REMOVE(&mr->coalesced, cmr, link);
7267c094 2179 g_free(cmr);
ab5b3db5
FZ		 2180 updated = true;
2181 }
2182
2183 if (updated) {
2184 memory_region_update_coalesced_range(mr);
093bc2cd 2185 }
093bc2cd
AK		 2186}
2187
d410515e
JK		 2188void memory_region_set_flush_coalesced(MemoryRegion *mr)
2189{
2190 mr->flush_coalesced_mmio = true;
2191}
2192
2193void memory_region_clear_flush_coalesced(MemoryRegion *mr)
2194{
2195 qemu_flush_coalesced_mmio_buffer();
2196 if (QTAILQ_EMPTY(&mr->coalesced)) {
2197 mr->flush_coalesced_mmio = false;
2198 }
2199}
2200
196ea131
JK		 2201void memory_region_clear_global_locking(MemoryRegion *mr)
2202{
2203 mr->global_locking = false;
2204}
2205
8c56c1a5
PF		 2206static bool userspace_eventfd_warning;
2207
3e9d69e7 2208void memory_region_add_eventfd(MemoryRegion *mr,
a8170e5e 2209 hwaddr addr,
3e9d69e7
AK		 2210 unsigned size,
2211 bool match_data,
2212 uint64_t data,
753d5e14 2213 EventNotifier *e)
3e9d69e7
AK		 2214{
2215 MemoryRegionIoeventfd mrfd = {
08dafab4
AK		 2216 .addr.start = int128_make64(addr),
2217 .addr.size = int128_make64(size),
3e9d69e7
AK		 2218 .match_data = match_data,
2219 .data = data,
753d5e14 2220 .e = e,
3e9d69e7
AK		 2221 };
2222 unsigned i;
2223
8c56c1a5
PF		 2224 if (kvm_enabled() && (!(kvm_eventfds_enabled() ||
2225 userspace_eventfd_warning))) {
2226 userspace_eventfd_warning = true;
2227 error_report("Using eventfd without MMIO binding in KVM. "
2228 "Suboptimal performance expected");
2229 }
2230
b8aecea2
JW		 2231 if (size) {
2232 adjust_endianness(mr, &mrfd.data, size);
2233 }
59023ef4 2234 memory_region_transaction_begin();
3e9d69e7
AK		 2235 for (i = 0; i < mr->ioeventfd_nb; ++i) {
2236 if (memory_region_ioeventfd_before(mrfd, mr->ioeventfds[i])) {
2237 break;
2238 }
2239 }
2240 ++mr->ioeventfd_nb;
7267c094 2241 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7
AK		 2242 sizeof(*mr->ioeventfds) * mr->ioeventfd_nb);
2243 memmove(&mr->ioeventfds[i+1], &mr->ioeventfds[i],
2244 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb-1 - i));
2245 mr->ioeventfds[i] = mrfd;
4dc56152 2246 ioeventfd_update_pending |= mr->enabled;
59023ef4 2247 memory_region_transaction_commit();
3e9d69e7
AK		 2248}
2249
2250void memory_region_del_eventfd(MemoryRegion *mr,
a8170e5e 2251 hwaddr addr,
3e9d69e7
AK		 2252 unsigned size,
2253 bool match_data,
2254 uint64_t data,
753d5e14 2255 EventNotifier *e)
3e9d69e7
AK		 2256{
2257 MemoryRegionIoeventfd mrfd = {
08dafab4
AK		 2258 .addr.start = int128_make64(addr),
2259 .addr.size = int128_make64(size),
3e9d69e7
AK		 2260 .match_data = match_data,
2261 .data = data,
753d5e14 2262 .e = e,
3e9d69e7
AK		 2263 };
2264 unsigned i;
2265
b8aecea2
JW		 2266 if (size) {
2267 adjust_endianness(mr, &mrfd.data, size);
2268 }
59023ef4 2269 memory_region_transaction_begin();
3e9d69e7
AK		 2270 for (i = 0; i < mr->ioeventfd_nb; ++i) {
2271 if (memory_region_ioeventfd_equal(mrfd, mr->ioeventfds[i])) {
2272 break;
2273 }
2274 }
2275 assert(i != mr->ioeventfd_nb);
2276 memmove(&mr->ioeventfds[i], &mr->ioeventfds[i+1],
2277 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb - (i+1)));
2278 --mr->ioeventfd_nb;
7267c094 2279 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7 2280 sizeof(*mr->ioeventfds)*mr->ioeventfd_nb + 1);
4dc56152 2281 ioeventfd_update_pending |= mr->enabled;
59023ef4 2282 memory_region_transaction_commit();
3e9d69e7
AK		 2283}
2284
feca4ac1 2285static void memory_region_update_container_subregions(MemoryRegion *subregion)
093bc2cd 2286{
feca4ac1 2287 MemoryRegion *mr = subregion->container;
093bc2cd
AK		 2288 MemoryRegion *other;
2289
59023ef4
JK		 2290 memory_region_transaction_begin();
2291
dfde4e6e 2292 memory_region_ref(subregion);
093bc2cd
AK		 2293 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
2294 if (subregion->priority >= other->priority) {
2295 QTAILQ_INSERT_BEFORE(other, subregion, subregions_link);
2296 goto done;
2297 }
2298 }
2299 QTAILQ_INSERT_TAIL(&mr->subregions, subregion, subregions_link);
2300done:
22bde714 2301 memory_region_update_pending |= mr->enabled && subregion->enabled;
59023ef4 2302 memory_region_transaction_commit();
093bc2cd
AK		 2303}
2304
0598701a
PC		 2305static void memory_region_add_subregion_common(MemoryRegion *mr,
2306 hwaddr offset,
2307 MemoryRegion *subregion)
2308{
feca4ac1
PB		 2309 assert(!subregion->container);
2310 subregion->container = mr;
0598701a 2311 subregion->addr = offset;
feca4ac1 2312 memory_region_update_container_subregions(subregion);
0598701a 2313}
093bc2cd
AK		 2314
2315void memory_region_add_subregion(MemoryRegion *mr,
a8170e5e 2316 hwaddr offset,
093bc2cd
AK		 2317 MemoryRegion *subregion)
2318{
093bc2cd
AK		 2319 subregion->priority = 0;
2320 memory_region_add_subregion_common(mr, offset, subregion);
2321}
2322
2323void memory_region_add_subregion_overlap(MemoryRegion *mr,
a8170e5e 2324 hwaddr offset,
093bc2cd 2325 MemoryRegion *subregion,
a1ff8ae0 2326 int priority)
093bc2cd 2327{
093bc2cd
AK		 2328 subregion->priority = priority;
2329 memory_region_add_subregion_common(mr, offset, subregion);
2330}
2331
2332void memory_region_del_subregion(MemoryRegion *mr,
2333 MemoryRegion *subregion)
2334{
59023ef4 2335 memory_region_transaction_begin();
feca4ac1
PB		 2336 assert(subregion->container == mr);
2337 subregion->container = NULL;
093bc2cd 2338 QTAILQ_REMOVE(&mr->subregions, subregion, subregions_link);
dfde4e6e 2339 memory_region_unref(subregion);
22bde714 2340 memory_region_update_pending |= mr->enabled && subregion->enabled;
59023ef4 2341 memory_region_transaction_commit();
6bba19ba
AK		 2342}
2343
2344void memory_region_set_enabled(MemoryRegion *mr, bool enabled)
2345{
2346 if (enabled == mr->enabled) {
2347 return;
2348 }
59023ef4 2349 memory_region_transaction_begin();
6bba19ba 2350 mr->enabled = enabled;
22bde714 2351 memory_region_update_pending = true;
59023ef4 2352 memory_region_transaction_commit();
093bc2cd 2353}
1c0ffa58 2354
e7af4c67
MT		 2355void memory_region_set_size(MemoryRegion *mr, uint64_t size)
2356{
2357 Int128 s = int128_make64(size);
2358
2359 if (size == UINT64_MAX) {
2360 s = int128_2_64();
2361 }
2362 if (int128_eq(s, mr->size)) {
2363 return;
2364 }
2365 memory_region_transaction_begin();
2366 mr->size = s;
2367 memory_region_update_pending = true;
2368 memory_region_transaction_commit();
2369}
2370
67891b8a 2371static void memory_region_readd_subregion(MemoryRegion *mr)
2282e1af 2372{
feca4ac1 2373 MemoryRegion *container = mr->container;
2282e1af 2374
feca4ac1 2375 if (container) {
67891b8a
PC		 2376 memory_region_transaction_begin();
2377 memory_region_ref(mr);
feca4ac1
PB		 2378 memory_region_del_subregion(container, mr);
2379 mr->container = container;
2380 memory_region_update_container_subregions(mr);
67891b8a
PC		 2381 memory_region_unref(mr);
2382 memory_region_transaction_commit();
2282e1af 2383 }
67891b8a 2384}
2282e1af 2385
67891b8a
PC		 2386void memory_region_set_address(MemoryRegion *mr, hwaddr addr)
2387{
2388 if (addr != mr->addr) {
2389 mr->addr = addr;
2390 memory_region_readd_subregion(mr);
2391 }
2282e1af
AK		 2392}
2393
a8170e5e 2394void memory_region_set_alias_offset(MemoryRegion *mr, hwaddr offset)
4703359e 2395{
4703359e 2396 assert(mr->alias);
4703359e 2397
59023ef4 2398 if (offset == mr->alias_offset) {
4703359e
AK		 2399 return;
2400 }
2401
59023ef4
JK		 2402 memory_region_transaction_begin();
2403 mr->alias_offset = offset;
22bde714 2404 memory_region_update_pending |= mr->enabled;
59023ef4 2405 memory_region_transaction_commit();
4703359e
AK		 2406}
2407
a2b257d6
IM		 2408uint64_t memory_region_get_alignment(const MemoryRegion *mr)
2409{
2410 return mr->align;
2411}
2412
e2177955
AK		 2413static int cmp_flatrange_addr(const void *addr_, const void *fr_)
2414{
2415 const AddrRange *addr = addr_;
2416 const FlatRange *fr = fr_;
2417
2418 if (int128_le(addrrange_end(*addr), fr->addr.start)) {
2419 return -1;
2420 } else if (int128_ge(addr->start, addrrange_end(fr->addr))) {
2421 return 1;
2422 }
2423 return 0;
2424}
2425
99e86347 2426static FlatRange *flatview_lookup(FlatView *view, AddrRange addr)
e2177955 2427{
99e86347 2428 return bsearch(&addr, view->ranges, view->nr,
e2177955
AK		 2429 sizeof(FlatRange), cmp_flatrange_addr);
2430}
2431
eed2bacf
IM		 2432bool memory_region_is_mapped(MemoryRegion *mr)
2433{
2434 return mr->container ? true : false;
2435}
2436
c6742b14
PB		 2437/* Same as memory_region_find, but it does not add a reference to the
2438 * returned region. It must be called from an RCU critical section.
2439 */
2440static MemoryRegionSection memory_region_find_rcu(MemoryRegion *mr,
2441 hwaddr addr, uint64_t size)
e2177955 2442{
052e87b0 2443 MemoryRegionSection ret = { .mr = NULL };
73034e9e
PB		 2444 MemoryRegion *root;
2445 AddressSpace *as;
2446 AddrRange range;
99e86347 2447 FlatView *view;
73034e9e
PB		 2448 FlatRange *fr;
2449
2450 addr += mr->addr;
feca4ac1
PB		 2451 for (root = mr; root->container; ) {
2452 root = root->container;
73034e9e
PB		 2453 addr += root->addr;
2454 }
e2177955 2455
73034e9e 2456 as = memory_region_to_address_space(root);
eed2bacf
IM		 2457 if (!as) {
2458 return ret;
2459 }
73034e9e 2460 range = addrrange_make(int128_make64(addr), int128_make64(size));
99e86347 2461
16620684 2462 view = address_space_to_flatview(as);
99e86347 2463 fr = flatview_lookup(view, range);
e2177955 2464 if (!fr) {
c6742b14 2465 return ret;
e2177955
AK		 2466 }
2467
99e86347 2468 while (fr > view->ranges && addrrange_intersects(fr[-1].addr, range)) {
e2177955
AK		 2469 --fr;
2470 }
2471
2472 ret.mr = fr->mr;
16620684 2473 ret.fv = view;
e2177955
AK		 2474 range = addrrange_intersection(range, fr->addr);
2475 ret.offset_within_region = fr->offset_in_region;
2476 ret.offset_within_region += int128_get64(int128_sub(range.start,
2477 fr->addr.start));
052e87b0 2478 ret.size = range.size;
e2177955 2479 ret.offset_within_address_space = int128_get64(range.start);
7a8499e8 2480 ret.readonly = fr->readonly;
c6742b14
PB		 2481 return ret;
2482}
2483
2484MemoryRegionSection memory_region_find(MemoryRegion *mr,
2485 hwaddr addr, uint64_t size)
2486{
2487 MemoryRegionSection ret;
2488 rcu_read_lock();
2489 ret = memory_region_find_rcu(mr, addr, size);
2490 if (ret.mr) {
2491 memory_region_ref(ret.mr);
2492 }
2b647668 2493 rcu_read_unlock();
e2177955
AK		 2494 return ret;
2495}
2496
c6742b14
PB		 2497bool memory_region_present(MemoryRegion *container, hwaddr addr)
2498{
2499 MemoryRegion *mr;
2500
2501 rcu_read_lock();
2502 mr = memory_region_find_rcu(container, addr, 1).mr;
2503 rcu_read_unlock();
2504 return mr && mr != container;
2505}
2506
9c1f8f44 2507void memory_global_dirty_log_sync(void)
86e775c6 2508{
3ebb1817 2509 memory_region_sync_dirty_bitmap(NULL);
7664e80c
AK		 2510}
2511
19310760
JZ		 2512static VMChangeStateEntry *vmstate_change;
2513
7664e80c
AK		 2514void memory_global_dirty_log_start(void)
2515{
19310760
JZ		 2516 if (vmstate_change) {
2517 qemu_del_vm_change_state_handler(vmstate_change);
2518 vmstate_change = NULL;
2519 }
2520
7664e80c 2521 global_dirty_log = true;
6f6a5ef3 2522
7376e582 2523 MEMORY_LISTENER_CALL_GLOBAL(log_global_start, Forward);
6f6a5ef3
PB		 2524
2525 /* Refresh DIRTY_LOG_MIGRATION bit. */
2526 memory_region_transaction_begin();
2527 memory_region_update_pending = true;
2528 memory_region_transaction_commit();
7664e80c
AK		 2529}
2530
19310760 2531static void memory_global_dirty_log_do_stop(void)
7664e80c 2532{
7664e80c 2533 global_dirty_log = false;
6f6a5ef3
PB		 2534
2535 /* Refresh DIRTY_LOG_MIGRATION bit. */
2536 memory_region_transaction_begin();
2537 memory_region_update_pending = true;
2538 memory_region_transaction_commit();
2539
7376e582 2540 MEMORY_LISTENER_CALL_GLOBAL(log_global_stop, Reverse);
7664e80c
AK		 2541}
2542
19310760
JZ		 2543static void memory_vm_change_state_handler(void *opaque, int running,
2544 RunState state)
2545{
2546 if (running) {
2547 memory_global_dirty_log_do_stop();
2548
2549 if (vmstate_change) {
2550 qemu_del_vm_change_state_handler(vmstate_change);
2551 vmstate_change = NULL;
2552 }
2553 }
2554}
2555
2556void memory_global_dirty_log_stop(void)
2557{
2558 if (!runstate_is_running()) {
2559 if (vmstate_change) {
2560 return;
2561 }
2562 vmstate_change = qemu_add_vm_change_state_handler(
2563 memory_vm_change_state_handler, NULL);
2564 return;
2565 }
2566
2567 memory_global_dirty_log_do_stop();
2568}
2569
7664e80c
AK		 2570static void listener_add_address_space(MemoryListener *listener,
2571 AddressSpace *as)
2572{
99e86347 2573 FlatView *view;
7664e80c
AK		 2574 FlatRange *fr;
2575
680a4783
PB		 2576 if (listener->begin) {
2577 listener->begin(listener);
2578 }
7664e80c 2579 if (global_dirty_log) {
975aefe0
AK		 2580 if (listener->log_global_start) {
2581 listener->log_global_start(listener);
2582 }
7664e80c 2583 }
975aefe0 2584
856d7245 2585 view = address_space_get_flatview(as);
99e86347 2586 FOR_EACH_FLAT_RANGE(fr, view) {
279836f8
DH		 2587 MemoryRegionSection section = section_from_flat_range(fr, view);
2588
975aefe0
AK		 2589 if (listener->region_add) {
2590 listener->region_add(listener, &section);
2591 }
ae990e6c
DH		 2592 if (fr->dirty_log_mask && listener->log_start) {
2593 listener->log_start(listener, &section, 0, fr->dirty_log_mask);
2594 }
7664e80c 2595 }
680a4783
PB		 2596 if (listener->commit) {
2597 listener->commit(listener);
2598 }
856d7245 2599 flatview_unref(view);
7664e80c
AK		 2600}
2601
d25836ca
PX		 2602static void listener_del_address_space(MemoryListener *listener,
2603 AddressSpace *as)
2604{
2605 FlatView *view;
2606 FlatRange *fr;
2607
2608 if (listener->begin) {
2609 listener->begin(listener);
2610 }
2611 view = address_space_get_flatview(as);
2612 FOR_EACH_FLAT_RANGE(fr, view) {
2613 MemoryRegionSection section = section_from_flat_range(fr, view);
2614
2615 if (fr->dirty_log_mask && listener->log_stop) {
2616 listener->log_stop(listener, &section, fr->dirty_log_mask, 0);
2617 }
2618 if (listener->region_del) {
2619 listener->region_del(listener, &section);
2620 }
2621 }
2622 if (listener->commit) {
2623 listener->commit(listener);
2624 }
2625 flatview_unref(view);
2626}
2627
d45fa784 2628void memory_listener_register(MemoryListener *listener, AddressSpace *as)
7664e80c 2629{
72e22d2f
AK		 2630 MemoryListener *other = NULL;
2631
d45fa784 2632 listener->address_space = as;
72e22d2f
AK		 2633 if (QTAILQ_EMPTY(&memory_listeners)
2634 || listener->priority >= QTAILQ_LAST(&memory_listeners,
2635 memory_listeners)->priority) {
2636 QTAILQ_INSERT_TAIL(&memory_listeners, listener, link);
2637 } else {
2638 QTAILQ_FOREACH(other, &memory_listeners, link) {
2639 if (listener->priority < other->priority) {
2640 break;
2641 }
2642 }
2643 QTAILQ_INSERT_BEFORE(other, listener, link);
2644 }
0d673e36 2645
9a54635d
PB		 2646 if (QTAILQ_EMPTY(&as->listeners)
2647 || listener->priority >= QTAILQ_LAST(&as->listeners,
2648 memory_listeners)->priority) {
2649 QTAILQ_INSERT_TAIL(&as->listeners, listener, link_as);
2650 } else {
2651 QTAILQ_FOREACH(other, &as->listeners, link_as) {
2652 if (listener->priority < other->priority) {
2653 break;
2654 }
2655 }
2656 QTAILQ_INSERT_BEFORE(other, listener, link_as);
2657 }
2658
d45fa784 2659 listener_add_address_space(listener, as);
7664e80c
AK		 2660}
2661
2662void memory_listener_unregister(MemoryListener *listener)
2663{
1d8280c1
PB		 2664 if (!listener->address_space) {
2665 return;
2666 }
2667
d25836ca 2668 listener_del_address_space(listener, listener->address_space);
72e22d2f 2669 QTAILQ_REMOVE(&memory_listeners, listener, link);
9a54635d 2670 QTAILQ_REMOVE(&listener->address_space->listeners, listener, link_as);
1d8280c1 2671 listener->address_space = NULL;
86e775c6 2672}
e2177955 2673
c9356746
FK		 2674bool memory_region_request_mmio_ptr(MemoryRegion *mr, hwaddr addr)
2675{
2676 void *host;
2677 unsigned size = 0;
2678 unsigned offset = 0;
2679 Object *new_interface;
2680
2681 if (!mr || !mr->ops->request_ptr) {
2682 return false;
2683 }
2684
2685 /*
2686 * Avoid an update if the request_ptr call
2687 * memory_region_invalidate_mmio_ptr which seems to be likely when we use
2688 * a cache.
2689 */
2690 memory_region_transaction_begin();
2691
2692 host = mr->ops->request_ptr(mr->opaque, addr - mr->addr, &size, &offset);
2693
2694 if (!host || !size) {
2695 memory_region_transaction_commit();
2696 return false;
2697 }
2698
2699 new_interface = object_new("mmio_interface");
2700 qdev_prop_set_uint64(DEVICE(new_interface), "start", offset);
2701 qdev_prop_set_uint64(DEVICE(new_interface), "end", offset + size - 1);
2702 qdev_prop_set_bit(DEVICE(new_interface), "ro", true);
2703 qdev_prop_set_ptr(DEVICE(new_interface), "host_ptr", host);
2704 qdev_prop_set_ptr(DEVICE(new_interface), "subregion", mr);
2705 object_property_set_bool(OBJECT(new_interface), true, "realized", NULL);
2706
2707 memory_region_transaction_commit();
2708 return true;
2709}
2710
2711typedef struct MMIOPtrInvalidate {
2712 MemoryRegion *mr;
2713 hwaddr offset;
2714 unsigned size;
2715 int busy;
2716 int allocated;
2717} MMIOPtrInvalidate;
2718
2719#define MAX_MMIO_INVALIDATE 10
2720static MMIOPtrInvalidate mmio_ptr_invalidate_list[MAX_MMIO_INVALIDATE];
2721
2722static void memory_region_do_invalidate_mmio_ptr(CPUState *cpu,
2723 run_on_cpu_data data)
2724{
2725 MMIOPtrInvalidate *invalidate_data = (MMIOPtrInvalidate *)data.host_ptr;
2726 MemoryRegion *mr = invalidate_data->mr;
2727 hwaddr offset = invalidate_data->offset;
2728 unsigned size = invalidate_data->size;
2729 MemoryRegionSection section = memory_region_find(mr, offset, size);
2730
2731 qemu_mutex_lock_iothread();
2732
2733 /* Reset dirty so this doesn't happen later. */
2734 cpu_physical_memory_test_and_clear_dirty(offset, size, 1);
2735
2736 if (section.mr != mr) {
2737 /* memory_region_find add a ref on section.mr */
2738 memory_region_unref(section.mr);
2739 if (MMIO_INTERFACE(section.mr->owner)) {
2740 /* We found the interface just drop it. */
2741 object_property_set_bool(section.mr->owner, false, "realized",
2742 NULL);
2743 object_unref(section.mr->owner);
2744 object_unparent(section.mr->owner);
2745 }
2746 }
2747
2748 qemu_mutex_unlock_iothread();
2749
2750 if (invalidate_data->allocated) {
2751 g_free(invalidate_data);
2752 } else {
2753 invalidate_data->busy = 0;
2754 }
2755}
2756
2757void memory_region_invalidate_mmio_ptr(MemoryRegion *mr, hwaddr offset,
2758 unsigned size)
2759{
2760 size_t i;
2761 MMIOPtrInvalidate *invalidate_data = NULL;
2762
2763 for (i = 0; i < MAX_MMIO_INVALIDATE; i++) {
2764 if (atomic_cmpxchg(&(mmio_ptr_invalidate_list[i].busy), 0, 1) == 0) {
2765 invalidate_data = &mmio_ptr_invalidate_list[i];
2766 break;
2767 }
2768 }
2769
2770 if (!invalidate_data) {
2771 invalidate_data = g_malloc0(sizeof(MMIOPtrInvalidate));
2772 invalidate_data->allocated = 1;
2773 }
2774
2775 invalidate_data->mr = mr;
2776 invalidate_data->offset = offset;
2777 invalidate_data->size = size;
2778
2779 async_safe_run_on_cpu(first_cpu, memory_region_do_invalidate_mmio_ptr,
2780 RUN_ON_CPU_HOST_PTR(invalidate_data));
2781}
2782
7dca8043 2783void address_space_init(AddressSpace *as, MemoryRegion *root, const char *name)
1c0ffa58 2784{
ac95190e 2785 memory_region_ref(root);
8786db7c 2786 as->root = root;
67ace39b 2787 as->current_map = NULL;
4c19eb72
AK		 2788 as->ioeventfd_nb = 0;
2789 as->ioeventfds = NULL;
9a54635d 2790 QTAILQ_INIT(&as->listeners);
0d673e36 2791 QTAILQ_INSERT_TAIL(&address_spaces, as, address_spaces_link);
7dca8043 2792 as->name = g_strdup(name ? name : "anonymous");
202fc01b
AK		 2793 address_space_update_topology(as);
2794 address_space_update_ioeventfds(as);
1c0ffa58 2795}
658b2224 2796
374f2981 2797static void do_address_space_destroy(AddressSpace *as)
83f3c251 2798{
9a54635d 2799 assert(QTAILQ_EMPTY(&as->listeners));
078c44f4 2800
856d7245 2801 flatview_unref(as->current_map);
7dca8043 2802 g_free(as->name);
4c19eb72 2803 g_free(as->ioeventfds);
ac95190e 2804 memory_region_unref(as->root);
83f3c251
AK		 2805}
2806
374f2981
PB		 2807void address_space_destroy(AddressSpace *as)
2808{
ac95190e
PB		 2809 MemoryRegion *root = as->root;
2810
374f2981
PB		 2811 /* Flush out anything from MemoryListeners listening in on this */
2812 memory_region_transaction_begin();
2813 as->root = NULL;
2814 memory_region_transaction_commit();
2815 QTAILQ_REMOVE(&address_spaces, as, address_spaces_link);
2816
2817 /* At this point, as->dispatch and as->current_map are dummy
2818 * entries that the guest should never use. Wait for the old
2819 * values to expire before freeing the data.
2820 */
ac95190e 2821 as->root = root;
374f2981
PB		 2822 call_rcu(as, do_address_space_destroy, rcu);
2823}
2824
4e831901
PX		 2825static const char *memory_region_type(MemoryRegion *mr)
2826{
2827 if (memory_region_is_ram_device(mr)) {
2828 return "ramd";
2829 } else if (memory_region_is_romd(mr)) {
2830 return "romd";
2831 } else if (memory_region_is_rom(mr)) {
2832 return "rom";
2833 } else if (memory_region_is_ram(mr)) {
2834 return "ram";
2835 } else {
2836 return "i/o";
2837 }
2838}
2839
314e2987
BS		 2840typedef struct MemoryRegionList MemoryRegionList;
2841
2842struct MemoryRegionList {
2843 const MemoryRegion *mr;
a16878d2 2844 QTAILQ_ENTRY(MemoryRegionList) mrqueue;
314e2987
BS		 2845};
2846
a16878d2 2847typedef QTAILQ_HEAD(mrqueue, MemoryRegionList) MemoryRegionListHead;
314e2987 2848
4e831901
PX		 2849#define MR_SIZE(size) (int128_nz(size) ? (hwaddr)int128_get64( \
2850 int128_sub((size), int128_one())) : 0)
2851#define MTREE_INDENT " "
2852
314e2987
BS		 2853static void mtree_print_mr(fprintf_function mon_printf, void *f,
2854 const MemoryRegion *mr, unsigned int level,
a8170e5e 2855 hwaddr base,
9479c57a 2856 MemoryRegionListHead *alias_print_queue)
314e2987 2857{
9479c57a
JK		 2858 MemoryRegionList *new_ml, *ml, *next_ml;
2859 MemoryRegionListHead submr_print_queue;
314e2987
BS		 2860 const MemoryRegion *submr;
2861 unsigned int i;
b31f8412 2862 hwaddr cur_start, cur_end;
314e2987 2863
f8a9f720 2864 if (!mr) {
314e2987
BS		 2865 return;
2866 }
2867
2868 for (i = 0; i < level; i++) {
4e831901 2869 mon_printf(f, MTREE_INDENT);
314e2987
BS		 2870 }
2871
b31f8412
PX		 2872 cur_start = base + mr->addr;
2873 cur_end = cur_start + MR_SIZE(mr->size);
2874
2875 /*
2876 * Try to detect overflow of memory region. This should never
2877 * happen normally. When it happens, we dump something to warn the
2878 * user who is observing this.
2879 */
2880 if (cur_start < base || cur_end < cur_start) {
2881 mon_printf(f, "[DETECTED OVERFLOW!] ");
2882 }
2883
314e2987
BS		 2884 if (mr->alias) {
2885 MemoryRegionList *ml;
2886 bool found = false;
2887
2888 /* check if the alias is already in the queue */
a16878d2 2889 QTAILQ_FOREACH(ml, alias_print_queue, mrqueue) {
f54bb15f 2890 if (ml->mr == mr->alias) {
314e2987
BS		 2891 found = true;
2892 }
2893 }
2894
2895 if (!found) {
2896 ml = g_new(MemoryRegionList, 1);
2897 ml->mr = mr->alias;
a16878d2 2898 QTAILQ_INSERT_TAIL(alias_print_queue, ml, mrqueue);
314e2987 2899 }
4896d74b 2900 mon_printf(f, TARGET_FMT_plx "-" TARGET_FMT_plx
4e831901 2901 " (prio %d, %s): alias %s @%s " TARGET_FMT_plx
f8a9f720 2902 "-" TARGET_FMT_plx "%s\n",
b31f8412 2903 cur_start, cur_end,
4b474ba7 2904 mr->priority,
4e831901 2905 memory_region_type((MemoryRegion *)mr),
3fb18b4d
PC		 2906 memory_region_name(mr),
2907 memory_region_name(mr->alias),
314e2987 2908 mr->alias_offset,
4e831901 2909 mr->alias_offset + MR_SIZE(mr->size),
f8a9f720 2910 mr->enabled ? "" : " [disabled]");
314e2987 2911 } else {
4896d74b 2912 mon_printf(f,
4e831901 2913 TARGET_FMT_plx "-" TARGET_FMT_plx " (prio %d, %s): %s%s\n",
b31f8412 2914 cur_start, cur_end,
4b474ba7 2915 mr->priority,
4e831901 2916 memory_region_type((MemoryRegion *)mr),
f8a9f720
GH		 2917 memory_region_name(mr),
2918 mr->enabled ? "" : " [disabled]");
314e2987 2919 }
9479c57a
JK		 2920
2921 QTAILQ_INIT(&submr_print_queue);
2922
314e2987 2923 QTAILQ_FOREACH(submr, &mr->subregions, subregions_link) {
9479c57a
JK		 2924 new_ml = g_new(MemoryRegionList, 1);
2925 new_ml->mr = submr;
a16878d2 2926 QTAILQ_FOREACH(ml, &submr_print_queue, mrqueue) {
9479c57a
JK		 2927 if (new_ml->mr->addr < ml->mr->addr ||
2928 (new_ml->mr->addr == ml->mr->addr &&
2929 new_ml->mr->priority > ml->mr->priority)) {
a16878d2 2930 QTAILQ_INSERT_BEFORE(ml, new_ml, mrqueue);
9479c57a
JK		 2931 new_ml = NULL;
2932 break;
2933 }
2934 }
2935 if (new_ml) {
a16878d2 2936 QTAILQ_INSERT_TAIL(&submr_print_queue, new_ml, mrqueue);
9479c57a
JK		 2937 }
2938 }
2939
a16878d2 2940 QTAILQ_FOREACH(ml, &submr_print_queue, mrqueue) {
b31f8412 2941 mtree_print_mr(mon_printf, f, ml->mr, level + 1, cur_start,
9479c57a
JK		 2942 alias_print_queue);
2943 }
2944
a16878d2 2945 QTAILQ_FOREACH_SAFE(ml, &submr_print_queue, mrqueue, next_ml) {
9479c57a 2946 g_free(ml);
314e2987
BS		 2947 }
2948}
2949
5e8fd947
AK		 2950struct FlatViewInfo {
2951 fprintf_function mon_printf;
2952 void *f;
2953 int counter;
2954 bool dispatch_tree;
2955};
2956
2957static void mtree_print_flatview(gpointer key, gpointer value,
2958 gpointer user_data)
57bb40c9 2959{
5e8fd947
AK		 2960 FlatView *view = key;
2961 GArray *fv_address_spaces = value;
2962 struct FlatViewInfo *fvi = user_data;
2963 fprintf_function p = fvi->mon_printf;
2964 void *f = fvi->f;
57bb40c9
PX		 2965 FlatRange *range = &view->ranges[0];
2966 MemoryRegion *mr;
2967 int n = view->nr;
5e8fd947
AK		 2968 int i;
2969 AddressSpace *as;
2970
2971 p(f, "FlatView #%d\n", fvi->counter);
2972 ++fvi->counter;
2973
2974 for (i = 0; i < fv_address_spaces->len; ++i) {
2975 as = g_array_index(fv_address_spaces, AddressSpace*, i);
2976 p(f, " AS \"%s\", root: %s", as->name, memory_region_name(as->root));
2977 if (as->root->alias) {
2978 p(f, ", alias %s", memory_region_name(as->root->alias));
2979 }
2980 p(f, "\n");
2981 }
2982
2983 p(f, " Root memory region: %s\n",
2984 view->root ? memory_region_name(view->root) : "(none)");
57bb40c9
PX		 2985
2986 if (n <= 0) {
5e8fd947 2987 p(f, MTREE_INDENT "No rendered FlatView\n\n");
57bb40c9
PX		 2988 return;
2989 }
2990
2991 while (n--) {
2992 mr = range->mr;
377a07aa
PB		 2993 if (range->offset_in_region) {
2994 p(f, MTREE_INDENT TARGET_FMT_plx "-"
2995 TARGET_FMT_plx " (prio %d, %s): %s @" TARGET_FMT_plx "\n",
2996 int128_get64(range->addr.start),
2997 int128_get64(range->addr.start) + MR_SIZE(range->addr.size),
2998 mr->priority,
2999 range->readonly ? "rom" : memory_region_type(mr),
3000 memory_region_name(mr),
3001 range->offset_in_region);
3002 } else {
3003 p(f, MTREE_INDENT TARGET_FMT_plx "-"
3004 TARGET_FMT_plx " (prio %d, %s): %s\n",
3005 int128_get64(range->addr.start),
3006 int128_get64(range->addr.start) + MR_SIZE(range->addr.size),
3007 mr->priority,
3008 range->readonly ? "rom" : memory_region_type(mr),
3009 memory_region_name(mr));
3010 }
57bb40c9
PX		 3011 range++;
3012 }
3013
5e8fd947
AK		 3014#if !defined(CONFIG_USER_ONLY)
3015 if (fvi->dispatch_tree && view->root) {
3016 mtree_print_dispatch(p, f, view->dispatch, view->root);
3017 }
3018#endif
3019
3020 p(f, "\n");
3021}
3022
3023static gboolean mtree_info_flatview_free(gpointer key, gpointer value,
3024 gpointer user_data)
3025{
3026 FlatView *view = key;
3027 GArray *fv_address_spaces = value;
3028
3029 g_array_unref(fv_address_spaces);
57bb40c9 3030 flatview_unref(view);
5e8fd947
AK		 3031
3032 return true;
57bb40c9
PX		 3033}
3034
5e8fd947
AK		 3035void mtree_info(fprintf_function mon_printf, void *f, bool flatview,
3036 bool dispatch_tree)
314e2987
BS		 3037{
3038 MemoryRegionListHead ml_head;
3039 MemoryRegionList *ml, *ml2;
0d673e36 3040 AddressSpace *as;
314e2987 3041
57bb40c9 3042 if (flatview) {
5e8fd947
AK		 3043 FlatView *view;
3044 struct FlatViewInfo fvi = {
3045 .mon_printf = mon_printf,
3046 .f = f,
3047 .counter = 0,
3048 .dispatch_tree = dispatch_tree
3049 };
3050 GArray *fv_address_spaces;
3051 GHashTable *views = g_hash_table_new(g_direct_hash, g_direct_equal);
3052
3053 /* Gather all FVs in one table */
57bb40c9 3054 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
5e8fd947
AK		 3055 view = address_space_get_flatview(as);
3056
3057 fv_address_spaces = g_hash_table_lookup(views, view);
3058 if (!fv_address_spaces) {
3059 fv_address_spaces = g_array_new(false, false, sizeof(as));
3060 g_hash_table_insert(views, view, fv_address_spaces);
3061 }
3062
3063 g_array_append_val(fv_address_spaces, as);
57bb40c9 3064 }
5e8fd947
AK		 3065
3066 /* Print */
3067 g_hash_table_foreach(views, mtree_print_flatview, &fvi);
3068
3069 /* Free */
3070 g_hash_table_foreach_remove(views, mtree_info_flatview_free, 0);
3071 g_hash_table_unref(views);
3072
57bb40c9
PX		 3073 return;
3074 }
3075
314e2987
BS		 3076 QTAILQ_INIT(&ml_head);
3077
0d673e36 3078 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
e48816aa
GH		 3079 mon_printf(f, "address-space: %s\n", as->name);
3080 mtree_print_mr(mon_printf, f, as->root, 1, 0, &ml_head);
3081 mon_printf(f, "\n");
b9f9be88
BS		 3082 }
3083
314e2987 3084 /* print aliased regions */
a16878d2 3085 QTAILQ_FOREACH(ml, &ml_head, mrqueue) {
e48816aa
GH		 3086 mon_printf(f, "memory-region: %s\n", memory_region_name(ml->mr));
3087 mtree_print_mr(mon_printf, f, ml->mr, 1, 0, &ml_head);
3088 mon_printf(f, "\n");
314e2987
BS		 3089 }
3090
a16878d2 3091 QTAILQ_FOREACH_SAFE(ml, &ml_head, mrqueue, ml2) {
88365e47 3092 g_free(ml);
314e2987 3093 }
314e2987 3094}
b4fefef9 3095
b08199c6
PM		 3096void memory_region_init_ram(MemoryRegion *mr,
3097 struct Object *owner,
3098 const char *name,
3099 uint64_t size,
3100 Error **errp)
3101{
3102 DeviceState *owner_dev;
3103 Error *err = NULL;
3104
3105 memory_region_init_ram_nomigrate(mr, owner, name, size, &err);
3106 if (err) {
3107 error_propagate(errp, err);
3108 return;
3109 }
3110 /* This will assert if owner is neither NULL nor a DeviceState.
3111 * We only want the owner here for the purposes of defining a
3112 * unique name for migration. TODO: Ideally we should implement
3113 * a naming scheme for Objects which are not DeviceStates, in
3114 * which case we can relax this restriction.
3115 */
3116 owner_dev = DEVICE(owner);
3117 vmstate_register_ram(mr, owner_dev);
3118}
3119
3120void memory_region_init_rom(MemoryRegion *mr,
3121 struct Object *owner,
3122 const char *name,
3123 uint64_t size,
3124 Error **errp)
3125{
3126 DeviceState *owner_dev;
3127 Error *err = NULL;
3128
3129 memory_region_init_rom_nomigrate(mr, owner, name, size, &err);
3130 if (err) {
3131 error_propagate(errp, err);
3132 return;
3133 }
3134 /* This will assert if owner is neither NULL nor a DeviceState.
3135 * We only want the owner here for the purposes of defining a
3136 * unique name for migration. TODO: Ideally we should implement
3137 * a naming scheme for Objects which are not DeviceStates, in
3138 * which case we can relax this restriction.
3139 */
3140 owner_dev = DEVICE(owner);
3141 vmstate_register_ram(mr, owner_dev);
3142}
3143
3144void memory_region_init_rom_device(MemoryRegion *mr,
3145 struct Object *owner,
3146 const MemoryRegionOps *ops,
3147 void *opaque,
3148 const char *name,
3149 uint64_t size,
3150 Error **errp)
3151{
3152 DeviceState *owner_dev;
3153 Error *err = NULL;
3154
3155 memory_region_init_rom_device_nomigrate(mr, owner, ops, opaque,
3156 name, size, &err);
3157 if (err) {
3158 error_propagate(errp, err);
3159 return;
3160 }
3161 /* This will assert if owner is neither NULL nor a DeviceState.
3162 * We only want the owner here for the purposes of defining a
3163 * unique name for migration. TODO: Ideally we should implement
3164 * a naming scheme for Objects which are not DeviceStates, in
3165 * which case we can relax this restriction.
3166 */
3167 owner_dev = DEVICE(owner);
3168 vmstate_register_ram(mr, owner_dev);
3169}
3170
b4fefef9
PC		 3171static const TypeInfo memory_region_info = {
3172 .parent = TYPE_OBJECT,
3173 .name = TYPE_MEMORY_REGION,
3174 .instance_size = sizeof(MemoryRegion),
3175 .instance_init = memory_region_initfn,
3176 .instance_finalize = memory_region_finalize,
3177};
3178
3df9d748
AK		 3179static const TypeInfo iommu_memory_region_info = {
3180 .parent = TYPE_MEMORY_REGION,
3181 .name = TYPE_IOMMU_MEMORY_REGION,
1221a474 3182 .class_size = sizeof(IOMMUMemoryRegionClass),
3df9d748
AK		 3183 .instance_size = sizeof(IOMMUMemoryRegion),
3184 .instance_init = iommu_memory_region_initfn,
1221a474 3185 .abstract = true,
3df9d748
AK		 3186};
3187
b4fefef9
PC		 3188static void memory_register_types(void)
3189{
3190 type_register_static(&memory_region_info);
3df9d748 3191 type_register_static(&iommu_memory_region_info);
b4fefef9
PC		 3192}
3193
3194type_init(memory_register_types)
QEMU mirror