| 76dbeb3b |
1 | /** @file\r |
| 2 | This file declares the SMBus definitions defined in SmBus Specifciation\r |
| 3 | V2.0.\r |
| 4 | \r |
| 5 | Copyright (c) 2007, Intel Corporation \r |
| 6 | All rights reserved. This program and the accompanying materials \r |
| 7 | are licensed and made available under the terms and conditions of the BSD License \r |
| 8 | which accompanies this distribution. The full text of the license may be found at \r |
| 9 | http://opensource.org/licenses/bsd-license.php \r |
| 10 | \r |
| 11 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r |
| 12 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r |
| 13 | \r |
| 14 | @par Revision Reference:\r |
| 15 | These definitions are defined in System Management Bus (SmBus) Specification V2.0.\r |
| 16 | \r |
| 17 | **/\r |
| 18 | \r |
| 19 | #ifndef _SMBUS_H_\r |
| 20 | #define _SMBUS_H_\r |
| 21 | \r |
| 22 | //\r |
| 23 | // Smbus Device Address, Smbus Device Command, Smbus Operations\r |
| 24 | //\r |
| 25 | typedef struct {\r |
| 26 | UINTN SmbusDeviceAddress : 7;\r |
| 27 | } EFI_SMBUS_DEVICE_ADDRESS;\r |
| 28 | \r |
| 29 | typedef UINTN EFI_SMBUS_DEVICE_COMMAND;\r |
| 30 | \r |
| 31 | typedef enum _EFI_SMBUS_OPERATION\r |
| 32 | {\r |
| 33 | EfiSmbusQuickRead,\r |
| 34 | EfiSmbusQuickWrite,\r |
| 35 | EfiSmbusReceiveByte,\r |
| 36 | EfiSmbusSendByte,\r |
| 37 | EfiSmbusReadByte,\r |
| 38 | EfiSmbusWriteByte,\r |
| 39 | EfiSmbusReadWord,\r |
| 40 | EfiSmbusWriteWord,\r |
| 41 | EfiSmbusReadBlock,\r |
| 42 | EfiSmbusWriteBlock,\r |
| 43 | EfiSmbusProcessCall,\r |
| 44 | EfiSmbusBWBRProcessCall\r |
| 45 | } EFI_SMBUS_OPERATION;\r |
| 46 | \r |
| 47 | #endif\r |
| 48 | /** @file\r |
| 49 | This file declares the SMBus definitions defined in SmBus Specifciation\r |
| 50 | V2.0.\r |
| 51 | \r |
| 52 | Copyright (c) 2007, Intel Corporation \r |
| 53 | All rights reserved. This program and the accompanying materials \r |
| 54 | are licensed and made available under the terms and conditions of the BSD License \r |
| 55 | which accompanies this distribution. The full text of the license may be found at \r |
| 56 | http://opensource.org/licenses/bsd-license.php \r |
| 57 | \r |
| 58 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r |
| 59 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r |
| 60 | \r |
| 61 | @par Revision Reference:\r |
| 62 | These definitions are defined in System Management Bus (SmBus) Specification V2.0.\r |
| 63 | \r |
| 64 | **/\r |
| 65 | \r |
| 66 | #ifndef _SMBUS_H_\r |
| 67 | #define _SMBUS_H_\r |
| 68 | \r |
| 69 | //\r |
| 70 | // Smbus Device Address, Smbus Device Command, Smbus Operations\r |
| 71 | //\r |
| 72 | typedef struct {\r |
| 73 | UINTN SmbusDeviceAddress : 7;\r |
| 74 | } EFI_SMBUS_DEVICE_ADDRESS;\r |
| 75 | \r |
| 76 | typedef UINTN EFI_SMBUS_DEVICE_COMMAND;\r |
| 77 | \r |
| 78 | typedef enum _EFI_SMBUS_OPERATION\r |
| 79 | {\r |
| 80 | EfiSmbusQuickRead,\r |
| 81 | EfiSmbusQuickWrite,\r |
| 82 | EfiSmbusReceiveByte,\r |
| 83 | EfiSmbusSendByte,\r |
| 84 | EfiSmbusReadByte,\r |
| 85 | EfiSmbusWriteByte,\r |
| 86 | EfiSmbusReadWord,\r |
| 87 | EfiSmbusWriteWord,\r |
| 88 | EfiSmbusReadBlock,\r |
| 89 | EfiSmbusWriteBlock,\r |
| 90 | EfiSmbusProcessCall,\r |
| 91 | EfiSmbusBWBRProcessCall\r |
| 92 | } EFI_SMBUS_OPERATION;\r |
| 93 | \r |
| 94 | #endif\r |
projects / mirror_edk2.git / blame