]>
git.proxmox.com Git - mirror_edk2.git/blob - ArmPkg/Drivers/ArmCpuLib/ArmCortexA9Lib/ArmCortexA9Lib.c
3 Copyright (c) 2011-2012, ARM Limited. All rights reserved.
5 This program and the accompanying materials
6 are licensed and made available under the terms and conditions of the BSD License
7 which accompanies this distribution. The full text of the license may be found at
8 http://opensource.org/licenses/bsd-license.php
10 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
11 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
16 #include <Library/ArmLib.h>
17 #include <Library/ArmCpuLib.h>
18 #include <Library/IoLib.h>
19 #include <Library/PcdLib.h>
21 #include <Chipset/ArmCortexA9.h>
30 ScuBase
= ArmGetScuBaseAddress();
32 // Invalidate all: write -1 to SCU Invalidate All register
33 MmioWrite32(ScuBase
+ A9_SCU_INVALL_OFFSET
, 0xffffffff);
35 MmioWrite32(ScuBase
+ A9_SCU_CONTROL_OFFSET
, 0x1);
43 // Enable SWP instructions
44 ArmEnableSWPInstruction ();
46 // Enable program flow prediction, if supported.
47 ArmEnableBranchPrediction ();
49 // If MPCore then Enable the SCU
57 ArmCpuSetupSmpNonSecure (
63 ArmSetAuxCrBit (A9_FEATURE_SMP
);
65 // Make the SCU accessible in Non Secure world
66 if (IS_PRIMARY_CORE(MpId
)) {
67 ScuBase
= ArmGetScuBaseAddress();
69 // Allow NS access to SCU register
70 MmioOr32 (ScuBase
+ A9_SCU_SACR_OFFSET
, 0xf);
71 // Allow NS access to Private Peripherals
72 MmioOr32 (ScuBase
+ A9_SCU_SSACR_OFFSET
, 0xfff);