]> git.proxmox.com Git - mirror_edk2.git/commit - IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
IntelSiliconPkg IntelVTdPmrPei: Refine comments about PHMR/PLMR.Limit
authorStar Zeng <star.zeng@intel.com>
Tue, 16 Jan 2018 08:41:42 +0000 (16:41 +0800)
committerStar Zeng <star.zeng@intel.com>
Wed, 17 Jan 2018 02:34:22 +0000 (10:34 +0800)
commite8097a74b763bfc439c273ddfef8e1d542d83ea7
tree009df592a7f138080dc2bd77885d9736c5b79ccd
parent6478baf891524348451d75a37f4e4692b835a45b
IntelSiliconPkg IntelVTdPmrPei: Refine comments about PHMR/PLMR.Limit

According to VTd spec, the real hardware decoded limit should be
PHMR/PLMR.Limit value + alignment value.

"Bits N:0 of the limit register are
decoded by hardware as all 1s."

Cc: Jiewen Yao <jiewen.yao@intel.com>
Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Star Zeng <star.zeng@intel.com>
Reviewed-by: Jiewen Yao <jiewen.yao@intel.com>
IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c